
Hello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010fa4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001780  08011138  08011138  00012138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080128b8  080128b8  000142a8  2**0
                  CONTENTS
  4 .ARM          00000008  080128b8  080128b8  000138b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080128c0  080128c0  000142a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080128c0  080128c0  000138c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080128c4  080128c4  000138c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a8  20000000  080128c8  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000142a8  2**0
                  CONTENTS
 10 .bss          000008d8  200002a8  200002a8  000142a8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b80  20000b80  000142a8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000142a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018980  00000000  00000000  000142d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ad3  00000000  00000000  0002cc58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001590  00000000  00000000  00030730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010f8  00000000  00000000  00031cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026409  00000000  00000000  00032db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d922  00000000  00000000  000591c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d74bf  00000000  00000000  00076ae3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014dfa2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006d2c  00000000  00000000  0014dfe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00154d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002a8 	.word	0x200002a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801111c 	.word	0x0801111c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002ac 	.word	0x200002ac
 80001cc:	0801111c 	.word	0x0801111c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_ldivmod>:
 8000c48:	b97b      	cbnz	r3, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4a:	b972      	cbnz	r2, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bfbe      	ittt	lt
 8000c50:	2000      	movlt	r0, #0
 8000c52:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c56:	e006      	blt.n	8000c66 <__aeabi_ldivmod+0x1e>
 8000c58:	bf08      	it	eq
 8000c5a:	2800      	cmpeq	r0, #0
 8000c5c:	bf1c      	itt	ne
 8000c5e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c62:	f04f 30ff 	movne.w	r0, #4294967295
 8000c66:	f000 b9d3 	b.w	8001010 <__aeabi_idiv0>
 8000c6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c72:	2900      	cmp	r1, #0
 8000c74:	db09      	blt.n	8000c8a <__aeabi_ldivmod+0x42>
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db1a      	blt.n	8000cb0 <__aeabi_ldivmod+0x68>
 8000c7a:	f000 f84d 	bl	8000d18 <__udivmoddi4>
 8000c7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c86:	b004      	add	sp, #16
 8000c88:	4770      	bx	lr
 8000c8a:	4240      	negs	r0, r0
 8000c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db1b      	blt.n	8000ccc <__aeabi_ldivmod+0x84>
 8000c94:	f000 f840 	bl	8000d18 <__udivmoddi4>
 8000c98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca0:	b004      	add	sp, #16
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	4252      	negs	r2, r2
 8000caa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cae:	4770      	bx	lr
 8000cb0:	4252      	negs	r2, r2
 8000cb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb6:	f000 f82f 	bl	8000d18 <__udivmoddi4>
 8000cba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc2:	b004      	add	sp, #16
 8000cc4:	4240      	negs	r0, r0
 8000cc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cca:	4770      	bx	lr
 8000ccc:	4252      	negs	r2, r2
 8000cce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd2:	f000 f821 	bl	8000d18 <__udivmoddi4>
 8000cd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cde:	b004      	add	sp, #16
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b988 	b.w	8001010 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f806 	bl	8000d18 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__udivmoddi4>:
 8000d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d1c:	9d08      	ldr	r5, [sp, #32]
 8000d1e:	468e      	mov	lr, r1
 8000d20:	4604      	mov	r4, r0
 8000d22:	4688      	mov	r8, r1
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d14a      	bne.n	8000dbe <__udivmoddi4+0xa6>
 8000d28:	428a      	cmp	r2, r1
 8000d2a:	4617      	mov	r7, r2
 8000d2c:	d962      	bls.n	8000df4 <__udivmoddi4+0xdc>
 8000d2e:	fab2 f682 	clz	r6, r2
 8000d32:	b14e      	cbz	r6, 8000d48 <__udivmoddi4+0x30>
 8000d34:	f1c6 0320 	rsb	r3, r6, #32
 8000d38:	fa01 f806 	lsl.w	r8, r1, r6
 8000d3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d40:	40b7      	lsls	r7, r6
 8000d42:	ea43 0808 	orr.w	r8, r3, r8
 8000d46:	40b4      	lsls	r4, r6
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	fa1f fc87 	uxth.w	ip, r7
 8000d50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d54:	0c23      	lsrs	r3, r4, #16
 8000d56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x62>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d6c:	f080 80ea 	bcs.w	8000f44 <__udivmoddi4+0x22c>
 8000d70:	429a      	cmp	r2, r3
 8000d72:	f240 80e7 	bls.w	8000f44 <__udivmoddi4+0x22c>
 8000d76:	3902      	subs	r1, #2
 8000d78:	443b      	add	r3, r7
 8000d7a:	1a9a      	subs	r2, r3, r2
 8000d7c:	b2a3      	uxth	r3, r4
 8000d7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d8e:	459c      	cmp	ip, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x8e>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d98:	f080 80d6 	bcs.w	8000f48 <__udivmoddi4+0x230>
 8000d9c:	459c      	cmp	ip, r3
 8000d9e:	f240 80d3 	bls.w	8000f48 <__udivmoddi4+0x230>
 8000da2:	443b      	add	r3, r7
 8000da4:	3802      	subs	r0, #2
 8000da6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000daa:	eba3 030c 	sub.w	r3, r3, ip
 8000dae:	2100      	movs	r1, #0
 8000db0:	b11d      	cbz	r5, 8000dba <__udivmoddi4+0xa2>
 8000db2:	40f3      	lsrs	r3, r6
 8000db4:	2200      	movs	r2, #0
 8000db6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d905      	bls.n	8000dce <__udivmoddi4+0xb6>
 8000dc2:	b10d      	cbz	r5, 8000dc8 <__udivmoddi4+0xb0>
 8000dc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4608      	mov	r0, r1
 8000dcc:	e7f5      	b.n	8000dba <__udivmoddi4+0xa2>
 8000dce:	fab3 f183 	clz	r1, r3
 8000dd2:	2900      	cmp	r1, #0
 8000dd4:	d146      	bne.n	8000e64 <__udivmoddi4+0x14c>
 8000dd6:	4573      	cmp	r3, lr
 8000dd8:	d302      	bcc.n	8000de0 <__udivmoddi4+0xc8>
 8000dda:	4282      	cmp	r2, r0
 8000ddc:	f200 8105 	bhi.w	8000fea <__udivmoddi4+0x2d2>
 8000de0:	1a84      	subs	r4, r0, r2
 8000de2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000de6:	2001      	movs	r0, #1
 8000de8:	4690      	mov	r8, r2
 8000dea:	2d00      	cmp	r5, #0
 8000dec:	d0e5      	beq.n	8000dba <__udivmoddi4+0xa2>
 8000dee:	e9c5 4800 	strd	r4, r8, [r5]
 8000df2:	e7e2      	b.n	8000dba <__udivmoddi4+0xa2>
 8000df4:	2a00      	cmp	r2, #0
 8000df6:	f000 8090 	beq.w	8000f1a <__udivmoddi4+0x202>
 8000dfa:	fab2 f682 	clz	r6, r2
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	f040 80a4 	bne.w	8000f4c <__udivmoddi4+0x234>
 8000e04:	1a8a      	subs	r2, r1, r2
 8000e06:	0c03      	lsrs	r3, r0, #16
 8000e08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0c:	b280      	uxth	r0, r0
 8000e0e:	b2bc      	uxth	r4, r7
 8000e10:	2101      	movs	r1, #1
 8000e12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d907      	bls.n	8000e36 <__udivmoddi4+0x11e>
 8000e26:	18fb      	adds	r3, r7, r3
 8000e28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e2c:	d202      	bcs.n	8000e34 <__udivmoddi4+0x11c>
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	f200 80e0 	bhi.w	8000ff4 <__udivmoddi4+0x2dc>
 8000e34:	46c4      	mov	ip, r8
 8000e36:	1a9b      	subs	r3, r3, r2
 8000e38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e44:	fb02 f404 	mul.w	r4, r2, r4
 8000e48:	429c      	cmp	r4, r3
 8000e4a:	d907      	bls.n	8000e5c <__udivmoddi4+0x144>
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e52:	d202      	bcs.n	8000e5a <__udivmoddi4+0x142>
 8000e54:	429c      	cmp	r4, r3
 8000e56:	f200 80ca 	bhi.w	8000fee <__udivmoddi4+0x2d6>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	1b1b      	subs	r3, r3, r4
 8000e5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e62:	e7a5      	b.n	8000db0 <__udivmoddi4+0x98>
 8000e64:	f1c1 0620 	rsb	r6, r1, #32
 8000e68:	408b      	lsls	r3, r1
 8000e6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e6e:	431f      	orrs	r7, r3
 8000e70:	fa0e f401 	lsl.w	r4, lr, r1
 8000e74:	fa20 f306 	lsr.w	r3, r0, r6
 8000e78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e80:	4323      	orrs	r3, r4
 8000e82:	fa00 f801 	lsl.w	r8, r0, r1
 8000e86:	fa1f fc87 	uxth.w	ip, r7
 8000e8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e8e:	0c1c      	lsrs	r4, r3, #16
 8000e90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea2:	d909      	bls.n	8000eb8 <__udivmoddi4+0x1a0>
 8000ea4:	193c      	adds	r4, r7, r4
 8000ea6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eaa:	f080 809c 	bcs.w	8000fe6 <__udivmoddi4+0x2ce>
 8000eae:	45a6      	cmp	lr, r4
 8000eb0:	f240 8099 	bls.w	8000fe6 <__udivmoddi4+0x2ce>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	443c      	add	r4, r7
 8000eb8:	eba4 040e 	sub.w	r4, r4, lr
 8000ebc:	fa1f fe83 	uxth.w	lr, r3
 8000ec0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ecc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ed0:	45a4      	cmp	ip, r4
 8000ed2:	d908      	bls.n	8000ee6 <__udivmoddi4+0x1ce>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eda:	f080 8082 	bcs.w	8000fe2 <__udivmoddi4+0x2ca>
 8000ede:	45a4      	cmp	ip, r4
 8000ee0:	d97f      	bls.n	8000fe2 <__udivmoddi4+0x2ca>
 8000ee2:	3b02      	subs	r3, #2
 8000ee4:	443c      	add	r4, r7
 8000ee6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eea:	eba4 040c 	sub.w	r4, r4, ip
 8000eee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ef2:	4564      	cmp	r4, ip
 8000ef4:	4673      	mov	r3, lr
 8000ef6:	46e1      	mov	r9, ip
 8000ef8:	d362      	bcc.n	8000fc0 <__udivmoddi4+0x2a8>
 8000efa:	d05f      	beq.n	8000fbc <__udivmoddi4+0x2a4>
 8000efc:	b15d      	cbz	r5, 8000f16 <__udivmoddi4+0x1fe>
 8000efe:	ebb8 0203 	subs.w	r2, r8, r3
 8000f02:	eb64 0409 	sbc.w	r4, r4, r9
 8000f06:	fa04 f606 	lsl.w	r6, r4, r6
 8000f0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f0e:	431e      	orrs	r6, r3
 8000f10:	40cc      	lsrs	r4, r1
 8000f12:	e9c5 6400 	strd	r6, r4, [r5]
 8000f16:	2100      	movs	r1, #0
 8000f18:	e74f      	b.n	8000dba <__udivmoddi4+0xa2>
 8000f1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f1e:	0c01      	lsrs	r1, r0, #16
 8000f20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f24:	b280      	uxth	r0, r0
 8000f26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f2a:	463b      	mov	r3, r7
 8000f2c:	4638      	mov	r0, r7
 8000f2e:	463c      	mov	r4, r7
 8000f30:	46b8      	mov	r8, r7
 8000f32:	46be      	mov	lr, r7
 8000f34:	2620      	movs	r6, #32
 8000f36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f3a:	eba2 0208 	sub.w	r2, r2, r8
 8000f3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f42:	e766      	b.n	8000e12 <__udivmoddi4+0xfa>
 8000f44:	4601      	mov	r1, r0
 8000f46:	e718      	b.n	8000d7a <__udivmoddi4+0x62>
 8000f48:	4610      	mov	r0, r2
 8000f4a:	e72c      	b.n	8000da6 <__udivmoddi4+0x8e>
 8000f4c:	f1c6 0220 	rsb	r2, r6, #32
 8000f50:	fa2e f302 	lsr.w	r3, lr, r2
 8000f54:	40b7      	lsls	r7, r6
 8000f56:	40b1      	lsls	r1, r6
 8000f58:	fa20 f202 	lsr.w	r2, r0, r2
 8000f5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f60:	430a      	orrs	r2, r1
 8000f62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f66:	b2bc      	uxth	r4, r7
 8000f68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f6c:	0c11      	lsrs	r1, r2, #16
 8000f6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f72:	fb08 f904 	mul.w	r9, r8, r4
 8000f76:	40b0      	lsls	r0, r6
 8000f78:	4589      	cmp	r9, r1
 8000f7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f7e:	b280      	uxth	r0, r0
 8000f80:	d93e      	bls.n	8001000 <__udivmoddi4+0x2e8>
 8000f82:	1879      	adds	r1, r7, r1
 8000f84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f88:	d201      	bcs.n	8000f8e <__udivmoddi4+0x276>
 8000f8a:	4589      	cmp	r9, r1
 8000f8c:	d81f      	bhi.n	8000fce <__udivmoddi4+0x2b6>
 8000f8e:	eba1 0109 	sub.w	r1, r1, r9
 8000f92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f96:	fb09 f804 	mul.w	r8, r9, r4
 8000f9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fa4:	4542      	cmp	r2, r8
 8000fa6:	d229      	bcs.n	8000ffc <__udivmoddi4+0x2e4>
 8000fa8:	18ba      	adds	r2, r7, r2
 8000faa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fae:	d2c4      	bcs.n	8000f3a <__udivmoddi4+0x222>
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d2c2      	bcs.n	8000f3a <__udivmoddi4+0x222>
 8000fb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000fb8:	443a      	add	r2, r7
 8000fba:	e7be      	b.n	8000f3a <__udivmoddi4+0x222>
 8000fbc:	45f0      	cmp	r8, lr
 8000fbe:	d29d      	bcs.n	8000efc <__udivmoddi4+0x1e4>
 8000fc0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fc4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fc8:	3801      	subs	r0, #1
 8000fca:	46e1      	mov	r9, ip
 8000fcc:	e796      	b.n	8000efc <__udivmoddi4+0x1e4>
 8000fce:	eba7 0909 	sub.w	r9, r7, r9
 8000fd2:	4449      	add	r1, r9
 8000fd4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fd8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fdc:	fb09 f804 	mul.w	r8, r9, r4
 8000fe0:	e7db      	b.n	8000f9a <__udivmoddi4+0x282>
 8000fe2:	4673      	mov	r3, lr
 8000fe4:	e77f      	b.n	8000ee6 <__udivmoddi4+0x1ce>
 8000fe6:	4650      	mov	r0, sl
 8000fe8:	e766      	b.n	8000eb8 <__udivmoddi4+0x1a0>
 8000fea:	4608      	mov	r0, r1
 8000fec:	e6fd      	b.n	8000dea <__udivmoddi4+0xd2>
 8000fee:	443b      	add	r3, r7
 8000ff0:	3a02      	subs	r2, #2
 8000ff2:	e733      	b.n	8000e5c <__udivmoddi4+0x144>
 8000ff4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ff8:	443b      	add	r3, r7
 8000ffa:	e71c      	b.n	8000e36 <__udivmoddi4+0x11e>
 8000ffc:	4649      	mov	r1, r9
 8000ffe:	e79c      	b.n	8000f3a <__udivmoddi4+0x222>
 8001000:	eba1 0109 	sub.w	r1, r1, r9
 8001004:	46c4      	mov	ip, r8
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	e7c4      	b.n	8000f9a <__udivmoddi4+0x282>

08001010 <__aeabi_idiv0>:
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af04      	add	r7, sp, #16
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 800101e:	4b32      	ldr	r3, [pc, #200]	@ (80010e8 <set_int_enable+0xd4>)
 8001020:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001024:	2b00      	cmp	r3, #0
 8001026:	d025      	beq.n	8001074 <set_int_enable+0x60>
        if (enable)
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d002      	beq.n	8001034 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 800102e:	2302      	movs	r3, #2
 8001030:	73fb      	strb	r3, [r7, #15]
 8001032:	e001      	b.n	8001038 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8001034:	2300      	movs	r3, #0
 8001036:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001038:	4b2b      	ldr	r3, [pc, #172]	@ (80010e8 <set_int_enable+0xd4>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	b299      	uxth	r1, r3
 8001042:	4b29      	ldr	r3, [pc, #164]	@ (80010e8 <set_int_enable+0xd4>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	7bdb      	ldrb	r3, [r3, #15]
 8001048:	461a      	mov	r2, r3
 800104a:	2305      	movs	r3, #5
 800104c:	9302      	str	r3, [sp, #8]
 800104e:	2301      	movs	r3, #1
 8001050:	9301      	str	r3, [sp, #4]
 8001052:	f107 030f 	add.w	r3, r7, #15
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	2301      	movs	r3, #1
 800105a:	4824      	ldr	r0, [pc, #144]	@ (80010ec <set_int_enable+0xd8>)
 800105c:	f009 f8d4 	bl	800a208 <HAL_I2C_Mem_Write>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d002      	beq.n	800106c <set_int_enable+0x58>
            return -1;
 8001066:	f04f 33ff 	mov.w	r3, #4294967295
 800106a:	e039      	b.n	80010e0 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 800106c:	7bfa      	ldrb	r2, [r7, #15]
 800106e:	4b1e      	ldr	r3, [pc, #120]	@ (80010e8 <set_int_enable+0xd4>)
 8001070:	745a      	strb	r2, [r3, #17]
 8001072:	e034      	b.n	80010de <set_int_enable+0xca>
    } else {
        if (!st.chip_cfg.sensors)
 8001074:	4b1c      	ldr	r3, [pc, #112]	@ (80010e8 <set_int_enable+0xd4>)
 8001076:	7a9b      	ldrb	r3, [r3, #10]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <set_int_enable+0x6e>
            return -1;
 800107c:	f04f 33ff 	mov.w	r3, #4294967295
 8001080:	e02e      	b.n	80010e0 <set_int_enable+0xcc>
        if (enable && st.chip_cfg.int_enable)
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d005      	beq.n	8001094 <set_int_enable+0x80>
 8001088:	4b17      	ldr	r3, [pc, #92]	@ (80010e8 <set_int_enable+0xd4>)
 800108a:	7c5b      	ldrb	r3, [r3, #17]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <set_int_enable+0x80>
            return 0;
 8001090:	2300      	movs	r3, #0
 8001092:	e025      	b.n	80010e0 <set_int_enable+0xcc>
        if (enable)
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d002      	beq.n	80010a0 <set_int_enable+0x8c>
            tmp = BIT_DATA_RDY_EN;
 800109a:	2301      	movs	r3, #1
 800109c:	73fb      	strb	r3, [r7, #15]
 800109e:	e001      	b.n	80010a4 <set_int_enable+0x90>
        else
            tmp = 0x00;
 80010a0:	2300      	movs	r3, #0
 80010a2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80010a4:	4b10      	ldr	r3, [pc, #64]	@ (80010e8 <set_int_enable+0xd4>)
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	b299      	uxth	r1, r3
 80010ae:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <set_int_enable+0xd4>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	7bdb      	ldrb	r3, [r3, #15]
 80010b4:	461a      	mov	r2, r3
 80010b6:	2305      	movs	r3, #5
 80010b8:	9302      	str	r3, [sp, #8]
 80010ba:	2301      	movs	r3, #1
 80010bc:	9301      	str	r3, [sp, #4]
 80010be:	f107 030f 	add.w	r3, r7, #15
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2301      	movs	r3, #1
 80010c6:	4809      	ldr	r0, [pc, #36]	@ (80010ec <set_int_enable+0xd8>)
 80010c8:	f009 f89e 	bl	800a208 <HAL_I2C_Mem_Write>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d002      	beq.n	80010d8 <set_int_enable+0xc4>
            return -1;
 80010d2:	f04f 33ff 	mov.w	r3, #4294967295
 80010d6:	e003      	b.n	80010e0 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 80010d8:	7bfa      	ldrb	r2, [r7, #15]
 80010da:	4b03      	ldr	r3, [pc, #12]	@ (80010e8 <set_int_enable+0xd4>)
 80010dc:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 80010de:	2300      	movs	r3, #0
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20000000 	.word	0x20000000
 80010ec:	20000328 	.word	0x20000328

080010f0 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af04      	add	r7, sp, #16
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = 0x80;//BIT_RESET;
 80010f6:	2380      	movs	r3, #128	@ 0x80
 80010f8:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 80010fa:	4b95      	ldr	r3, [pc, #596]	@ (8001350 <mpu_init+0x260>)
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	b299      	uxth	r1, r3
 8001104:	4b92      	ldr	r3, [pc, #584]	@ (8001350 <mpu_init+0x260>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	7c9b      	ldrb	r3, [r3, #18]
 800110a:	461a      	mov	r2, r3
 800110c:	2305      	movs	r3, #5
 800110e:	9302      	str	r3, [sp, #8]
 8001110:	2301      	movs	r3, #1
 8001112:	9301      	str	r3, [sp, #4]
 8001114:	463b      	mov	r3, r7
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	2301      	movs	r3, #1
 800111a:	488e      	ldr	r0, [pc, #568]	@ (8001354 <mpu_init+0x264>)
 800111c:	f009 f874 	bl	800a208 <HAL_I2C_Mem_Write>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d002      	beq.n	800112c <mpu_init+0x3c>
        return -1;
 8001126:	f04f 33ff 	mov.w	r3, #4294967295
 800112a:	e10c      	b.n	8001346 <mpu_init+0x256>
    delay_ms(100);
 800112c:	2064      	movs	r0, #100	@ 0x64
 800112e:	f008 fa7b 	bl	8009628 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 8001132:	2300      	movs	r3, #0
 8001134:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 8001136:	4b86      	ldr	r3, [pc, #536]	@ (8001350 <mpu_init+0x260>)
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	b299      	uxth	r1, r3
 8001140:	4b83      	ldr	r3, [pc, #524]	@ (8001350 <mpu_init+0x260>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	7c9b      	ldrb	r3, [r3, #18]
 8001146:	461a      	mov	r2, r3
 8001148:	2305      	movs	r3, #5
 800114a:	9302      	str	r3, [sp, #8]
 800114c:	2301      	movs	r3, #1
 800114e:	9301      	str	r3, [sp, #4]
 8001150:	463b      	mov	r3, r7
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	2301      	movs	r3, #1
 8001156:	487f      	ldr	r0, [pc, #508]	@ (8001354 <mpu_init+0x264>)
 8001158:	f009 f856 	bl	800a208 <HAL_I2C_Mem_Write>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d002      	beq.n	8001168 <mpu_init+0x78>
        return -1;
 8001162:	f04f 33ff 	mov.w	r3, #4294967295
 8001166:	e0ee      	b.n	8001346 <mpu_init+0x256>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 8001168:	4b79      	ldr	r3, [pc, #484]	@ (8001350 <mpu_init+0x260>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	b299      	uxth	r1, r3
 8001172:	4b77      	ldr	r3, [pc, #476]	@ (8001350 <mpu_init+0x260>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	7d9b      	ldrb	r3, [r3, #22]
 8001178:	461a      	mov	r2, r3
 800117a:	2305      	movs	r3, #5
 800117c:	9302      	str	r3, [sp, #8]
 800117e:	2306      	movs	r3, #6
 8001180:	9301      	str	r3, [sp, #4]
 8001182:	463b      	mov	r3, r7
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	2301      	movs	r3, #1
 8001188:	4872      	ldr	r0, [pc, #456]	@ (8001354 <mpu_init+0x264>)
 800118a:	f009 f937 	bl	800a3fc <HAL_I2C_Mem_Read>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d002      	beq.n	800119a <mpu_init+0xaa>
        return -1;
 8001194:	f04f 33ff 	mov.w	r3, #4294967295
 8001198:	e0d5      	b.n	8001346 <mpu_init+0x256>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 800119a:	797b      	ldrb	r3, [r7, #5]
 800119c:	b25b      	sxtb	r3, r3
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	b25b      	sxtb	r3, r3
 80011a2:	f003 0304 	and.w	r3, r3, #4
 80011a6:	b25a      	sxtb	r2, r3
 80011a8:	78fb      	ldrb	r3, [r7, #3]
 80011aa:	b25b      	sxtb	r3, r3
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	b25b      	sxtb	r3, r3
 80011b0:	f003 0302 	and.w	r3, r3, #2
 80011b4:	b25b      	sxtb	r3, r3
 80011b6:	4313      	orrs	r3, r2
 80011b8:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80011ba:	787b      	ldrb	r3, [r7, #1]
 80011bc:	b25b      	sxtb	r3, r3
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b25b      	sxtb	r3, r3
 80011c8:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d015      	beq.n	80011fc <mpu_init+0x10c>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d103      	bne.n	80011de <mpu_init+0xee>
            st.chip_cfg.accel_half = 1;
 80011d6:	4b5e      	ldr	r3, [pc, #376]	@ (8001350 <mpu_init+0x260>)
 80011d8:	2201      	movs	r2, #1
 80011da:	74da      	strb	r2, [r3, #19]
 80011dc:	e041      	b.n	8001262 <mpu_init+0x172>
        else if (rev == 2)
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d103      	bne.n	80011ec <mpu_init+0xfc>
            st.chip_cfg.accel_half = 0;
 80011e4:	4b5a      	ldr	r3, [pc, #360]	@ (8001350 <mpu_init+0x260>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	74da      	strb	r2, [r3, #19]
 80011ea:	e03a      	b.n	8001262 <mpu_init+0x172>
        else {
            log_e("Unsupported software product rev %d.\n",rev);
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	4619      	mov	r1, r3
 80011f0:	4859      	ldr	r0, [pc, #356]	@ (8001358 <mpu_init+0x268>)
 80011f2:	f00d f9d1 	bl	800e598 <iprintf>
            return -1;
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295
 80011fa:	e0a4      	b.n	8001346 <mpu_init+0x256>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, &(data[0])))
 80011fc:	4b54      	ldr	r3, [pc, #336]	@ (8001350 <mpu_init+0x260>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	b299      	uxth	r1, r3
 8001206:	4b52      	ldr	r3, [pc, #328]	@ (8001350 <mpu_init+0x260>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	78db      	ldrb	r3, [r3, #3]
 800120c:	461a      	mov	r2, r3
 800120e:	2305      	movs	r3, #5
 8001210:	9302      	str	r3, [sp, #8]
 8001212:	2301      	movs	r3, #1
 8001214:	9301      	str	r3, [sp, #4]
 8001216:	463b      	mov	r3, r7
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	2301      	movs	r3, #1
 800121c:	484d      	ldr	r0, [pc, #308]	@ (8001354 <mpu_init+0x264>)
 800121e:	f009 f8ed 	bl	800a3fc <HAL_I2C_Mem_Read>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d002      	beq.n	800122e <mpu_init+0x13e>
            return -1;
 8001228:	f04f 33ff 	mov.w	r3, #4294967295
 800122c:	e08b      	b.n	8001346 <mpu_init+0x256>
        rev = data[0] & 0x0F;
 800122e:	783b      	ldrb	r3, [r7, #0]
 8001230:	f003 030f 	and.w	r3, r3, #15
 8001234:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d105      	bne.n	8001248 <mpu_init+0x158>
            log_e("Product ID read as 0 indicates device is either incompatible or an MPU3050.\r\n");
 800123c:	4847      	ldr	r0, [pc, #284]	@ (800135c <mpu_init+0x26c>)
 800123e:	f00d fa13 	bl	800e668 <puts>
            return -1;
 8001242:	f04f 33ff 	mov.w	r3, #4294967295
 8001246:	e07e      	b.n	8001346 <mpu_init+0x256>
        } else if (rev == 4) {
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	2b04      	cmp	r3, #4
 800124c:	d106      	bne.n	800125c <mpu_init+0x16c>
            log_i("Half sensitivity part found.\r\n");
 800124e:	4844      	ldr	r0, [pc, #272]	@ (8001360 <mpu_init+0x270>)
 8001250:	f00d fa0a 	bl	800e668 <puts>
            st.chip_cfg.accel_half = 1;
 8001254:	4b3e      	ldr	r3, [pc, #248]	@ (8001350 <mpu_init+0x260>)
 8001256:	2201      	movs	r2, #1
 8001258:	74da      	strb	r2, [r3, #19]
 800125a:	e002      	b.n	8001262 <mpu_init+0x172>
        } else
            st.chip_cfg.accel_half = 0;
 800125c:	4b3c      	ldr	r3, [pc, #240]	@ (8001350 <mpu_init+0x260>)
 800125e:	2200      	movs	r2, #0
 8001260:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8001262:	4b3b      	ldr	r3, [pc, #236]	@ (8001350 <mpu_init+0x260>)
 8001264:	22ff      	movs	r2, #255	@ 0xff
 8001266:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8001268:	4b39      	ldr	r3, [pc, #228]	@ (8001350 <mpu_init+0x260>)
 800126a:	22ff      	movs	r2, #255	@ 0xff
 800126c:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800126e:	4b38      	ldr	r3, [pc, #224]	@ (8001350 <mpu_init+0x260>)
 8001270:	22ff      	movs	r2, #255	@ 0xff
 8001272:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8001274:	4b36      	ldr	r3, [pc, #216]	@ (8001350 <mpu_init+0x260>)
 8001276:	22ff      	movs	r2, #255	@ 0xff
 8001278:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800127a:	4b35      	ldr	r3, [pc, #212]	@ (8001350 <mpu_init+0x260>)
 800127c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001280:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8001282:	4b33      	ldr	r3, [pc, #204]	@ (8001350 <mpu_init+0x260>)
 8001284:	22ff      	movs	r2, #255	@ 0xff
 8001286:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8001288:	4b31      	ldr	r3, [pc, #196]	@ (8001350 <mpu_init+0x260>)
 800128a:	22ff      	movs	r2, #255	@ 0xff
 800128c:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800128e:	4b30      	ldr	r3, [pc, #192]	@ (8001350 <mpu_init+0x260>)
 8001290:	2201      	movs	r2, #1
 8001292:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8001294:	4b2e      	ldr	r3, [pc, #184]	@ (8001350 <mpu_init+0x260>)
 8001296:	2201      	movs	r2, #1
 8001298:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 800129c:	4b2c      	ldr	r3, [pc, #176]	@ (8001350 <mpu_init+0x260>)
 800129e:	2200      	movs	r2, #0
 80012a0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 80012a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001350 <mpu_init+0x260>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 80012aa:	4b29      	ldr	r3, [pc, #164]	@ (8001350 <mpu_init+0x260>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80012b0:	220c      	movs	r2, #12
 80012b2:	2100      	movs	r1, #0
 80012b4:	482b      	ldr	r0, [pc, #172]	@ (8001364 <mpu_init+0x274>)
 80012b6:	f00d fac7 	bl	800e848 <memset>
    st.chip_cfg.dmp_on = 0;
 80012ba:	4b25      	ldr	r3, [pc, #148]	@ (8001350 <mpu_init+0x260>)
 80012bc:	2200      	movs	r2, #0
 80012be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 80012c2:	4b23      	ldr	r3, [pc, #140]	@ (8001350 <mpu_init+0x260>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 80012ca:	4b21      	ldr	r3, [pc, #132]	@ (8001350 <mpu_init+0x260>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 80012d0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012d4:	f000 fa76 	bl	80017c4 <mpu_set_gyro_fsr>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d002      	beq.n	80012e4 <mpu_init+0x1f4>
        return -1;
 80012de:	f04f 33ff 	mov.w	r3, #4294967295
 80012e2:	e030      	b.n	8001346 <mpu_init+0x256>
    if (mpu_set_accel_fsr(2))
 80012e4:	2002      	movs	r0, #2
 80012e6:	f000 fb07 	bl	80018f8 <mpu_set_accel_fsr>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d002      	beq.n	80012f6 <mpu_init+0x206>
        return -1;
 80012f0:	f04f 33ff 	mov.w	r3, #4294967295
 80012f4:	e027      	b.n	8001346 <mpu_init+0x256>
    if (mpu_set_lpf(42))
 80012f6:	202a      	movs	r0, #42	@ 0x2a
 80012f8:	f000 fbae 	bl	8001a58 <mpu_set_lpf>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d002      	beq.n	8001308 <mpu_init+0x218>
        return -1;
 8001302:	f04f 33ff 	mov.w	r3, #4294967295
 8001306:	e01e      	b.n	8001346 <mpu_init+0x256>
    if (mpu_set_sample_rate(50))
 8001308:	2032      	movs	r0, #50	@ 0x32
 800130a:	f000 fc19 	bl	8001b40 <mpu_set_sample_rate>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d002      	beq.n	800131a <mpu_init+0x22a>
        return -1;
 8001314:	f04f 33ff 	mov.w	r3, #4294967295
 8001318:	e015      	b.n	8001346 <mpu_init+0x256>
    if (mpu_configure_fifo(0))
 800131a:	2000      	movs	r0, #0
 800131c:	f000 fd0a 	bl	8001d34 <mpu_configure_fifo>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d002      	beq.n	800132c <mpu_init+0x23c>
        return -1;
 8001326:	f04f 33ff 	mov.w	r3, #4294967295
 800132a:	e00c      	b.n	8001346 <mpu_init+0x256>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 800132c:	2000      	movs	r0, #0
 800132e:	f000 fe89 	bl	8002044 <mpu_set_bypass>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d002      	beq.n	800133e <mpu_init+0x24e>
        return -1;
 8001338:	f04f 33ff 	mov.w	r3, #4294967295
 800133c:	e003      	b.n	8001346 <mpu_init+0x256>
#endif

    mpu_set_sensors(0);
 800133e:	2000      	movs	r0, #0
 8001340:	f000 fd4a 	bl	8001dd8 <mpu_set_sensors>
    return 0;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000000 	.word	0x20000000
 8001354:	20000328 	.word	0x20000328
 8001358:	08011138 	.word	0x08011138
 800135c:	08011160 	.word	0x08011160
 8001360:	080111b0 	.word	0x080111b0
 8001364:	20000016 	.word	0x20000016

08001368 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b088      	sub	sp, #32
 800136c:	af04      	add	r7, sp, #16
 800136e:	4603      	mov	r3, r0
 8001370:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	2b28      	cmp	r3, #40	@ 0x28
 8001376:	d902      	bls.n	800137e <mpu_lp_accel_mode+0x16>
        return -1;
 8001378:	f04f 33ff 	mov.w	r3, #4294967295
 800137c:	e07d      	b.n	800147a <mpu_lp_accel_mode+0x112>

    if (!rate) {
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d125      	bne.n	80013d0 <mpu_lp_accel_mode+0x68>
        mpu_set_int_latched(0);
 8001384:	2000      	movs	r0, #0
 8001386:	f000 ff5b 	bl	8002240 <mpu_set_int_latched>
        tmp[0] = 0;
 800138a:	2300      	movs	r3, #0
 800138c:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 800138e:	2307      	movs	r3, #7
 8001390:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001392:	4b3c      	ldr	r3, [pc, #240]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	b299      	uxth	r1, r3
 800139c:	4b39      	ldr	r3, [pc, #228]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	7c9b      	ldrb	r3, [r3, #18]
 80013a2:	461a      	mov	r2, r3
 80013a4:	2305      	movs	r3, #5
 80013a6:	9302      	str	r3, [sp, #8]
 80013a8:	2302      	movs	r3, #2
 80013aa:	9301      	str	r3, [sp, #4]
 80013ac:	f107 030c 	add.w	r3, r7, #12
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	2301      	movs	r3, #1
 80013b4:	4834      	ldr	r0, [pc, #208]	@ (8001488 <mpu_lp_accel_mode+0x120>)
 80013b6:	f008 ff27 	bl	800a208 <HAL_I2C_Mem_Write>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d002      	beq.n	80013c6 <mpu_lp_accel_mode+0x5e>
            return -1;
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	e059      	b.n	800147a <mpu_lp_accel_mode+0x112>
        st.chip_cfg.lp_accel_mode = 0;
 80013c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	751a      	strb	r2, [r3, #20]
        return 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	e054      	b.n	800147a <mpu_lp_accel_mode+0x112>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 80013d0:	2001      	movs	r0, #1
 80013d2:	f000 ff35 	bl	8002240 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 80013d6:	2320      	movs	r3, #32
 80013d8:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d105      	bne.n	80013ec <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_1_25HZ;
 80013e0:	2300      	movs	r3, #0
 80013e2:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80013e4:	2005      	movs	r0, #5
 80013e6:	f000 fb37 	bl	8001a58 <mpu_set_lpf>
 80013ea:	e016      	b.n	800141a <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 5) {
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	2b05      	cmp	r3, #5
 80013f0:	d805      	bhi.n	80013fe <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_5HZ;
 80013f2:	2301      	movs	r3, #1
 80013f4:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80013f6:	2005      	movs	r0, #5
 80013f8:	f000 fb2e 	bl	8001a58 <mpu_set_lpf>
 80013fc:	e00d      	b.n	800141a <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 20) {
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	2b14      	cmp	r3, #20
 8001402:	d805      	bhi.n	8001410 <mpu_lp_accel_mode+0xa8>
        tmp[1] = INV_LPA_20HZ;
 8001404:	2302      	movs	r3, #2
 8001406:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8001408:	200a      	movs	r0, #10
 800140a:	f000 fb25 	bl	8001a58 <mpu_set_lpf>
 800140e:	e004      	b.n	800141a <mpu_lp_accel_mode+0xb2>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8001410:	2303      	movs	r3, #3
 8001412:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8001414:	2014      	movs	r0, #20
 8001416:	f000 fb1f 	bl	8001a58 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 800141a:	7b7b      	ldrb	r3, [r7, #13]
 800141c:	b25b      	sxtb	r3, r3
 800141e:	019b      	lsls	r3, r3, #6
 8001420:	b25b      	sxtb	r3, r3
 8001422:	f043 0307 	orr.w	r3, r3, #7
 8001426:	b25b      	sxtb	r3, r3
 8001428:	b2db      	uxtb	r3, r3
 800142a:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800142c:	4b15      	ldr	r3, [pc, #84]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	b299      	uxth	r1, r3
 8001436:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	7c9b      	ldrb	r3, [r3, #18]
 800143c:	461a      	mov	r2, r3
 800143e:	2305      	movs	r3, #5
 8001440:	9302      	str	r3, [sp, #8]
 8001442:	2302      	movs	r3, #2
 8001444:	9301      	str	r3, [sp, #4]
 8001446:	f107 030c 	add.w	r3, r7, #12
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	2301      	movs	r3, #1
 800144e:	480e      	ldr	r0, [pc, #56]	@ (8001488 <mpu_lp_accel_mode+0x120>)
 8001450:	f008 feda 	bl	800a208 <HAL_I2C_Mem_Write>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d002      	beq.n	8001460 <mpu_lp_accel_mode+0xf8>
        return -1;
 800145a:	f04f 33ff 	mov.w	r3, #4294967295
 800145e:	e00c      	b.n	800147a <mpu_lp_accel_mode+0x112>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8001460:	4b08      	ldr	r3, [pc, #32]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 8001462:	2208      	movs	r2, #8
 8001464:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8001466:	4b07      	ldr	r3, [pc, #28]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 8001468:	2200      	movs	r2, #0
 800146a:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 800146c:	4b05      	ldr	r3, [pc, #20]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 800146e:	2201      	movs	r2, #1
 8001470:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8001472:	2000      	movs	r0, #0
 8001474:	f000 fc5e 	bl	8001d34 <mpu_configure_fifo>

    return 0;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20000000 	.word	0x20000000
 8001488:	20000328 	.word	0x20000328

0800148c <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b086      	sub	sp, #24
 8001490:	af04      	add	r7, sp, #16
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001492:	4b9e      	ldr	r3, [pc, #632]	@ (800170c <mpu_reset_fifo+0x280>)
 8001494:	7a9b      	ldrb	r3, [r3, #10]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d102      	bne.n	80014a0 <mpu_reset_fifo+0x14>
        return -1;
 800149a:	f04f 33ff 	mov.w	r3, #4294967295
 800149e:	e153      	b.n	8001748 <mpu_reset_fifo+0x2bc>

    data = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80014a4:	4b99      	ldr	r3, [pc, #612]	@ (800170c <mpu_reset_fifo+0x280>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	b299      	uxth	r1, r3
 80014ae:	4b97      	ldr	r3, [pc, #604]	@ (800170c <mpu_reset_fifo+0x280>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	7bdb      	ldrb	r3, [r3, #15]
 80014b4:	461a      	mov	r2, r3
 80014b6:	2305      	movs	r3, #5
 80014b8:	9302      	str	r3, [sp, #8]
 80014ba:	2301      	movs	r3, #1
 80014bc:	9301      	str	r3, [sp, #4]
 80014be:	1dfb      	adds	r3, r7, #7
 80014c0:	9300      	str	r3, [sp, #0]
 80014c2:	2301      	movs	r3, #1
 80014c4:	4892      	ldr	r0, [pc, #584]	@ (8001710 <mpu_reset_fifo+0x284>)
 80014c6:	f008 fe9f 	bl	800a208 <HAL_I2C_Mem_Write>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d002      	beq.n	80014d6 <mpu_reset_fifo+0x4a>
        return -1;
 80014d0:	f04f 33ff 	mov.w	r3, #4294967295
 80014d4:	e138      	b.n	8001748 <mpu_reset_fifo+0x2bc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 80014d6:	4b8d      	ldr	r3, [pc, #564]	@ (800170c <mpu_reset_fifo+0x280>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	b299      	uxth	r1, r3
 80014e0:	4b8a      	ldr	r3, [pc, #552]	@ (800170c <mpu_reset_fifo+0x280>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	795b      	ldrb	r3, [r3, #5]
 80014e6:	461a      	mov	r2, r3
 80014e8:	2305      	movs	r3, #5
 80014ea:	9302      	str	r3, [sp, #8]
 80014ec:	2301      	movs	r3, #1
 80014ee:	9301      	str	r3, [sp, #4]
 80014f0:	1dfb      	adds	r3, r7, #7
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	2301      	movs	r3, #1
 80014f6:	4886      	ldr	r0, [pc, #536]	@ (8001710 <mpu_reset_fifo+0x284>)
 80014f8:	f008 fe86 	bl	800a208 <HAL_I2C_Mem_Write>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d002      	beq.n	8001508 <mpu_reset_fifo+0x7c>
        return -1;
 8001502:	f04f 33ff 	mov.w	r3, #4294967295
 8001506:	e11f      	b.n	8001748 <mpu_reset_fifo+0x2bc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001508:	4b80      	ldr	r3, [pc, #512]	@ (800170c <mpu_reset_fifo+0x280>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	b299      	uxth	r1, r3
 8001512:	4b7e      	ldr	r3, [pc, #504]	@ (800170c <mpu_reset_fifo+0x280>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	791b      	ldrb	r3, [r3, #4]
 8001518:	461a      	mov	r2, r3
 800151a:	2305      	movs	r3, #5
 800151c:	9302      	str	r3, [sp, #8]
 800151e:	2301      	movs	r3, #1
 8001520:	9301      	str	r3, [sp, #4]
 8001522:	1dfb      	adds	r3, r7, #7
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	2301      	movs	r3, #1
 8001528:	4879      	ldr	r0, [pc, #484]	@ (8001710 <mpu_reset_fifo+0x284>)
 800152a:	f008 fe6d 	bl	800a208 <HAL_I2C_Mem_Write>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d002      	beq.n	800153a <mpu_reset_fifo+0xae>
        return -1;
 8001534:	f04f 33ff 	mov.w	r3, #4294967295
 8001538:	e106      	b.n	8001748 <mpu_reset_fifo+0x2bc>

    if (st.chip_cfg.dmp_on) {
 800153a:	4b74      	ldr	r3, [pc, #464]	@ (800170c <mpu_reset_fifo+0x280>)
 800153c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001540:	2b00      	cmp	r3, #0
 8001542:	d07e      	beq.n	8001642 <mpu_reset_fifo+0x1b6>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8001544:	230c      	movs	r3, #12
 8001546:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001548:	4b70      	ldr	r3, [pc, #448]	@ (800170c <mpu_reset_fifo+0x280>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	b299      	uxth	r1, r3
 8001552:	4b6e      	ldr	r3, [pc, #440]	@ (800170c <mpu_reset_fifo+0x280>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	791b      	ldrb	r3, [r3, #4]
 8001558:	461a      	mov	r2, r3
 800155a:	2305      	movs	r3, #5
 800155c:	9302      	str	r3, [sp, #8]
 800155e:	2301      	movs	r3, #1
 8001560:	9301      	str	r3, [sp, #4]
 8001562:	1dfb      	adds	r3, r7, #7
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	2301      	movs	r3, #1
 8001568:	4869      	ldr	r0, [pc, #420]	@ (8001710 <mpu_reset_fifo+0x284>)
 800156a:	f008 fe4d 	bl	800a208 <HAL_I2C_Mem_Write>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d002      	beq.n	800157a <mpu_reset_fifo+0xee>
            return -1;
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	e0e6      	b.n	8001748 <mpu_reset_fifo+0x2bc>
       
        data = BIT_DMP_EN | BIT_FIFO_EN;
 800157a:	23c0      	movs	r3, #192	@ 0xc0
 800157c:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800157e:	4b63      	ldr	r3, [pc, #396]	@ (800170c <mpu_reset_fifo+0x280>)
 8001580:	7a9b      	ldrb	r3, [r3, #10]
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	2b00      	cmp	r3, #0
 8001588:	d004      	beq.n	8001594 <mpu_reset_fifo+0x108>
            data |= BIT_AUX_IF_EN;
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	f043 0320 	orr.w	r3, r3, #32
 8001590:	b2db      	uxtb	r3, r3
 8001592:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001594:	4b5d      	ldr	r3, [pc, #372]	@ (800170c <mpu_reset_fifo+0x280>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	b299      	uxth	r1, r3
 800159e:	4b5b      	ldr	r3, [pc, #364]	@ (800170c <mpu_reset_fifo+0x280>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	791b      	ldrb	r3, [r3, #4]
 80015a4:	461a      	mov	r2, r3
 80015a6:	2305      	movs	r3, #5
 80015a8:	9302      	str	r3, [sp, #8]
 80015aa:	2301      	movs	r3, #1
 80015ac:	9301      	str	r3, [sp, #4]
 80015ae:	1dfb      	adds	r3, r7, #7
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	2301      	movs	r3, #1
 80015b4:	4856      	ldr	r0, [pc, #344]	@ (8001710 <mpu_reset_fifo+0x284>)
 80015b6:	f008 fe27 	bl	800a208 <HAL_I2C_Mem_Write>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d002      	beq.n	80015c6 <mpu_reset_fifo+0x13a>
            return -1;
 80015c0:	f04f 33ff 	mov.w	r3, #4294967295
 80015c4:	e0c0      	b.n	8001748 <mpu_reset_fifo+0x2bc>
        if (st.chip_cfg.int_enable)
 80015c6:	4b51      	ldr	r3, [pc, #324]	@ (800170c <mpu_reset_fifo+0x280>)
 80015c8:	7c5b      	ldrb	r3, [r3, #17]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d002      	beq.n	80015d4 <mpu_reset_fifo+0x148>
            data = BIT_DMP_INT_EN;
 80015ce:	2302      	movs	r3, #2
 80015d0:	71fb      	strb	r3, [r7, #7]
 80015d2:	e001      	b.n	80015d8 <mpu_reset_fifo+0x14c>
        else
            data = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80015d8:	4b4c      	ldr	r3, [pc, #304]	@ (800170c <mpu_reset_fifo+0x280>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	b299      	uxth	r1, r3
 80015e2:	4b4a      	ldr	r3, [pc, #296]	@ (800170c <mpu_reset_fifo+0x280>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	7bdb      	ldrb	r3, [r3, #15]
 80015e8:	461a      	mov	r2, r3
 80015ea:	2305      	movs	r3, #5
 80015ec:	9302      	str	r3, [sp, #8]
 80015ee:	2301      	movs	r3, #1
 80015f0:	9301      	str	r3, [sp, #4]
 80015f2:	1dfb      	adds	r3, r7, #7
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	2301      	movs	r3, #1
 80015f8:	4845      	ldr	r0, [pc, #276]	@ (8001710 <mpu_reset_fifo+0x284>)
 80015fa:	f008 fe05 	bl	800a208 <HAL_I2C_Mem_Write>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d002      	beq.n	800160a <mpu_reset_fifo+0x17e>
            return -1;
 8001604:	f04f 33ff 	mov.w	r3, #4294967295
 8001608:	e09e      	b.n	8001748 <mpu_reset_fifo+0x2bc>
        data = 0;
 800160a:	2300      	movs	r3, #0
 800160c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 800160e:	4b3f      	ldr	r3, [pc, #252]	@ (800170c <mpu_reset_fifo+0x280>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	b299      	uxth	r1, r3
 8001618:	4b3c      	ldr	r3, [pc, #240]	@ (800170c <mpu_reset_fifo+0x280>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	795b      	ldrb	r3, [r3, #5]
 800161e:	461a      	mov	r2, r3
 8001620:	2305      	movs	r3, #5
 8001622:	9302      	str	r3, [sp, #8]
 8001624:	2301      	movs	r3, #1
 8001626:	9301      	str	r3, [sp, #4]
 8001628:	1dfb      	adds	r3, r7, #7
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	2301      	movs	r3, #1
 800162e:	4838      	ldr	r0, [pc, #224]	@ (8001710 <mpu_reset_fifo+0x284>)
 8001630:	f008 fdea 	bl	800a208 <HAL_I2C_Mem_Write>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	f000 8085 	beq.w	8001746 <mpu_reset_fifo+0x2ba>
            return -1;
 800163c:	f04f 33ff 	mov.w	r3, #4294967295
 8001640:	e082      	b.n	8001748 <mpu_reset_fifo+0x2bc>
    } else {
        data = BIT_FIFO_RST;
 8001642:	2304      	movs	r3, #4
 8001644:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001646:	4b31      	ldr	r3, [pc, #196]	@ (800170c <mpu_reset_fifo+0x280>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	b299      	uxth	r1, r3
 8001650:	4b2e      	ldr	r3, [pc, #184]	@ (800170c <mpu_reset_fifo+0x280>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	791b      	ldrb	r3, [r3, #4]
 8001656:	461a      	mov	r2, r3
 8001658:	2305      	movs	r3, #5
 800165a:	9302      	str	r3, [sp, #8]
 800165c:	2301      	movs	r3, #1
 800165e:	9301      	str	r3, [sp, #4]
 8001660:	1dfb      	adds	r3, r7, #7
 8001662:	9300      	str	r3, [sp, #0]
 8001664:	2301      	movs	r3, #1
 8001666:	482a      	ldr	r0, [pc, #168]	@ (8001710 <mpu_reset_fifo+0x284>)
 8001668:	f008 fdce 	bl	800a208 <HAL_I2C_Mem_Write>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d002      	beq.n	8001678 <mpu_reset_fifo+0x1ec>
            return -1;
 8001672:	f04f 33ff 	mov.w	r3, #4294967295
 8001676:	e067      	b.n	8001748 <mpu_reset_fifo+0x2bc>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8001678:	4b24      	ldr	r3, [pc, #144]	@ (800170c <mpu_reset_fifo+0x280>)
 800167a:	7c9b      	ldrb	r3, [r3, #18]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d105      	bne.n	800168c <mpu_reset_fifo+0x200>
 8001680:	4b22      	ldr	r3, [pc, #136]	@ (800170c <mpu_reset_fifo+0x280>)
 8001682:	7a9b      	ldrb	r3, [r3, #10]
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	2b00      	cmp	r3, #0
 800168a:	d102      	bne.n	8001692 <mpu_reset_fifo+0x206>
            data = BIT_FIFO_EN;
 800168c:	2340      	movs	r3, #64	@ 0x40
 800168e:	71fb      	strb	r3, [r7, #7]
 8001690:	e001      	b.n	8001696 <mpu_reset_fifo+0x20a>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8001692:	2360      	movs	r3, #96	@ 0x60
 8001694:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001696:	4b1d      	ldr	r3, [pc, #116]	@ (800170c <mpu_reset_fifo+0x280>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	b299      	uxth	r1, r3
 80016a0:	4b1a      	ldr	r3, [pc, #104]	@ (800170c <mpu_reset_fifo+0x280>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	791b      	ldrb	r3, [r3, #4]
 80016a6:	461a      	mov	r2, r3
 80016a8:	2305      	movs	r3, #5
 80016aa:	9302      	str	r3, [sp, #8]
 80016ac:	2301      	movs	r3, #1
 80016ae:	9301      	str	r3, [sp, #4]
 80016b0:	1dfb      	adds	r3, r7, #7
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	2301      	movs	r3, #1
 80016b6:	4816      	ldr	r0, [pc, #88]	@ (8001710 <mpu_reset_fifo+0x284>)
 80016b8:	f008 fda6 	bl	800a208 <HAL_I2C_Mem_Write>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d002      	beq.n	80016c8 <mpu_reset_fifo+0x23c>
            return -1;
 80016c2:	f04f 33ff 	mov.w	r3, #4294967295
 80016c6:	e03f      	b.n	8001748 <mpu_reset_fifo+0x2bc>
    
        if (st.chip_cfg.int_enable)
 80016c8:	4b10      	ldr	r3, [pc, #64]	@ (800170c <mpu_reset_fifo+0x280>)
 80016ca:	7c5b      	ldrb	r3, [r3, #17]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d002      	beq.n	80016d6 <mpu_reset_fifo+0x24a>
            data = BIT_DATA_RDY_EN;
 80016d0:	2301      	movs	r3, #1
 80016d2:	71fb      	strb	r3, [r7, #7]
 80016d4:	e001      	b.n	80016da <mpu_reset_fifo+0x24e>
        else
            data = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80016da:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <mpu_reset_fifo+0x280>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	b299      	uxth	r1, r3
 80016e4:	4b09      	ldr	r3, [pc, #36]	@ (800170c <mpu_reset_fifo+0x280>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	7bdb      	ldrb	r3, [r3, #15]
 80016ea:	461a      	mov	r2, r3
 80016ec:	2305      	movs	r3, #5
 80016ee:	9302      	str	r3, [sp, #8]
 80016f0:	2301      	movs	r3, #1
 80016f2:	9301      	str	r3, [sp, #4]
 80016f4:	1dfb      	adds	r3, r7, #7
 80016f6:	9300      	str	r3, [sp, #0]
 80016f8:	2301      	movs	r3, #1
 80016fa:	4805      	ldr	r0, [pc, #20]	@ (8001710 <mpu_reset_fifo+0x284>)
 80016fc:	f008 fd84 	bl	800a208 <HAL_I2C_Mem_Write>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d006      	beq.n	8001714 <mpu_reset_fifo+0x288>
            return -1;
 8001706:	f04f 33ff 	mov.w	r3, #4294967295
 800170a:	e01d      	b.n	8001748 <mpu_reset_fifo+0x2bc>
 800170c:	20000000 	.word	0x20000000
 8001710:	20000328 	.word	0x20000328
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001714:	4b0e      	ldr	r3, [pc, #56]	@ (8001750 <mpu_reset_fifo+0x2c4>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	b299      	uxth	r1, r3
 800171e:	4b0c      	ldr	r3, [pc, #48]	@ (8001750 <mpu_reset_fifo+0x2c4>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	795b      	ldrb	r3, [r3, #5]
 8001724:	461a      	mov	r2, r3
 8001726:	2305      	movs	r3, #5
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2301      	movs	r3, #1
 800172c:	9301      	str	r3, [sp, #4]
 800172e:	4b09      	ldr	r3, [pc, #36]	@ (8001754 <mpu_reset_fifo+0x2c8>)
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	2301      	movs	r3, #1
 8001734:	4808      	ldr	r0, [pc, #32]	@ (8001758 <mpu_reset_fifo+0x2cc>)
 8001736:	f008 fd67 	bl	800a208 <HAL_I2C_Mem_Write>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d002      	beq.n	8001746 <mpu_reset_fifo+0x2ba>
            return -1;
 8001740:	f04f 33ff 	mov.w	r3, #4294967295
 8001744:	e000      	b.n	8001748 <mpu_reset_fifo+0x2bc>
    }
    return 0;
 8001746:	2300      	movs	r3, #0
}
 8001748:	4618      	mov	r0, r3
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20000000 	.word	0x20000000
 8001754:	20000010 	.word	0x20000010
 8001758:	20000328 	.word	0x20000328

0800175c <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001764:	4b16      	ldr	r3, [pc, #88]	@ (80017c0 <mpu_get_gyro_fsr+0x64>)
 8001766:	7a1b      	ldrb	r3, [r3, #8]
 8001768:	2b03      	cmp	r3, #3
 800176a:	d81e      	bhi.n	80017aa <mpu_get_gyro_fsr+0x4e>
 800176c:	a201      	add	r2, pc, #4	@ (adr r2, 8001774 <mpu_get_gyro_fsr+0x18>)
 800176e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001772:	bf00      	nop
 8001774:	08001785 	.word	0x08001785
 8001778:	0800178d 	.word	0x0800178d
 800177c:	08001797 	.word	0x08001797
 8001780:	080017a1 	.word	0x080017a1
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	22fa      	movs	r2, #250	@ 0xfa
 8001788:	801a      	strh	r2, [r3, #0]
        break;
 800178a:	e012      	b.n	80017b2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001792:	801a      	strh	r2, [r3, #0]
        break;
 8001794:	e00d      	b.n	80017b2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800179c:	801a      	strh	r2, [r3, #0]
        break;
 800179e:	e008      	b.n	80017b2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80017a6:	801a      	strh	r2, [r3, #0]
        break;
 80017a8:	e003      	b.n	80017b2 <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	801a      	strh	r2, [r3, #0]
        break;
 80017b0:	bf00      	nop
    }
    return 0;
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	20000000 	.word	0x20000000

080017c4 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af04      	add	r7, sp, #16
 80017ca:	4603      	mov	r3, r0
 80017cc:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80017ce:	4b2b      	ldr	r3, [pc, #172]	@ (800187c <mpu_set_gyro_fsr+0xb8>)
 80017d0:	7a9b      	ldrb	r3, [r3, #10]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d102      	bne.n	80017dc <mpu_set_gyro_fsr+0x18>
        return -1;
 80017d6:	f04f 33ff 	mov.w	r3, #4294967295
 80017da:	e04a      	b.n	8001872 <mpu_set_gyro_fsr+0xae>

    switch (fsr) {
 80017dc:	88fb      	ldrh	r3, [r7, #6]
 80017de:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80017e2:	d017      	beq.n	8001814 <mpu_set_gyro_fsr+0x50>
 80017e4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80017e8:	dc17      	bgt.n	800181a <mpu_set_gyro_fsr+0x56>
 80017ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017ee:	d00e      	beq.n	800180e <mpu_set_gyro_fsr+0x4a>
 80017f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017f4:	dc11      	bgt.n	800181a <mpu_set_gyro_fsr+0x56>
 80017f6:	2bfa      	cmp	r3, #250	@ 0xfa
 80017f8:	d003      	beq.n	8001802 <mpu_set_gyro_fsr+0x3e>
 80017fa:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80017fe:	d003      	beq.n	8001808 <mpu_set_gyro_fsr+0x44>
 8001800:	e00b      	b.n	800181a <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8001802:	2300      	movs	r3, #0
 8001804:	73fb      	strb	r3, [r7, #15]
        break;
 8001806:	e00b      	b.n	8001820 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8001808:	2308      	movs	r3, #8
 800180a:	73fb      	strb	r3, [r7, #15]
        break;
 800180c:	e008      	b.n	8001820 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 800180e:	2310      	movs	r3, #16
 8001810:	73fb      	strb	r3, [r7, #15]
        break;
 8001812:	e005      	b.n	8001820 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8001814:	2318      	movs	r3, #24
 8001816:	73fb      	strb	r3, [r7, #15]
        break;
 8001818:	e002      	b.n	8001820 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 800181a:	f04f 33ff 	mov.w	r3, #4294967295
 800181e:	e028      	b.n	8001872 <mpu_set_gyro_fsr+0xae>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001820:	4b16      	ldr	r3, [pc, #88]	@ (800187c <mpu_set_gyro_fsr+0xb8>)
 8001822:	7a1a      	ldrb	r2, [r3, #8]
 8001824:	7bfb      	ldrb	r3, [r7, #15]
 8001826:	08db      	lsrs	r3, r3, #3
 8001828:	b2db      	uxtb	r3, r3
 800182a:	429a      	cmp	r2, r3
 800182c:	d101      	bne.n	8001832 <mpu_set_gyro_fsr+0x6e>
        return 0;
 800182e:	2300      	movs	r3, #0
 8001830:	e01f      	b.n	8001872 <mpu_set_gyro_fsr+0xae>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8001832:	4b12      	ldr	r3, [pc, #72]	@ (800187c <mpu_set_gyro_fsr+0xb8>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	b299      	uxth	r1, r3
 800183c:	4b0f      	ldr	r3, [pc, #60]	@ (800187c <mpu_set_gyro_fsr+0xb8>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	799b      	ldrb	r3, [r3, #6]
 8001842:	461a      	mov	r2, r3
 8001844:	2305      	movs	r3, #5
 8001846:	9302      	str	r3, [sp, #8]
 8001848:	2301      	movs	r3, #1
 800184a:	9301      	str	r3, [sp, #4]
 800184c:	f107 030f 	add.w	r3, r7, #15
 8001850:	9300      	str	r3, [sp, #0]
 8001852:	2301      	movs	r3, #1
 8001854:	480a      	ldr	r0, [pc, #40]	@ (8001880 <mpu_set_gyro_fsr+0xbc>)
 8001856:	f008 fcd7 	bl	800a208 <HAL_I2C_Mem_Write>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d002      	beq.n	8001866 <mpu_set_gyro_fsr+0xa2>
        return -1;
 8001860:	f04f 33ff 	mov.w	r3, #4294967295
 8001864:	e005      	b.n	8001872 <mpu_set_gyro_fsr+0xae>
    st.chip_cfg.gyro_fsr = data >> 3;
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	08db      	lsrs	r3, r3, #3
 800186a:	b2da      	uxtb	r2, r3
 800186c:	4b03      	ldr	r3, [pc, #12]	@ (800187c <mpu_set_gyro_fsr+0xb8>)
 800186e:	721a      	strb	r2, [r3, #8]
    return 0;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20000000 	.word	0x20000000
 8001880:	20000328 	.word	0x20000328

08001884 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 800188c:	4b19      	ldr	r3, [pc, #100]	@ (80018f4 <mpu_get_accel_fsr+0x70>)
 800188e:	7a5b      	ldrb	r3, [r3, #9]
 8001890:	2b03      	cmp	r3, #3
 8001892:	d81b      	bhi.n	80018cc <mpu_get_accel_fsr+0x48>
 8001894:	a201      	add	r2, pc, #4	@ (adr r2, 800189c <mpu_get_accel_fsr+0x18>)
 8001896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800189a:	bf00      	nop
 800189c:	080018ad 	.word	0x080018ad
 80018a0:	080018b5 	.word	0x080018b5
 80018a4:	080018bd 	.word	0x080018bd
 80018a8:	080018c5 	.word	0x080018c5
    case INV_FSR_2G:
        fsr[0] = 2;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2202      	movs	r2, #2
 80018b0:	701a      	strb	r2, [r3, #0]
        break;
 80018b2:	e00e      	b.n	80018d2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2204      	movs	r2, #4
 80018b8:	701a      	strb	r2, [r3, #0]
        break;
 80018ba:	e00a      	b.n	80018d2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2208      	movs	r2, #8
 80018c0:	701a      	strb	r2, [r3, #0]
        break;
 80018c2:	e006      	b.n	80018d2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2210      	movs	r2, #16
 80018c8:	701a      	strb	r2, [r3, #0]
        break;
 80018ca:	e002      	b.n	80018d2 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 80018cc:	f04f 33ff 	mov.w	r3, #4294967295
 80018d0:	e00a      	b.n	80018e8 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 80018d2:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <mpu_get_accel_fsr+0x70>)
 80018d4:	7cdb      	ldrb	r3, [r3, #19]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d005      	beq.n	80018e6 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	701a      	strb	r2, [r3, #0]
    return 0;
 80018e6:	2300      	movs	r3, #0
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	20000000 	.word	0x20000000

080018f8 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b088      	sub	sp, #32
 80018fc:	af04      	add	r7, sp, #16
 80018fe:	4603      	mov	r3, r0
 8001900:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001902:	4b34      	ldr	r3, [pc, #208]	@ (80019d4 <mpu_set_accel_fsr+0xdc>)
 8001904:	7a9b      	ldrb	r3, [r3, #10]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d102      	bne.n	8001910 <mpu_set_accel_fsr+0x18>
        return -1;
 800190a:	f04f 33ff 	mov.w	r3, #4294967295
 800190e:	e05d      	b.n	80019cc <mpu_set_accel_fsr+0xd4>

    switch (fsr) {
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	3b02      	subs	r3, #2
 8001914:	2b0e      	cmp	r3, #14
 8001916:	d82d      	bhi.n	8001974 <mpu_set_accel_fsr+0x7c>
 8001918:	a201      	add	r2, pc, #4	@ (adr r2, 8001920 <mpu_set_accel_fsr+0x28>)
 800191a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800191e:	bf00      	nop
 8001920:	0800195d 	.word	0x0800195d
 8001924:	08001975 	.word	0x08001975
 8001928:	08001963 	.word	0x08001963
 800192c:	08001975 	.word	0x08001975
 8001930:	08001975 	.word	0x08001975
 8001934:	08001975 	.word	0x08001975
 8001938:	08001969 	.word	0x08001969
 800193c:	08001975 	.word	0x08001975
 8001940:	08001975 	.word	0x08001975
 8001944:	08001975 	.word	0x08001975
 8001948:	08001975 	.word	0x08001975
 800194c:	08001975 	.word	0x08001975
 8001950:	08001975 	.word	0x08001975
 8001954:	08001975 	.word	0x08001975
 8001958:	0800196f 	.word	0x0800196f
    case 2:
        data = INV_FSR_2G << 3;
 800195c:	2300      	movs	r3, #0
 800195e:	73fb      	strb	r3, [r7, #15]
        break;
 8001960:	e00b      	b.n	800197a <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8001962:	2308      	movs	r3, #8
 8001964:	73fb      	strb	r3, [r7, #15]
        break;
 8001966:	e008      	b.n	800197a <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8001968:	2310      	movs	r3, #16
 800196a:	73fb      	strb	r3, [r7, #15]
        break;
 800196c:	e005      	b.n	800197a <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 800196e:	2318      	movs	r3, #24
 8001970:	73fb      	strb	r3, [r7, #15]
        break;
 8001972:	e002      	b.n	800197a <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8001974:	f04f 33ff 	mov.w	r3, #4294967295
 8001978:	e028      	b.n	80019cc <mpu_set_accel_fsr+0xd4>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 800197a:	4b16      	ldr	r3, [pc, #88]	@ (80019d4 <mpu_set_accel_fsr+0xdc>)
 800197c:	7a5a      	ldrb	r2, [r3, #9]
 800197e:	7bfb      	ldrb	r3, [r7, #15]
 8001980:	08db      	lsrs	r3, r3, #3
 8001982:	b2db      	uxtb	r3, r3
 8001984:	429a      	cmp	r2, r3
 8001986:	d101      	bne.n	800198c <mpu_set_accel_fsr+0x94>
        return 0;
 8001988:	2300      	movs	r3, #0
 800198a:	e01f      	b.n	80019cc <mpu_set_accel_fsr+0xd4>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 800198c:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <mpu_set_accel_fsr+0xdc>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	b299      	uxth	r1, r3
 8001996:	4b0f      	ldr	r3, [pc, #60]	@ (80019d4 <mpu_set_accel_fsr+0xdc>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	79db      	ldrb	r3, [r3, #7]
 800199c:	461a      	mov	r2, r3
 800199e:	2305      	movs	r3, #5
 80019a0:	9302      	str	r3, [sp, #8]
 80019a2:	2301      	movs	r3, #1
 80019a4:	9301      	str	r3, [sp, #4]
 80019a6:	f107 030f 	add.w	r3, r7, #15
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	2301      	movs	r3, #1
 80019ae:	480a      	ldr	r0, [pc, #40]	@ (80019d8 <mpu_set_accel_fsr+0xe0>)
 80019b0:	f008 fc2a 	bl	800a208 <HAL_I2C_Mem_Write>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d002      	beq.n	80019c0 <mpu_set_accel_fsr+0xc8>
        return -1;
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
 80019be:	e005      	b.n	80019cc <mpu_set_accel_fsr+0xd4>
    st.chip_cfg.accel_fsr = data >> 3;
 80019c0:	7bfb      	ldrb	r3, [r7, #15]
 80019c2:	08db      	lsrs	r3, r3, #3
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	4b03      	ldr	r3, [pc, #12]	@ (80019d4 <mpu_set_accel_fsr+0xdc>)
 80019c8:	725a      	strb	r2, [r3, #9]
    return 0;
 80019ca:	2300      	movs	r3, #0
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3710      	adds	r7, #16
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	20000000 	.word	0x20000000
 80019d8:	20000328 	.word	0x20000328

080019dc <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 80019e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a54 <mpu_get_lpf+0x78>)
 80019e6:	7adb      	ldrb	r3, [r3, #11]
 80019e8:	3b01      	subs	r3, #1
 80019ea:	2b05      	cmp	r3, #5
 80019ec:	d826      	bhi.n	8001a3c <mpu_get_lpf+0x60>
 80019ee:	a201      	add	r2, pc, #4	@ (adr r2, 80019f4 <mpu_get_lpf+0x18>)
 80019f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019f4:	08001a0d 	.word	0x08001a0d
 80019f8:	08001a15 	.word	0x08001a15
 80019fc:	08001a1d 	.word	0x08001a1d
 8001a00:	08001a25 	.word	0x08001a25
 8001a04:	08001a2d 	.word	0x08001a2d
 8001a08:	08001a35 	.word	0x08001a35
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	22bc      	movs	r2, #188	@ 0xbc
 8001a10:	801a      	strh	r2, [r3, #0]
        break;
 8001a12:	e017      	b.n	8001a44 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2262      	movs	r2, #98	@ 0x62
 8001a18:	801a      	strh	r2, [r3, #0]
        break;
 8001a1a:	e013      	b.n	8001a44 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	222a      	movs	r2, #42	@ 0x2a
 8001a20:	801a      	strh	r2, [r3, #0]
        break;
 8001a22:	e00f      	b.n	8001a44 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2214      	movs	r2, #20
 8001a28:	801a      	strh	r2, [r3, #0]
        break;
 8001a2a:	e00b      	b.n	8001a44 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	220a      	movs	r2, #10
 8001a30:	801a      	strh	r2, [r3, #0]
        break;
 8001a32:	e007      	b.n	8001a44 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2205      	movs	r2, #5
 8001a38:	801a      	strh	r2, [r3, #0]
        break;
 8001a3a:	e003      	b.n	8001a44 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	801a      	strh	r2, [r3, #0]
        break;
 8001a42:	bf00      	nop
    }
    return 0;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	20000000 	.word	0x20000000

08001a58 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b088      	sub	sp, #32
 8001a5c:	af04      	add	r7, sp, #16
 8001a5e:	4603      	mov	r3, r0
 8001a60:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001a62:	4b28      	ldr	r3, [pc, #160]	@ (8001b04 <mpu_set_lpf+0xac>)
 8001a64:	7a9b      	ldrb	r3, [r3, #10]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d102      	bne.n	8001a70 <mpu_set_lpf+0x18>
        return -1;
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6e:	e044      	b.n	8001afa <mpu_set_lpf+0xa2>

    if (lpf >= 188)
 8001a70:	88fb      	ldrh	r3, [r7, #6]
 8001a72:	2bbb      	cmp	r3, #187	@ 0xbb
 8001a74:	d902      	bls.n	8001a7c <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8001a76:	2301      	movs	r3, #1
 8001a78:	73fb      	strb	r3, [r7, #15]
 8001a7a:	e019      	b.n	8001ab0 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8001a7c:	88fb      	ldrh	r3, [r7, #6]
 8001a7e:	2b61      	cmp	r3, #97	@ 0x61
 8001a80:	d902      	bls.n	8001a88 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8001a82:	2302      	movs	r3, #2
 8001a84:	73fb      	strb	r3, [r7, #15]
 8001a86:	e013      	b.n	8001ab0 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8001a88:	88fb      	ldrh	r3, [r7, #6]
 8001a8a:	2b29      	cmp	r3, #41	@ 0x29
 8001a8c:	d902      	bls.n	8001a94 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	73fb      	strb	r3, [r7, #15]
 8001a92:	e00d      	b.n	8001ab0 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8001a94:	88fb      	ldrh	r3, [r7, #6]
 8001a96:	2b13      	cmp	r3, #19
 8001a98:	d902      	bls.n	8001aa0 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8001a9a:	2304      	movs	r3, #4
 8001a9c:	73fb      	strb	r3, [r7, #15]
 8001a9e:	e007      	b.n	8001ab0 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8001aa0:	88fb      	ldrh	r3, [r7, #6]
 8001aa2:	2b09      	cmp	r3, #9
 8001aa4:	d902      	bls.n	8001aac <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8001aa6:	2305      	movs	r3, #5
 8001aa8:	73fb      	strb	r3, [r7, #15]
 8001aaa:	e001      	b.n	8001ab0 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8001aac:	2306      	movs	r3, #6
 8001aae:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8001ab0:	4b14      	ldr	r3, [pc, #80]	@ (8001b04 <mpu_set_lpf+0xac>)
 8001ab2:	7ada      	ldrb	r2, [r3, #11]
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d101      	bne.n	8001abe <mpu_set_lpf+0x66>
        return 0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	e01d      	b.n	8001afa <mpu_set_lpf+0xa2>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8001abe:	4b11      	ldr	r3, [pc, #68]	@ (8001b04 <mpu_set_lpf+0xac>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	b299      	uxth	r1, r3
 8001ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b04 <mpu_set_lpf+0xac>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	789b      	ldrb	r3, [r3, #2]
 8001ace:	461a      	mov	r2, r3
 8001ad0:	2305      	movs	r3, #5
 8001ad2:	9302      	str	r3, [sp, #8]
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	9301      	str	r3, [sp, #4]
 8001ad8:	f107 030f 	add.w	r3, r7, #15
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	2301      	movs	r3, #1
 8001ae0:	4809      	ldr	r0, [pc, #36]	@ (8001b08 <mpu_set_lpf+0xb0>)
 8001ae2:	f008 fb91 	bl	800a208 <HAL_I2C_Mem_Write>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d002      	beq.n	8001af2 <mpu_set_lpf+0x9a>
        return -1;
 8001aec:	f04f 33ff 	mov.w	r3, #4294967295
 8001af0:	e003      	b.n	8001afa <mpu_set_lpf+0xa2>
    st.chip_cfg.lpf = data;
 8001af2:	7bfa      	ldrb	r2, [r7, #15]
 8001af4:	4b03      	ldr	r3, [pc, #12]	@ (8001b04 <mpu_set_lpf+0xac>)
 8001af6:	72da      	strb	r2, [r3, #11]
    return 0;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000000 	.word	0x20000000
 8001b08:	20000328 	.word	0x20000328

08001b0c <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8001b14:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <mpu_get_sample_rate+0x30>)
 8001b16:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d002      	beq.n	8001b24 <mpu_get_sample_rate+0x18>
        return -1;
 8001b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b22:	e004      	b.n	8001b2e <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8001b24:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <mpu_get_sample_rate+0x30>)
 8001b26:	89da      	ldrh	r2, [r3, #14]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	801a      	strh	r2, [r3, #0]
    return 0;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	20000000 	.word	0x20000000

08001b40 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b088      	sub	sp, #32
 8001b44:	af04      	add	r7, sp, #16
 8001b46:	4603      	mov	r3, r0
 8001b48:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001b4a:	4b34      	ldr	r3, [pc, #208]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001b4c:	7a9b      	ldrb	r3, [r3, #10]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d102      	bne.n	8001b58 <mpu_set_sample_rate+0x18>
        return -1;
 8001b52:	f04f 33ff 	mov.w	r3, #4294967295
 8001b56:	e05c      	b.n	8001c12 <mpu_set_sample_rate+0xd2>

    if (st.chip_cfg.dmp_on)
 8001b58:	4b30      	ldr	r3, [pc, #192]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001b5a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d002      	beq.n	8001b68 <mpu_set_sample_rate+0x28>
        return -1;
 8001b62:	f04f 33ff 	mov.w	r3, #4294967295
 8001b66:	e054      	b.n	8001c12 <mpu_set_sample_rate+0xd2>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8001b68:	4b2c      	ldr	r3, [pc, #176]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001b6a:	7d1b      	ldrb	r3, [r3, #20]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d00f      	beq.n	8001b90 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8001b70:	88fb      	ldrh	r3, [r7, #6]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d009      	beq.n	8001b8a <mpu_set_sample_rate+0x4a>
 8001b76:	88fb      	ldrh	r3, [r7, #6]
 8001b78:	2b28      	cmp	r3, #40	@ 0x28
 8001b7a:	d806      	bhi.n	8001b8a <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8001b7c:	88fb      	ldrh	r3, [r7, #6]
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff fbf1 	bl	8001368 <mpu_lp_accel_mode>
                return 0;
 8001b86:	2300      	movs	r3, #0
 8001b88:	e043      	b.n	8001c12 <mpu_set_sample_rate+0xd2>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8001b8a:	2000      	movs	r0, #0
 8001b8c:	f7ff fbec 	bl	8001368 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8001b90:	88fb      	ldrh	r3, [r7, #6]
 8001b92:	2b03      	cmp	r3, #3
 8001b94:	d802      	bhi.n	8001b9c <mpu_set_sample_rate+0x5c>
            rate = 4;
 8001b96:	2304      	movs	r3, #4
 8001b98:	80fb      	strh	r3, [r7, #6]
 8001b9a:	e006      	b.n	8001baa <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8001b9c:	88fb      	ldrh	r3, [r7, #6]
 8001b9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ba2:	d902      	bls.n	8001baa <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8001ba4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ba8:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8001baa:	88fb      	ldrh	r3, [r7, #6]
 8001bac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bb0:	fb92 f3f3 	sdiv	r3, r2, r3
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8001bbc:	4b17      	ldr	r3, [pc, #92]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	b299      	uxth	r1, r3
 8001bc6:	4b15      	ldr	r3, [pc, #84]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	785b      	ldrb	r3, [r3, #1]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	2305      	movs	r3, #5
 8001bd0:	9302      	str	r3, [sp, #8]
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	9301      	str	r3, [sp, #4]
 8001bd6:	f107 030f 	add.w	r3, r7, #15
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	2301      	movs	r3, #1
 8001bde:	4810      	ldr	r0, [pc, #64]	@ (8001c20 <mpu_set_sample_rate+0xe0>)
 8001be0:	f008 fb12 	bl	800a208 <HAL_I2C_Mem_Write>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d002      	beq.n	8001bf0 <mpu_set_sample_rate+0xb0>
            return -1;
 8001bea:	f04f 33ff 	mov.w	r3, #4294967295
 8001bee:	e010      	b.n	8001c12 <mpu_set_sample_rate+0xd2>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bf8:	fb92 f3f3 	sdiv	r3, r2, r3
 8001bfc:	b29a      	uxth	r2, r3
 8001bfe:	4b07      	ldr	r3, [pc, #28]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001c00:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8001c02:	4b06      	ldr	r3, [pc, #24]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001c04:	89db      	ldrh	r3, [r3, #14]
 8001c06:	085b      	lsrs	r3, r3, #1
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff ff24 	bl	8001a58 <mpu_set_lpf>
        return 0;
 8001c10:	2300      	movs	r3, #0
    }
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000000 	.word	0x20000000
 8001c20:	20000328 	.word	0x20000328

08001c24 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001c2c:	4b14      	ldr	r3, [pc, #80]	@ (8001c80 <mpu_get_gyro_sens+0x5c>)
 8001c2e:	7a1b      	ldrb	r3, [r3, #8]
 8001c30:	2b03      	cmp	r3, #3
 8001c32:	d81b      	bhi.n	8001c6c <mpu_get_gyro_sens+0x48>
 8001c34:	a201      	add	r2, pc, #4	@ (adr r2, 8001c3c <mpu_get_gyro_sens+0x18>)
 8001c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c3a:	bf00      	nop
 8001c3c:	08001c4d 	.word	0x08001c4d
 8001c40:	08001c55 	.word	0x08001c55
 8001c44:	08001c5d 	.word	0x08001c5d
 8001c48:	08001c65 	.word	0x08001c65
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8001c84 <mpu_get_gyro_sens+0x60>)
 8001c50:	601a      	str	r2, [r3, #0]
        break;
 8001c52:	e00e      	b.n	8001c72 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a0c      	ldr	r2, [pc, #48]	@ (8001c88 <mpu_get_gyro_sens+0x64>)
 8001c58:	601a      	str	r2, [r3, #0]
        break;
 8001c5a:	e00a      	b.n	8001c72 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a0b      	ldr	r2, [pc, #44]	@ (8001c8c <mpu_get_gyro_sens+0x68>)
 8001c60:	601a      	str	r2, [r3, #0]
        break;
 8001c62:	e006      	b.n	8001c72 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4a0a      	ldr	r2, [pc, #40]	@ (8001c90 <mpu_get_gyro_sens+0x6c>)
 8001c68:	601a      	str	r2, [r3, #0]
        break;
 8001c6a:	e002      	b.n	8001c72 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8001c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c70:	e000      	b.n	8001c74 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	20000000 	.word	0x20000000
 8001c84:	43030000 	.word	0x43030000
 8001c88:	42830000 	.word	0x42830000
 8001c8c:	42033333 	.word	0x42033333
 8001c90:	41833333 	.word	0x41833333

08001c94 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8001c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d0c <mpu_get_accel_sens+0x78>)
 8001c9e:	7a5b      	ldrb	r3, [r3, #9]
 8001ca0:	2b03      	cmp	r3, #3
 8001ca2:	d81f      	bhi.n	8001ce4 <mpu_get_accel_sens+0x50>
 8001ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8001cac <mpu_get_accel_sens+0x18>)
 8001ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001caa:	bf00      	nop
 8001cac:	08001cbd 	.word	0x08001cbd
 8001cb0:	08001cc7 	.word	0x08001cc7
 8001cb4:	08001cd1 	.word	0x08001cd1
 8001cb8:	08001cdb 	.word	0x08001cdb
    case INV_FSR_2G:
        sens[0] = 16384;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001cc2:	801a      	strh	r2, [r3, #0]
        break;
 8001cc4:	e011      	b.n	8001cea <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8001ccc:	801a      	strh	r2, [r3, #0]
        break;
 8001cce:	e00c      	b.n	8001cea <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001cd6:	801a      	strh	r2, [r3, #0]
        break;
 8001cd8:	e007      	b.n	8001cea <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ce0:	801a      	strh	r2, [r3, #0]
        break;
 8001ce2:	e002      	b.n	8001cea <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8001ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce8:	e00a      	b.n	8001d00 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8001cea:	4b08      	ldr	r3, [pc, #32]	@ (8001d0c <mpu_get_accel_sens+0x78>)
 8001cec:	7cdb      	ldrb	r3, [r3, #19]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d005      	beq.n	8001cfe <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	881b      	ldrh	r3, [r3, #0]
 8001cf6:	085b      	lsrs	r3, r3, #1
 8001cf8:	b29a      	uxth	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	801a      	strh	r2, [r3, #0]
    return 0;
 8001cfe:	2300      	movs	r3, #0
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	20000000 	.word	0x20000000

08001d10 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8001d18:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <mpu_get_fifo_config+0x20>)
 8001d1a:	7c1a      	ldrb	r2, [r3, #16]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	701a      	strb	r2, [r3, #0]
    return 0;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000000 	.word	0x20000000

08001d34 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	f023 0301 	bic.w	r3, r3, #1
 8001d48:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8001d4a:	4b22      	ldr	r3, [pc, #136]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d4c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <mpu_configure_fifo+0x24>
        return 0;
 8001d54:	2300      	movs	r3, #0
 8001d56:	e038      	b.n	8001dca <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8001d58:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d5a:	7a9b      	ldrb	r3, [r3, #10]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d102      	bne.n	8001d66 <mpu_configure_fifo+0x32>
            return -1;
 8001d60:	f04f 33ff 	mov.w	r3, #4294967295
 8001d64:	e031      	b.n	8001dca <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8001d66:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d68:	7c1b      	ldrb	r3, [r3, #16]
 8001d6a:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8001d6c:	4b19      	ldr	r3, [pc, #100]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d6e:	7a9a      	ldrb	r2, [r3, #10]
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	4013      	ands	r3, r2
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	4b17      	ldr	r3, [pc, #92]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d78:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8001d7a:	4b16      	ldr	r3, [pc, #88]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d7c:	7c1b      	ldrb	r3, [r3, #16]
 8001d7e:	79fa      	ldrb	r2, [r7, #7]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d003      	beq.n	8001d8c <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8001d84:	f04f 33ff 	mov.w	r3, #4294967295
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	e001      	b.n	8001d90 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8001d90:	79fb      	ldrb	r3, [r7, #7]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d103      	bne.n	8001d9e <mpu_configure_fifo+0x6a>
 8001d96:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d98:	7d1b      	ldrb	r3, [r3, #20]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8001d9e:	2001      	movs	r0, #1
 8001da0:	f7ff f938 	bl	8001014 <set_int_enable>
 8001da4:	e002      	b.n	8001dac <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8001da6:	2000      	movs	r0, #0
 8001da8:	f7ff f934 	bl	8001014 <set_int_enable>
        if (sensors) {
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d00a      	beq.n	8001dc8 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8001db2:	f7ff fb6b 	bl	800148c <mpu_reset_fifo>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d005      	beq.n	8001dc8 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8001dbc:	4a05      	ldr	r2, [pc, #20]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001dbe:	7afb      	ldrb	r3, [r7, #11]
 8001dc0:	7413      	strb	r3, [r2, #16]
                return -1;
 8001dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc6:	e000      	b.n	8001dca <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000000 	.word	0x20000000

08001dd8 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af04      	add	r7, sp, #16
 8001dde:	4603      	mov	r3, r0
 8001de0:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d002      	beq.n	8001df2 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8001dec:	2301      	movs	r3, #1
 8001dee:	73fb      	strb	r3, [r7, #15]
 8001df0:	e007      	b.n	8001e02 <mpu_set_sensors+0x2a>
    else if (sensors)
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d002      	beq.n	8001dfe <mpu_set_sensors+0x26>
        data = 0;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	73fb      	strb	r3, [r7, #15]
 8001dfc:	e001      	b.n	8001e02 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8001dfe:	2340      	movs	r3, #64	@ 0x40
 8001e00:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8001e02:	4b40      	ldr	r3, [pc, #256]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	b299      	uxth	r1, r3
 8001e0c:	4b3d      	ldr	r3, [pc, #244]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	7c9b      	ldrb	r3, [r3, #18]
 8001e12:	461a      	mov	r2, r3
 8001e14:	2305      	movs	r3, #5
 8001e16:	9302      	str	r3, [sp, #8]
 8001e18:	2301      	movs	r3, #1
 8001e1a:	9301      	str	r3, [sp, #4]
 8001e1c:	f107 030f 	add.w	r3, r7, #15
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	2301      	movs	r3, #1
 8001e24:	4838      	ldr	r0, [pc, #224]	@ (8001f08 <mpu_set_sensors+0x130>)
 8001e26:	f008 f9ef 	bl	800a208 <HAL_I2C_Mem_Write>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d005      	beq.n	8001e3c <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
 8001e30:	4b34      	ldr	r3, [pc, #208]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	729a      	strb	r2, [r3, #10]
        return -1;
 8001e36:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3a:	e05f      	b.n	8001efc <mpu_set_sensors+0x124>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
 8001e3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	4b2f      	ldr	r3, [pc, #188]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001e46:	731a      	strb	r2, [r3, #12]

    data = 0;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8001e4c:	79fb      	ldrb	r3, [r7, #7]
 8001e4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d104      	bne.n	8001e60 <mpu_set_sensors+0x88>
        data |= BIT_STBY_XG;
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
 8001e58:	f043 0304 	orr.w	r3, r3, #4
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	f003 0320 	and.w	r3, r3, #32
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d104      	bne.n	8001e74 <mpu_set_sensors+0x9c>
        data |= BIT_STBY_YG;
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
 8001e6c:	f043 0302 	orr.w	r3, r3, #2
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	f003 0310 	and.w	r3, r3, #16
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d104      	bne.n	8001e88 <mpu_set_sensors+0xb0>
        data |= BIT_STBY_ZG;
 8001e7e:	7bfb      	ldrb	r3, [r7, #15]
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8001e88:	79fb      	ldrb	r3, [r7, #7]
 8001e8a:	f003 0308 	and.w	r3, r3, #8
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d104      	bne.n	8001e9c <mpu_set_sensors+0xc4>
        data |= BIT_STBY_XYZA;
 8001e92:	7bfb      	ldrb	r3, [r7, #15]
 8001e94:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8001e9c:	4b19      	ldr	r3, [pc, #100]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	b299      	uxth	r1, r3
 8001ea6:	4b17      	ldr	r3, [pc, #92]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	7cdb      	ldrb	r3, [r3, #19]
 8001eac:	461a      	mov	r2, r3
 8001eae:	2305      	movs	r3, #5
 8001eb0:	9302      	str	r3, [sp, #8]
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	9301      	str	r3, [sp, #4]
 8001eb6:	f107 030f 	add.w	r3, r7, #15
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	4812      	ldr	r0, [pc, #72]	@ (8001f08 <mpu_set_sensors+0x130>)
 8001ec0:	f008 f9a2 	bl	800a208 <HAL_I2C_Mem_Write>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d005      	beq.n	8001ed6 <mpu_set_sensors+0xfe>
        st.chip_cfg.sensors = 0;
 8001eca:	4b0e      	ldr	r3, [pc, #56]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	729a      	strb	r2, [r3, #10]
        return -1;
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed4:	e012      	b.n	8001efc <mpu_set_sensors+0x124>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d005      	beq.n	8001ee8 <mpu_set_sensors+0x110>
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	2b08      	cmp	r3, #8
 8001ee0:	d002      	beq.n	8001ee8 <mpu_set_sensors+0x110>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8001ee2:	2000      	movs	r0, #0
 8001ee4:	f000 f9ac 	bl	8002240 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8001ee8:	4a06      	ldr	r2, [pc, #24]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001eea:	79fb      	ldrb	r3, [r7, #7]
 8001eec:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8001eee:	4b05      	ldr	r3, [pc, #20]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8001ef4:	2032      	movs	r0, #50	@ 0x32
 8001ef6:	f007 fb97 	bl	8009628 <HAL_Delay>
    return 0;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3710      	adds	r7, #16
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	20000000 	.word	0x20000000
 8001f08:	20000328 	.word	0x20000328

08001f0c <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08a      	sub	sp, #40	@ 0x28
 8001f10:	af04      	add	r7, sp, #16
 8001f12:	4603      	mov	r3, r0
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
 8001f18:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8001f1a:	4b48      	ldr	r3, [pc, #288]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001f1c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d102      	bne.n	8001f2a <mpu_read_fifo_stream+0x1e>
        return -1;
 8001f24:	f04f 33ff 	mov.w	r3, #4294967295
 8001f28:	e083      	b.n	8002032 <mpu_read_fifo_stream+0x126>
    if (!st.chip_cfg.sensors)
 8001f2a:	4b44      	ldr	r3, [pc, #272]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001f2c:	7a9b      	ldrb	r3, [r3, #10]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d102      	bne.n	8001f38 <mpu_read_fifo_stream+0x2c>
        return -1;
 8001f32:	f04f 33ff 	mov.w	r3, #4294967295
 8001f36:	e07c      	b.n	8002032 <mpu_read_fifo_stream+0x126>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8001f38:	4b40      	ldr	r3, [pc, #256]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	b299      	uxth	r1, r3
 8001f42:	4b3e      	ldr	r3, [pc, #248]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	7a9b      	ldrb	r3, [r3, #10]
 8001f48:	461a      	mov	r2, r3
 8001f4a:	2305      	movs	r3, #5
 8001f4c:	9302      	str	r3, [sp, #8]
 8001f4e:	2302      	movs	r3, #2
 8001f50:	9301      	str	r3, [sp, #4]
 8001f52:	f107 0314 	add.w	r3, r7, #20
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	2301      	movs	r3, #1
 8001f5a:	4839      	ldr	r0, [pc, #228]	@ (8002040 <mpu_read_fifo_stream+0x134>)
 8001f5c:	f008 fa4e 	bl	800a3fc <HAL_I2C_Mem_Read>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d002      	beq.n	8001f6c <mpu_read_fifo_stream+0x60>
        return -1;
 8001f66:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6a:	e062      	b.n	8002032 <mpu_read_fifo_stream+0x126>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8001f6c:	7d3b      	ldrb	r3, [r7, #20]
 8001f6e:	b21b      	sxth	r3, r3
 8001f70:	021b      	lsls	r3, r3, #8
 8001f72:	b21a      	sxth	r2, r3
 8001f74:	7d7b      	ldrb	r3, [r7, #21]
 8001f76:	b21b      	sxth	r3, r3
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	b21b      	sxth	r3, r3
 8001f7c:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8001f7e:	8afa      	ldrh	r2, [r7, #22]
 8001f80:	89fb      	ldrh	r3, [r7, #14]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d205      	bcs.n	8001f92 <mpu_read_fifo_stream+0x86>
        more[0] = 0;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	701a      	strb	r2, [r3, #0]
        return -1;
 8001f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f90:	e04f      	b.n	8002032 <mpu_read_fifo_stream+0x126>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8001f92:	4b2a      	ldr	r3, [pc, #168]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	885b      	ldrh	r3, [r3, #2]
 8001f98:	085b      	lsrs	r3, r3, #1
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	8afa      	ldrh	r2, [r7, #22]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d923      	bls.n	8001fea <mpu_read_fifo_stream+0xde>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8001fa2:	4b26      	ldr	r3, [pc, #152]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	b299      	uxth	r1, r3
 8001fac:	4b23      	ldr	r3, [pc, #140]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	7c5b      	ldrb	r3, [r3, #17]
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	2305      	movs	r3, #5
 8001fb6:	9302      	str	r3, [sp, #8]
 8001fb8:	2301      	movs	r3, #1
 8001fba:	9301      	str	r3, [sp, #4]
 8001fbc:	f107 0314 	add.w	r3, r7, #20
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	481e      	ldr	r0, [pc, #120]	@ (8002040 <mpu_read_fifo_stream+0x134>)
 8001fc6:	f008 fa19 	bl	800a3fc <HAL_I2C_Mem_Read>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d002      	beq.n	8001fd6 <mpu_read_fifo_stream+0xca>
            return -1;
 8001fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001fd4:	e02d      	b.n	8002032 <mpu_read_fifo_stream+0x126>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8001fd6:	7d3b      	ldrb	r3, [r7, #20]
 8001fd8:	f003 0310 	and.w	r3, r3, #16
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d004      	beq.n	8001fea <mpu_read_fifo_stream+0xde>
            mpu_reset_fifo();
 8001fe0:	f7ff fa54 	bl	800148c <mpu_reset_fifo>
            return -2;
 8001fe4:	f06f 0301 	mvn.w	r3, #1
 8001fe8:	e023      	b.n	8002032 <mpu_read_fifo_stream+0x126>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8001fea:	4b14      	ldr	r3, [pc, #80]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	b299      	uxth	r1, r3
 8001ff4:	4b11      	ldr	r3, [pc, #68]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	7adb      	ldrb	r3, [r3, #11]
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	2305      	movs	r3, #5
 8001ffe:	9302      	str	r3, [sp, #8]
 8002000:	89fb      	ldrh	r3, [r7, #14]
 8002002:	9301      	str	r3, [sp, #4]
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	9300      	str	r3, [sp, #0]
 8002008:	2301      	movs	r3, #1
 800200a:	480d      	ldr	r0, [pc, #52]	@ (8002040 <mpu_read_fifo_stream+0x134>)
 800200c:	f008 f9f6 	bl	800a3fc <HAL_I2C_Mem_Read>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d002      	beq.n	800201c <mpu_read_fifo_stream+0x110>
        return -1;
 8002016:	f04f 33ff 	mov.w	r3, #4294967295
 800201a:	e00a      	b.n	8002032 <mpu_read_fifo_stream+0x126>
    more[0] = fifo_count / length - 1;
 800201c:	8afa      	ldrh	r2, [r7, #22]
 800201e:	89fb      	ldrh	r3, [r7, #14]
 8002020:	fbb2 f3f3 	udiv	r3, r2, r3
 8002024:	b29b      	uxth	r3, r3
 8002026:	b2db      	uxtb	r3, r3
 8002028:	3b01      	subs	r3, #1
 800202a:	b2da      	uxtb	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	701a      	strb	r2, [r3, #0]
    return 0;
 8002030:	2300      	movs	r3, #0
}
 8002032:	4618      	mov	r0, r3
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000000 	.word	0x20000000
 8002040:	20000328 	.word	0x20000328

08002044 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b088      	sub	sp, #32
 8002048:	af04      	add	r7, sp, #16
 800204a:	4603      	mov	r3, r0
 800204c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 800204e:	4b7a      	ldr	r3, [pc, #488]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002050:	7c9b      	ldrb	r3, [r3, #18]
 8002052:	79fa      	ldrb	r2, [r7, #7]
 8002054:	429a      	cmp	r2, r3
 8002056:	d101      	bne.n	800205c <mpu_set_bypass+0x18>
        return 0;
 8002058:	2300      	movs	r3, #0
 800205a:	e0e8      	b.n	800222e <mpu_set_bypass+0x1ea>

    if (bypass_on) {
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d06b      	beq.n	800213a <mpu_set_bypass+0xf6>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002062:	4b75      	ldr	r3, [pc, #468]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	b299      	uxth	r1, r3
 800206c:	4b72      	ldr	r3, [pc, #456]	@ (8002238 <mpu_set_bypass+0x1f4>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	791b      	ldrb	r3, [r3, #4]
 8002072:	461a      	mov	r2, r3
 8002074:	2305      	movs	r3, #5
 8002076:	9302      	str	r3, [sp, #8]
 8002078:	2301      	movs	r3, #1
 800207a:	9301      	str	r3, [sp, #4]
 800207c:	f107 030f 	add.w	r3, r7, #15
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	2301      	movs	r3, #1
 8002084:	486d      	ldr	r0, [pc, #436]	@ (800223c <mpu_set_bypass+0x1f8>)
 8002086:	f008 f9b9 	bl	800a3fc <HAL_I2C_Mem_Read>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d002      	beq.n	8002096 <mpu_set_bypass+0x52>
            return -1;
 8002090:	f04f 33ff 	mov.w	r3, #4294967295
 8002094:	e0cb      	b.n	800222e <mpu_set_bypass+0x1ea>
        tmp &= ~BIT_AUX_IF_EN;
 8002096:	7bfb      	ldrb	r3, [r7, #15]
 8002098:	f023 0320 	bic.w	r3, r3, #32
 800209c:	b2db      	uxtb	r3, r3
 800209e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80020a0:	4b65      	ldr	r3, [pc, #404]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	b299      	uxth	r1, r3
 80020aa:	4b63      	ldr	r3, [pc, #396]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	791b      	ldrb	r3, [r3, #4]
 80020b0:	461a      	mov	r2, r3
 80020b2:	2305      	movs	r3, #5
 80020b4:	9302      	str	r3, [sp, #8]
 80020b6:	2301      	movs	r3, #1
 80020b8:	9301      	str	r3, [sp, #4]
 80020ba:	f107 030f 	add.w	r3, r7, #15
 80020be:	9300      	str	r3, [sp, #0]
 80020c0:	2301      	movs	r3, #1
 80020c2:	485e      	ldr	r0, [pc, #376]	@ (800223c <mpu_set_bypass+0x1f8>)
 80020c4:	f008 f8a0 	bl	800a208 <HAL_I2C_Mem_Write>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d002      	beq.n	80020d4 <mpu_set_bypass+0x90>
            return -1;
 80020ce:	f04f 33ff 	mov.w	r3, #4294967295
 80020d2:	e0ac      	b.n	800222e <mpu_set_bypass+0x1ea>
        delay_ms(3);
 80020d4:	2003      	movs	r0, #3
 80020d6:	f007 faa7 	bl	8009628 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 80020da:	2302      	movs	r3, #2
 80020dc:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 80020de:	4b56      	ldr	r3, [pc, #344]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80020e0:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d004      	beq.n	80020f2 <mpu_set_bypass+0xae>
            tmp |= BIT_ACTL;
 80020e8:	7bfb      	ldrb	r3, [r7, #15]
 80020ea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80020f2:	4b51      	ldr	r3, [pc, #324]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80020f4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d004      	beq.n	8002106 <mpu_set_bypass+0xc2>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80020fc:	7bfb      	ldrb	r3, [r7, #15]
 80020fe:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002102:	b2db      	uxtb	r3, r3
 8002104:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002106:	4b4c      	ldr	r3, [pc, #304]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	b299      	uxth	r1, r3
 8002110:	4b49      	ldr	r3, [pc, #292]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	7d1b      	ldrb	r3, [r3, #20]
 8002116:	461a      	mov	r2, r3
 8002118:	2305      	movs	r3, #5
 800211a:	9302      	str	r3, [sp, #8]
 800211c:	2301      	movs	r3, #1
 800211e:	9301      	str	r3, [sp, #4]
 8002120:	f107 030f 	add.w	r3, r7, #15
 8002124:	9300      	str	r3, [sp, #0]
 8002126:	2301      	movs	r3, #1
 8002128:	4844      	ldr	r0, [pc, #272]	@ (800223c <mpu_set_bypass+0x1f8>)
 800212a:	f008 f86d 	bl	800a208 <HAL_I2C_Mem_Write>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d078      	beq.n	8002226 <mpu_set_bypass+0x1e2>
            return -1;
 8002134:	f04f 33ff 	mov.w	r3, #4294967295
 8002138:	e079      	b.n	800222e <mpu_set_bypass+0x1ea>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800213a:	4b3f      	ldr	r3, [pc, #252]	@ (8002238 <mpu_set_bypass+0x1f4>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	b299      	uxth	r1, r3
 8002144:	4b3c      	ldr	r3, [pc, #240]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	791b      	ldrb	r3, [r3, #4]
 800214a:	461a      	mov	r2, r3
 800214c:	2305      	movs	r3, #5
 800214e:	9302      	str	r3, [sp, #8]
 8002150:	2301      	movs	r3, #1
 8002152:	9301      	str	r3, [sp, #4]
 8002154:	f107 030f 	add.w	r3, r7, #15
 8002158:	9300      	str	r3, [sp, #0]
 800215a:	2301      	movs	r3, #1
 800215c:	4837      	ldr	r0, [pc, #220]	@ (800223c <mpu_set_bypass+0x1f8>)
 800215e:	f008 f94d 	bl	800a3fc <HAL_I2C_Mem_Read>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d002      	beq.n	800216e <mpu_set_bypass+0x12a>
            return -1;
 8002168:	f04f 33ff 	mov.w	r3, #4294967295
 800216c:	e05f      	b.n	800222e <mpu_set_bypass+0x1ea>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800216e:	4b32      	ldr	r3, [pc, #200]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002170:	7a9b      	ldrb	r3, [r3, #10]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b00      	cmp	r3, #0
 8002178:	d005      	beq.n	8002186 <mpu_set_bypass+0x142>
            tmp |= BIT_AUX_IF_EN;
 800217a:	7bfb      	ldrb	r3, [r7, #15]
 800217c:	f043 0320 	orr.w	r3, r3, #32
 8002180:	b2db      	uxtb	r3, r3
 8002182:	73fb      	strb	r3, [r7, #15]
 8002184:	e004      	b.n	8002190 <mpu_set_bypass+0x14c>
        else
            tmp &= ~BIT_AUX_IF_EN;
 8002186:	7bfb      	ldrb	r3, [r7, #15]
 8002188:	f023 0320 	bic.w	r3, r3, #32
 800218c:	b2db      	uxtb	r3, r3
 800218e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002190:	4b29      	ldr	r3, [pc, #164]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	b299      	uxth	r1, r3
 800219a:	4b27      	ldr	r3, [pc, #156]	@ (8002238 <mpu_set_bypass+0x1f4>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	791b      	ldrb	r3, [r3, #4]
 80021a0:	461a      	mov	r2, r3
 80021a2:	2305      	movs	r3, #5
 80021a4:	9302      	str	r3, [sp, #8]
 80021a6:	2301      	movs	r3, #1
 80021a8:	9301      	str	r3, [sp, #4]
 80021aa:	f107 030f 	add.w	r3, r7, #15
 80021ae:	9300      	str	r3, [sp, #0]
 80021b0:	2301      	movs	r3, #1
 80021b2:	4822      	ldr	r0, [pc, #136]	@ (800223c <mpu_set_bypass+0x1f8>)
 80021b4:	f008 f828 	bl	800a208 <HAL_I2C_Mem_Write>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d002      	beq.n	80021c4 <mpu_set_bypass+0x180>
            return -1;
 80021be:	f04f 33ff 	mov.w	r3, #4294967295
 80021c2:	e034      	b.n	800222e <mpu_set_bypass+0x1ea>
        delay_ms(3);
 80021c4:	2003      	movs	r0, #3
 80021c6:	f007 fa2f 	bl	8009628 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 80021ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80021cc:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d002      	beq.n	80021da <mpu_set_bypass+0x196>
            tmp = BIT_ACTL;
 80021d4:	2380      	movs	r3, #128	@ 0x80
 80021d6:	73fb      	strb	r3, [r7, #15]
 80021d8:	e001      	b.n	80021de <mpu_set_bypass+0x19a>
        else
            tmp = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80021de:	4b16      	ldr	r3, [pc, #88]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80021e0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d004      	beq.n	80021f2 <mpu_set_bypass+0x1ae>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
 80021ea:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80021f2:	4b11      	ldr	r3, [pc, #68]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	b299      	uxth	r1, r3
 80021fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	7d1b      	ldrb	r3, [r3, #20]
 8002202:	461a      	mov	r2, r3
 8002204:	2305      	movs	r3, #5
 8002206:	9302      	str	r3, [sp, #8]
 8002208:	2301      	movs	r3, #1
 800220a:	9301      	str	r3, [sp, #4]
 800220c:	f107 030f 	add.w	r3, r7, #15
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	2301      	movs	r3, #1
 8002214:	4809      	ldr	r0, [pc, #36]	@ (800223c <mpu_set_bypass+0x1f8>)
 8002216:	f007 fff7 	bl	800a208 <HAL_I2C_Mem_Write>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d002      	beq.n	8002226 <mpu_set_bypass+0x1e2>
            return -1;
 8002220:	f04f 33ff 	mov.w	r3, #4294967295
 8002224:	e003      	b.n	800222e <mpu_set_bypass+0x1ea>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 8002226:	4a04      	ldr	r2, [pc, #16]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	7493      	strb	r3, [r2, #18]
    return 0;
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3710      	adds	r7, #16
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000000 	.word	0x20000000
 800223c:	20000328 	.word	0x20000328

08002240 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b088      	sub	sp, #32
 8002244:	af04      	add	r7, sp, #16
 8002246:	4603      	mov	r3, r0
 8002248:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 800224a:	4b23      	ldr	r3, [pc, #140]	@ (80022d8 <mpu_set_int_latched+0x98>)
 800224c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002250:	79fa      	ldrb	r2, [r7, #7]
 8002252:	429a      	cmp	r2, r3
 8002254:	d101      	bne.n	800225a <mpu_set_int_latched+0x1a>
        return 0;
 8002256:	2300      	movs	r3, #0
 8002258:	e039      	b.n	80022ce <mpu_set_int_latched+0x8e>

    if (enable)
 800225a:	79fb      	ldrb	r3, [r7, #7]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d002      	beq.n	8002266 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002260:	2330      	movs	r3, #48	@ 0x30
 8002262:	73fb      	strb	r3, [r7, #15]
 8002264:	e001      	b.n	800226a <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 8002266:	2300      	movs	r3, #0
 8002268:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 800226a:	4b1b      	ldr	r3, [pc, #108]	@ (80022d8 <mpu_set_int_latched+0x98>)
 800226c:	7c9b      	ldrb	r3, [r3, #18]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d004      	beq.n	800227c <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 8002272:	7bfb      	ldrb	r3, [r7, #15]
 8002274:	f043 0302 	orr.w	r3, r3, #2
 8002278:	b2db      	uxtb	r3, r3
 800227a:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 800227c:	4b16      	ldr	r3, [pc, #88]	@ (80022d8 <mpu_set_int_latched+0x98>)
 800227e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002282:	2b00      	cmp	r3, #0
 8002284:	d004      	beq.n	8002290 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 8002286:	7bfb      	ldrb	r3, [r7, #15]
 8002288:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800228c:	b2db      	uxtb	r3, r3
 800228e:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002290:	4b11      	ldr	r3, [pc, #68]	@ (80022d8 <mpu_set_int_latched+0x98>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	b299      	uxth	r1, r3
 800229a:	4b0f      	ldr	r3, [pc, #60]	@ (80022d8 <mpu_set_int_latched+0x98>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	7d1b      	ldrb	r3, [r3, #20]
 80022a0:	461a      	mov	r2, r3
 80022a2:	2305      	movs	r3, #5
 80022a4:	9302      	str	r3, [sp, #8]
 80022a6:	2301      	movs	r3, #1
 80022a8:	9301      	str	r3, [sp, #4]
 80022aa:	f107 030f 	add.w	r3, r7, #15
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	2301      	movs	r3, #1
 80022b2:	480a      	ldr	r0, [pc, #40]	@ (80022dc <mpu_set_int_latched+0x9c>)
 80022b4:	f007 ffa8 	bl	800a208 <HAL_I2C_Mem_Write>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <mpu_set_int_latched+0x84>
        return -1;
 80022be:	f04f 33ff 	mov.w	r3, #4294967295
 80022c2:	e004      	b.n	80022ce <mpu_set_int_latched+0x8e>
    st.chip_cfg.latched_int = enable;
 80022c4:	4a04      	ldr	r2, [pc, #16]	@ (80022d8 <mpu_set_int_latched+0x98>)
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	20000000 	.word	0x20000000
 80022dc:	20000328 	.word	0x20000328

080022e0 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b08a      	sub	sp, #40	@ 0x28
 80022e4:	af04      	add	r7, sp, #16
 80022e6:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 80022e8:	4b45      	ldr	r3, [pc, #276]	@ (8002400 <get_accel_prod_shift+0x120>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	b299      	uxth	r1, r3
 80022f2:	2305      	movs	r3, #5
 80022f4:	9302      	str	r3, [sp, #8]
 80022f6:	2304      	movs	r3, #4
 80022f8:	9301      	str	r3, [sp, #4]
 80022fa:	f107 0310 	add.w	r3, r7, #16
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	2301      	movs	r3, #1
 8002302:	220d      	movs	r2, #13
 8002304:	483f      	ldr	r0, [pc, #252]	@ (8002404 <get_accel_prod_shift+0x124>)
 8002306:	f008 f879 	bl	800a3fc <HAL_I2C_Mem_Read>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <get_accel_prod_shift+0x34>
        return 0x07;
 8002310:	2307      	movs	r3, #7
 8002312:	e071      	b.n	80023f8 <get_accel_prod_shift+0x118>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8002314:	7c3b      	ldrb	r3, [r7, #16]
 8002316:	10db      	asrs	r3, r3, #3
 8002318:	b25b      	sxtb	r3, r3
 800231a:	f003 031c 	and.w	r3, r3, #28
 800231e:	b25a      	sxtb	r2, r3
 8002320:	7cfb      	ldrb	r3, [r7, #19]
 8002322:	111b      	asrs	r3, r3, #4
 8002324:	b25b      	sxtb	r3, r3
 8002326:	f003 0303 	and.w	r3, r3, #3
 800232a:	b25b      	sxtb	r3, r3
 800232c:	4313      	orrs	r3, r2
 800232e:	b25b      	sxtb	r3, r3
 8002330:	b2db      	uxtb	r3, r3
 8002332:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8002334:	7c7b      	ldrb	r3, [r7, #17]
 8002336:	10db      	asrs	r3, r3, #3
 8002338:	b25b      	sxtb	r3, r3
 800233a:	f003 031c 	and.w	r3, r3, #28
 800233e:	b25a      	sxtb	r2, r3
 8002340:	7cfb      	ldrb	r3, [r7, #19]
 8002342:	109b      	asrs	r3, r3, #2
 8002344:	b25b      	sxtb	r3, r3
 8002346:	f003 0303 	and.w	r3, r3, #3
 800234a:	b25b      	sxtb	r3, r3
 800234c:	4313      	orrs	r3, r2
 800234e:	b25b      	sxtb	r3, r3
 8002350:	b2db      	uxtb	r3, r3
 8002352:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8002354:	7cbb      	ldrb	r3, [r7, #18]
 8002356:	10db      	asrs	r3, r3, #3
 8002358:	b25b      	sxtb	r3, r3
 800235a:	f003 031c 	and.w	r3, r3, #28
 800235e:	b25a      	sxtb	r2, r3
 8002360:	7cfb      	ldrb	r3, [r7, #19]
 8002362:	b25b      	sxtb	r3, r3
 8002364:	f003 0303 	and.w	r3, r3, #3
 8002368:	b25b      	sxtb	r3, r3
 800236a:	4313      	orrs	r3, r2
 800236c:	b25b      	sxtb	r3, r3
 800236e:	b2db      	uxtb	r3, r3
 8002370:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 8002372:	2300      	movs	r3, #0
 8002374:	75fb      	strb	r3, [r7, #23]
 8002376:	e03b      	b.n	80023f0 <get_accel_prod_shift+0x110>
        if (!shift_code[ii]) {
 8002378:	7dfb      	ldrb	r3, [r7, #23]
 800237a:	3318      	adds	r3, #24
 800237c:	443b      	add	r3, r7
 800237e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d107      	bne.n	8002396 <get_accel_prod_shift+0xb6>
            st_shift[ii] = 0.f;
 8002386:	7dfb      	ldrb	r3, [r7, #23]
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	4413      	add	r3, r2
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
            continue;
 8002394:	e029      	b.n	80023ea <get_accel_prod_shift+0x10a>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 8002396:	7dfb      	ldrb	r3, [r7, #23]
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	4413      	add	r3, r2
 800239e:	4a1a      	ldr	r2, [pc, #104]	@ (8002408 <get_accel_prod_shift+0x128>)
 80023a0:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 80023a2:	e00f      	b.n	80023c4 <get_accel_prod_shift+0xe4>
            st_shift[ii] *= 1.034f;
 80023a4:	7dfb      	ldrb	r3, [r7, #23]
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	4413      	add	r3, r2
 80023ac:	edd3 7a00 	vldr	s15, [r3]
 80023b0:	7dfb      	ldrb	r3, [r7, #23]
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	4413      	add	r3, r2
 80023b8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800240c <get_accel_prod_shift+0x12c>
 80023bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023c0:	edc3 7a00 	vstr	s15, [r3]
        while (--shift_code[ii])
 80023c4:	7dfb      	ldrb	r3, [r7, #23]
 80023c6:	f103 0218 	add.w	r2, r3, #24
 80023ca:	443a      	add	r2, r7
 80023cc:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80023d0:	3a01      	subs	r2, #1
 80023d2:	b2d1      	uxtb	r1, r2
 80023d4:	f103 0218 	add.w	r2, r3, #24
 80023d8:	443a      	add	r2, r7
 80023da:	f802 1c0c 	strb.w	r1, [r2, #-12]
 80023de:	3318      	adds	r3, #24
 80023e0:	443b      	add	r3, r7
 80023e2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1dc      	bne.n	80023a4 <get_accel_prod_shift+0xc4>
    for (ii = 0; ii < 3; ii++) {
 80023ea:	7dfb      	ldrb	r3, [r7, #23]
 80023ec:	3301      	adds	r3, #1
 80023ee:	75fb      	strb	r3, [r7, #23]
 80023f0:	7dfb      	ldrb	r3, [r7, #23]
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d9c0      	bls.n	8002378 <get_accel_prod_shift+0x98>
    }
    return 0;
 80023f6:	2300      	movs	r3, #0
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3718      	adds	r7, #24
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000000 	.word	0x20000000
 8002404:	20000328 	.word	0x20000328
 8002408:	3eae147b 	.word	0x3eae147b
 800240c:	3f845a1d 	.word	0x3f845a1d

08002410 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b08a      	sub	sp, #40	@ 0x28
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800241a:	2300      	movs	r3, #0
 800241c:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 800241e:	f107 030c 	add.w	r3, r7, #12
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff ff5c 	bl	80022e0 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 8002428:	2300      	movs	r3, #0
 800242a:	627b      	str	r3, [r7, #36]	@ 0x24
 800242c:	e063      	b.n	80024f6 <accel_self_test+0xe6>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800242e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	4413      	add	r3, r2
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	6839      	ldr	r1, [r7, #0]
 800243e:	440b      	add	r3, r1
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b00      	cmp	r3, #0
 8002446:	bfb8      	it	lt
 8002448:	425b      	neglt	r3, r3
 800244a:	ee07 3a90 	vmov	s15, r3
 800244e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002452:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8002508 <accel_self_test+0xf8>
 8002456:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800245a:	edc7 7a07 	vstr	s15, [r7, #28]
        if (st_shift[jj]) {
 800245e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	3328      	adds	r3, #40	@ 0x28
 8002464:	443b      	add	r3, r7
 8002466:	3b1c      	subs	r3, #28
 8002468:	edd3 7a00 	vldr	s15, [r3]
 800246c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002474:	d023      	beq.n	80024be <accel_self_test+0xae>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8002476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	3328      	adds	r3, #40	@ 0x28
 800247c:	443b      	add	r3, r7
 800247e:	3b1c      	subs	r3, #28
 8002480:	ed93 7a00 	vldr	s14, [r3]
 8002484:	edd7 6a07 	vldr	s13, [r7, #28]
 8002488:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800248c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002490:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002494:	edc7 7a06 	vstr	s15, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8002498:	edd7 7a06 	vldr	s15, [r7, #24]
 800249c:	eef0 7ae7 	vabs.f32	s15, s15
 80024a0:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800250c <accel_self_test+0xfc>
 80024a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ac:	dd20      	ble.n	80024f0 <accel_self_test+0xe0>
                result |= 1 << jj;
 80024ae:	2201      	movs	r2, #1
 80024b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	6a3a      	ldr	r2, [r7, #32]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	623b      	str	r3, [r7, #32]
 80024bc:	e018      	b.n	80024f0 <accel_self_test+0xe0>
        } else if ((st_shift_cust < test.min_g) ||
 80024be:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002510 <accel_self_test+0x100>
 80024c2:	edd7 7a07 	vldr	s15, [r7, #28]
 80024c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ce:	d408      	bmi.n	80024e2 <accel_self_test+0xd2>
            (st_shift_cust > test.max_g))
 80024d0:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002514 <accel_self_test+0x104>
        } else if ((st_shift_cust < test.min_g) ||
 80024d4:	edd7 7a07 	vldr	s15, [r7, #28]
 80024d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e0:	dd06      	ble.n	80024f0 <accel_self_test+0xe0>
            result |= 1 << jj;
 80024e2:	2201      	movs	r2, #1
 80024e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	6a3a      	ldr	r2, [r7, #32]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 80024f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f2:	3301      	adds	r3, #1
 80024f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80024f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	dd98      	ble.n	800242e <accel_self_test+0x1e>
    }

    return result;
 80024fc:	6a3b      	ldr	r3, [r7, #32]
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3728      	adds	r7, #40	@ 0x28
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	47800000 	.word	0x47800000
 800250c:	3e0f5c29 	.word	0x3e0f5c29
 8002510:	3e99999a 	.word	0x3e99999a
 8002514:	3f733333 	.word	0x3f733333

08002518 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08c      	sub	sp, #48	@ 0x30
 800251c:	af04      	add	r7, sp, #16
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002522:	2300      	movs	r3, #0
 8002524:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8002526:	4b59      	ldr	r3, [pc, #356]	@ (800268c <gyro_self_test+0x174>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	b299      	uxth	r1, r3
 8002530:	2305      	movs	r3, #5
 8002532:	9302      	str	r3, [sp, #8]
 8002534:	2303      	movs	r3, #3
 8002536:	9301      	str	r3, [sp, #4]
 8002538:	f107 0308 	add.w	r3, r7, #8
 800253c:	9300      	str	r3, [sp, #0]
 800253e:	2301      	movs	r3, #1
 8002540:	220d      	movs	r2, #13
 8002542:	4853      	ldr	r0, [pc, #332]	@ (8002690 <gyro_self_test+0x178>)
 8002544:	f007 ff5a 	bl	800a3fc <HAL_I2C_Mem_Read>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <gyro_self_test+0x3a>
        return 0x07;
 800254e:	2307      	movs	r3, #7
 8002550:	e097      	b.n	8002682 <gyro_self_test+0x16a>

    tmp[0] &= 0x1F;
 8002552:	7a3b      	ldrb	r3, [r7, #8]
 8002554:	f003 031f 	and.w	r3, r3, #31
 8002558:	b2db      	uxtb	r3, r3
 800255a:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 800255c:	7a7b      	ldrb	r3, [r7, #9]
 800255e:	f003 031f 	and.w	r3, r3, #31
 8002562:	b2db      	uxtb	r3, r3
 8002564:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 8002566:	7abb      	ldrb	r3, [r7, #10]
 8002568:	f003 031f 	and.w	r3, r3, #31
 800256c:	b2db      	uxtb	r3, r3
 800256e:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 8002570:	2300      	movs	r3, #0
 8002572:	61fb      	str	r3, [r7, #28]
 8002574:	e080      	b.n	8002678 <gyro_self_test+0x160>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	4413      	add	r3, r2
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	6839      	ldr	r1, [r7, #0]
 8002586:	440b      	add	r3, r1
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	2b00      	cmp	r3, #0
 800258e:	bfb8      	it	lt
 8002590:	425b      	neglt	r3, r3
 8002592:	ee07 3a90 	vmov	s15, r3
 8002596:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800259a:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8002694 <gyro_self_test+0x17c>
 800259e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025a2:	edc7 7a04 	vstr	s15, [r7, #16]
        if (tmp[jj]) {
 80025a6:	f107 0208 	add.w	r2, r7, #8
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	4413      	add	r3, r2
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d045      	beq.n	8002640 <gyro_self_test+0x128>
            st_shift = 3275.f / test.gyro_sens;
 80025b4:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8002698 <gyro_self_test+0x180>
 80025b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025bc:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800269c <gyro_self_test+0x184>
 80025c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025c4:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 80025c8:	e007      	b.n	80025da <gyro_self_test+0xc2>
                st_shift *= 1.046f;
 80025ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80025ce:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80026a0 <gyro_self_test+0x188>
 80025d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025d6:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 80025da:	f107 0208 	add.w	r2, r7, #8
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	4413      	add	r3, r2
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	3b01      	subs	r3, #1
 80025e6:	b2d9      	uxtb	r1, r3
 80025e8:	f107 0208 	add.w	r2, r7, #8
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	4413      	add	r3, r2
 80025f0:	460a      	mov	r2, r1
 80025f2:	701a      	strb	r2, [r3, #0]
 80025f4:	f107 0208 	add.w	r2, r7, #8
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	4413      	add	r3, r2
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1e3      	bne.n	80025ca <gyro_self_test+0xb2>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8002602:	edd7 6a04 	vldr	s13, [r7, #16]
 8002606:	ed97 7a05 	vldr	s14, [r7, #20]
 800260a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800260e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002612:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002616:	edc7 7a03 	vstr	s15, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 800261a:	edd7 7a03 	vldr	s15, [r7, #12]
 800261e:	eef0 7ae7 	vabs.f32	s15, s15
 8002622:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80026a4 <gyro_self_test+0x18c>
 8002626:	eef4 7ac7 	vcmpe.f32	s15, s14
 800262a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800262e:	dd20      	ble.n	8002672 <gyro_self_test+0x15a>
                result |= 1 << jj;
 8002630:	2201      	movs	r2, #1
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	69ba      	ldr	r2, [r7, #24]
 800263a:	4313      	orrs	r3, r2
 800263c:	61bb      	str	r3, [r7, #24]
 800263e:	e018      	b.n	8002672 <gyro_self_test+0x15a>
        } else if ((st_shift_cust < test.min_dps) ||
 8002640:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002644:	edd7 7a04 	vldr	s15, [r7, #16]
 8002648:	eef4 7ac7 	vcmpe.f32	s15, s14
 800264c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002650:	d408      	bmi.n	8002664 <gyro_self_test+0x14c>
            (st_shift_cust > test.max_dps))
 8002652:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80026a8 <gyro_self_test+0x190>
        } else if ((st_shift_cust < test.min_dps) ||
 8002656:	edd7 7a04 	vldr	s15, [r7, #16]
 800265a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800265e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002662:	dd06      	ble.n	8002672 <gyro_self_test+0x15a>
            result |= 1 << jj;
 8002664:	2201      	movs	r2, #1
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4313      	orrs	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	3301      	adds	r3, #1
 8002676:	61fb      	str	r3, [r7, #28]
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	2b02      	cmp	r3, #2
 800267c:	f77f af7b 	ble.w	8002576 <gyro_self_test+0x5e>
    }
    return result;
 8002680:	69bb      	ldr	r3, [r7, #24]
}
 8002682:	4618      	mov	r0, r3
 8002684:	3720      	adds	r7, #32
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	20000000 	.word	0x20000000
 8002690:	20000328 	.word	0x20000328
 8002694:	47800000 	.word	0x47800000
 8002698:	00000083 	.word	0x00000083
 800269c:	454cb000 	.word	0x454cb000
 80026a0:	3f85e354 	.word	0x3f85e354
 80026a4:	3e0f5c29 	.word	0x3e0f5c29
 80026a8:	42d20000 	.word	0x42d20000

080026ac <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 80026ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026b0:	b0bc      	sub	sp, #240	@ 0xf0
 80026b2:	af04      	add	r7, sp, #16
 80026b4:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 80026b8:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 80026bc:	4613      	mov	r3, r2
 80026be:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 80026c2:	2301      	movs	r3, #1
 80026c4:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 80026c8:	2300      	movs	r3, #0
 80026ca:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 80026ce:	4b9c      	ldr	r3, [pc, #624]	@ (8002940 <get_st_biases+0x294>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	b299      	uxth	r1, r3
 80026d8:	4b99      	ldr	r3, [pc, #612]	@ (8002940 <get_st_biases+0x294>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	7c9b      	ldrb	r3, [r3, #18]
 80026de:	461a      	mov	r2, r3
 80026e0:	2305      	movs	r3, #5
 80026e2:	9302      	str	r3, [sp, #8]
 80026e4:	2302      	movs	r3, #2
 80026e6:	9301      	str	r3, [sp, #4]
 80026e8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80026ec:	9300      	str	r3, [sp, #0]
 80026ee:	2301      	movs	r3, #1
 80026f0:	4894      	ldr	r0, [pc, #592]	@ (8002944 <get_st_biases+0x298>)
 80026f2:	f007 fd89 	bl	800a208 <HAL_I2C_Mem_Write>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d002      	beq.n	8002702 <get_st_biases+0x56>
        return -1;
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002700:	e3dc      	b.n	8002ebc <get_st_biases+0x810>
    delay_ms(200);
 8002702:	20c8      	movs	r0, #200	@ 0xc8
 8002704:	f006 ff90 	bl	8009628 <HAL_Delay>
    data[0] = 0;
 8002708:	2300      	movs	r3, #0
 800270a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 800270e:	4b8c      	ldr	r3, [pc, #560]	@ (8002940 <get_st_biases+0x294>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	b299      	uxth	r1, r3
 8002718:	4b89      	ldr	r3, [pc, #548]	@ (8002940 <get_st_biases+0x294>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	7bdb      	ldrb	r3, [r3, #15]
 800271e:	461a      	mov	r2, r3
 8002720:	2305      	movs	r3, #5
 8002722:	9302      	str	r3, [sp, #8]
 8002724:	2301      	movs	r3, #1
 8002726:	9301      	str	r3, [sp, #4]
 8002728:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	2301      	movs	r3, #1
 8002730:	4884      	ldr	r0, [pc, #528]	@ (8002944 <get_st_biases+0x298>)
 8002732:	f007 fd69 	bl	800a208 <HAL_I2C_Mem_Write>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d002      	beq.n	8002742 <get_st_biases+0x96>
        return -1;
 800273c:	f04f 33ff 	mov.w	r3, #4294967295
 8002740:	e3bc      	b.n	8002ebc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002742:	4b7f      	ldr	r3, [pc, #508]	@ (8002940 <get_st_biases+0x294>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	b299      	uxth	r1, r3
 800274c:	4b7c      	ldr	r3, [pc, #496]	@ (8002940 <get_st_biases+0x294>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	795b      	ldrb	r3, [r3, #5]
 8002752:	461a      	mov	r2, r3
 8002754:	2305      	movs	r3, #5
 8002756:	9302      	str	r3, [sp, #8]
 8002758:	2301      	movs	r3, #1
 800275a:	9301      	str	r3, [sp, #4]
 800275c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	2301      	movs	r3, #1
 8002764:	4877      	ldr	r0, [pc, #476]	@ (8002944 <get_st_biases+0x298>)
 8002766:	f007 fd4f 	bl	800a208 <HAL_I2C_Mem_Write>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d002      	beq.n	8002776 <get_st_biases+0xca>
        return -1;
 8002770:	f04f 33ff 	mov.w	r3, #4294967295
 8002774:	e3a2      	b.n	8002ebc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002776:	4b72      	ldr	r3, [pc, #456]	@ (8002940 <get_st_biases+0x294>)
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	b299      	uxth	r1, r3
 8002780:	4b6f      	ldr	r3, [pc, #444]	@ (8002940 <get_st_biases+0x294>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	7c9b      	ldrb	r3, [r3, #18]
 8002786:	461a      	mov	r2, r3
 8002788:	2305      	movs	r3, #5
 800278a:	9302      	str	r3, [sp, #8]
 800278c:	2301      	movs	r3, #1
 800278e:	9301      	str	r3, [sp, #4]
 8002790:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	2301      	movs	r3, #1
 8002798:	486a      	ldr	r0, [pc, #424]	@ (8002944 <get_st_biases+0x298>)
 800279a:	f007 fd35 	bl	800a208 <HAL_I2C_Mem_Write>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d002      	beq.n	80027aa <get_st_biases+0xfe>
        return -1;
 80027a4:	f04f 33ff 	mov.w	r3, #4294967295
 80027a8:	e388      	b.n	8002ebc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 80027aa:	4b65      	ldr	r3, [pc, #404]	@ (8002940 <get_st_biases+0x294>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	b299      	uxth	r1, r3
 80027b4:	4b62      	ldr	r3, [pc, #392]	@ (8002940 <get_st_biases+0x294>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	7ddb      	ldrb	r3, [r3, #23]
 80027ba:	461a      	mov	r2, r3
 80027bc:	2305      	movs	r3, #5
 80027be:	9302      	str	r3, [sp, #8]
 80027c0:	2301      	movs	r3, #1
 80027c2:	9301      	str	r3, [sp, #4]
 80027c4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80027c8:	9300      	str	r3, [sp, #0]
 80027ca:	2301      	movs	r3, #1
 80027cc:	485d      	ldr	r0, [pc, #372]	@ (8002944 <get_st_biases+0x298>)
 80027ce:	f007 fd1b 	bl	800a208 <HAL_I2C_Mem_Write>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d002      	beq.n	80027de <get_st_biases+0x132>
        return -1;
 80027d8:	f04f 33ff 	mov.w	r3, #4294967295
 80027dc:	e36e      	b.n	8002ebc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80027de:	4b58      	ldr	r3, [pc, #352]	@ (8002940 <get_st_biases+0x294>)
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	b299      	uxth	r1, r3
 80027e8:	4b55      	ldr	r3, [pc, #340]	@ (8002940 <get_st_biases+0x294>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	791b      	ldrb	r3, [r3, #4]
 80027ee:	461a      	mov	r2, r3
 80027f0:	2305      	movs	r3, #5
 80027f2:	9302      	str	r3, [sp, #8]
 80027f4:	2301      	movs	r3, #1
 80027f6:	9301      	str	r3, [sp, #4]
 80027f8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	2301      	movs	r3, #1
 8002800:	4850      	ldr	r0, [pc, #320]	@ (8002944 <get_st_biases+0x298>)
 8002802:	f007 fd01 	bl	800a208 <HAL_I2C_Mem_Write>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d002      	beq.n	8002812 <get_st_biases+0x166>
        return -1;
 800280c:	f04f 33ff 	mov.w	r3, #4294967295
 8002810:	e354      	b.n	8002ebc <get_st_biases+0x810>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8002812:	230c      	movs	r3, #12
 8002814:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002818:	4b49      	ldr	r3, [pc, #292]	@ (8002940 <get_st_biases+0x294>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	b299      	uxth	r1, r3
 8002822:	4b47      	ldr	r3, [pc, #284]	@ (8002940 <get_st_biases+0x294>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	791b      	ldrb	r3, [r3, #4]
 8002828:	461a      	mov	r2, r3
 800282a:	2305      	movs	r3, #5
 800282c:	9302      	str	r3, [sp, #8]
 800282e:	2301      	movs	r3, #1
 8002830:	9301      	str	r3, [sp, #4]
 8002832:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002836:	9300      	str	r3, [sp, #0]
 8002838:	2301      	movs	r3, #1
 800283a:	4842      	ldr	r0, [pc, #264]	@ (8002944 <get_st_biases+0x298>)
 800283c:	f007 fce4 	bl	800a208 <HAL_I2C_Mem_Write>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d002      	beq.n	800284c <get_st_biases+0x1a0>
        return -1;
 8002846:	f04f 33ff 	mov.w	r3, #4294967295
 800284a:	e337      	b.n	8002ebc <get_st_biases+0x810>
    delay_ms(15);
 800284c:	200f      	movs	r0, #15
 800284e:	f006 feeb 	bl	8009628 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8002852:	4b3b      	ldr	r3, [pc, #236]	@ (8002940 <get_st_biases+0x294>)
 8002854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002856:	7a5b      	ldrb	r3, [r3, #9]
 8002858:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 800285c:	4b38      	ldr	r3, [pc, #224]	@ (8002940 <get_st_biases+0x294>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	b299      	uxth	r1, r3
 8002866:	4b36      	ldr	r3, [pc, #216]	@ (8002940 <get_st_biases+0x294>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	789b      	ldrb	r3, [r3, #2]
 800286c:	461a      	mov	r2, r3
 800286e:	2305      	movs	r3, #5
 8002870:	9302      	str	r3, [sp, #8]
 8002872:	2301      	movs	r3, #1
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	2301      	movs	r3, #1
 800287e:	4831      	ldr	r0, [pc, #196]	@ (8002944 <get_st_biases+0x298>)
 8002880:	f007 fcc2 	bl	800a208 <HAL_I2C_Mem_Write>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d002      	beq.n	8002890 <get_st_biases+0x1e4>
        return -1;
 800288a:	f04f 33ff 	mov.w	r3, #4294967295
 800288e:	e315      	b.n	8002ebc <get_st_biases+0x810>
    data[0] = st.test->reg_rate_div;
 8002890:	4b2b      	ldr	r3, [pc, #172]	@ (8002940 <get_st_biases+0x294>)
 8002892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002894:	7a1b      	ldrb	r3, [r3, #8]
 8002896:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 800289a:	4b29      	ldr	r3, [pc, #164]	@ (8002940 <get_st_biases+0x294>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	b299      	uxth	r1, r3
 80028a4:	4b26      	ldr	r3, [pc, #152]	@ (8002940 <get_st_biases+0x294>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	785b      	ldrb	r3, [r3, #1]
 80028aa:	461a      	mov	r2, r3
 80028ac:	2305      	movs	r3, #5
 80028ae:	9302      	str	r3, [sp, #8]
 80028b0:	2301      	movs	r3, #1
 80028b2:	9301      	str	r3, [sp, #4]
 80028b4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	2301      	movs	r3, #1
 80028bc:	4821      	ldr	r0, [pc, #132]	@ (8002944 <get_st_biases+0x298>)
 80028be:	f007 fca3 	bl	800a208 <HAL_I2C_Mem_Write>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d002      	beq.n	80028ce <get_st_biases+0x222>
        return -1;
 80028c8:	f04f 33ff 	mov.w	r3, #4294967295
 80028cc:	e2f6      	b.n	8002ebc <get_st_biases+0x810>
    if (hw_test)
 80028ce:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d008      	beq.n	80028e8 <get_st_biases+0x23c>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 80028d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002940 <get_st_biases+0x294>)
 80028d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028da:	7a9b      	ldrb	r3, [r3, #10]
 80028dc:	f063 031f 	orn	r3, r3, #31
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 80028e6:	e004      	b.n	80028f2 <get_st_biases+0x246>
    else
        data[0] = st.test->reg_gyro_fsr;
 80028e8:	4b15      	ldr	r3, [pc, #84]	@ (8002940 <get_st_biases+0x294>)
 80028ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ec:	7a9b      	ldrb	r3, [r3, #10]
 80028ee:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 80028f2:	4b13      	ldr	r3, [pc, #76]	@ (8002940 <get_st_biases+0x294>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	b299      	uxth	r1, r3
 80028fc:	4b10      	ldr	r3, [pc, #64]	@ (8002940 <get_st_biases+0x294>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	799b      	ldrb	r3, [r3, #6]
 8002902:	461a      	mov	r2, r3
 8002904:	2305      	movs	r3, #5
 8002906:	9302      	str	r3, [sp, #8]
 8002908:	2301      	movs	r3, #1
 800290a:	9301      	str	r3, [sp, #4]
 800290c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	2301      	movs	r3, #1
 8002914:	480b      	ldr	r0, [pc, #44]	@ (8002944 <get_st_biases+0x298>)
 8002916:	f007 fc77 	bl	800a208 <HAL_I2C_Mem_Write>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d002      	beq.n	8002926 <get_st_biases+0x27a>
        return -1;
 8002920:	f04f 33ff 	mov.w	r3, #4294967295
 8002924:	e2ca      	b.n	8002ebc <get_st_biases+0x810>

    if (hw_test)
 8002926:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00c      	beq.n	8002948 <get_st_biases+0x29c>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 800292e:	4b04      	ldr	r3, [pc, #16]	@ (8002940 <get_st_biases+0x294>)
 8002930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002932:	7adb      	ldrb	r3, [r3, #11]
 8002934:	f063 031f 	orn	r3, r3, #31
 8002938:	b2db      	uxtb	r3, r3
 800293a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 800293e:	e006      	b.n	800294e <get_st_biases+0x2a2>
 8002940:	20000000 	.word	0x20000000
 8002944:	20000328 	.word	0x20000328
    else
        data[0] = test.reg_accel_fsr;
 8002948:	2318      	movs	r3, #24
 800294a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 800294e:	4b73      	ldr	r3, [pc, #460]	@ (8002b1c <get_st_biases+0x470>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	b299      	uxth	r1, r3
 8002958:	4b70      	ldr	r3, [pc, #448]	@ (8002b1c <get_st_biases+0x470>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	79db      	ldrb	r3, [r3, #7]
 800295e:	461a      	mov	r2, r3
 8002960:	2305      	movs	r3, #5
 8002962:	9302      	str	r3, [sp, #8]
 8002964:	2301      	movs	r3, #1
 8002966:	9301      	str	r3, [sp, #4]
 8002968:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	2301      	movs	r3, #1
 8002970:	486b      	ldr	r0, [pc, #428]	@ (8002b20 <get_st_biases+0x474>)
 8002972:	f007 fc49 	bl	800a208 <HAL_I2C_Mem_Write>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d002      	beq.n	8002982 <get_st_biases+0x2d6>
        return -1;
 800297c:	f04f 33ff 	mov.w	r3, #4294967295
 8002980:	e29c      	b.n	8002ebc <get_st_biases+0x810>
    if (hw_test)
 8002982:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002986:	2b00      	cmp	r3, #0
 8002988:	d002      	beq.n	8002990 <get_st_biases+0x2e4>
        delay_ms(200);
 800298a:	20c8      	movs	r0, #200	@ 0xc8
 800298c:	f006 fe4c 	bl	8009628 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8002990:	2340      	movs	r3, #64	@ 0x40
 8002992:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002996:	4b61      	ldr	r3, [pc, #388]	@ (8002b1c <get_st_biases+0x470>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	b299      	uxth	r1, r3
 80029a0:	4b5e      	ldr	r3, [pc, #376]	@ (8002b1c <get_st_biases+0x470>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	791b      	ldrb	r3, [r3, #4]
 80029a6:	461a      	mov	r2, r3
 80029a8:	2305      	movs	r3, #5
 80029aa:	9302      	str	r3, [sp, #8]
 80029ac:	2301      	movs	r3, #1
 80029ae:	9301      	str	r3, [sp, #4]
 80029b0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80029b4:	9300      	str	r3, [sp, #0]
 80029b6:	2301      	movs	r3, #1
 80029b8:	4859      	ldr	r0, [pc, #356]	@ (8002b20 <get_st_biases+0x474>)
 80029ba:	f007 fc25 	bl	800a208 <HAL_I2C_Mem_Write>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d002      	beq.n	80029ca <get_st_biases+0x31e>
        return -1;
 80029c4:	f04f 33ff 	mov.w	r3, #4294967295
 80029c8:	e278      	b.n	8002ebc <get_st_biases+0x810>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 80029ca:	2378      	movs	r3, #120	@ 0x78
 80029cc:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80029d0:	4b52      	ldr	r3, [pc, #328]	@ (8002b1c <get_st_biases+0x470>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	b299      	uxth	r1, r3
 80029da:	4b50      	ldr	r3, [pc, #320]	@ (8002b1c <get_st_biases+0x470>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	795b      	ldrb	r3, [r3, #5]
 80029e0:	461a      	mov	r2, r3
 80029e2:	2305      	movs	r3, #5
 80029e4:	9302      	str	r3, [sp, #8]
 80029e6:	2301      	movs	r3, #1
 80029e8:	9301      	str	r3, [sp, #4]
 80029ea:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	2301      	movs	r3, #1
 80029f2:	484b      	ldr	r0, [pc, #300]	@ (8002b20 <get_st_biases+0x474>)
 80029f4:	f007 fc08 	bl	800a208 <HAL_I2C_Mem_Write>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d002      	beq.n	8002a04 <get_st_biases+0x358>
        return -1;
 80029fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002a02:	e25b      	b.n	8002ebc <get_st_biases+0x810>
    delay_ms(test.wait_ms);
 8002a04:	2332      	movs	r3, #50	@ 0x32
 8002a06:	4618      	mov	r0, r3
 8002a08:	f006 fe0e 	bl	8009628 <HAL_Delay>
    data[0] = 0;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002a12:	4b42      	ldr	r3, [pc, #264]	@ (8002b1c <get_st_biases+0x470>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	b299      	uxth	r1, r3
 8002a1c:	4b3f      	ldr	r3, [pc, #252]	@ (8002b1c <get_st_biases+0x470>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	795b      	ldrb	r3, [r3, #5]
 8002a22:	461a      	mov	r2, r3
 8002a24:	2305      	movs	r3, #5
 8002a26:	9302      	str	r3, [sp, #8]
 8002a28:	2301      	movs	r3, #1
 8002a2a:	9301      	str	r3, [sp, #4]
 8002a2c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002a30:	9300      	str	r3, [sp, #0]
 8002a32:	2301      	movs	r3, #1
 8002a34:	483a      	ldr	r0, [pc, #232]	@ (8002b20 <get_st_biases+0x474>)
 8002a36:	f007 fbe7 	bl	800a208 <HAL_I2C_Mem_Write>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d002      	beq.n	8002a46 <get_st_biases+0x39a>
        return -1;
 8002a40:	f04f 33ff 	mov.w	r3, #4294967295
 8002a44:	e23a      	b.n	8002ebc <get_st_biases+0x810>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8002a46:	4b35      	ldr	r3, [pc, #212]	@ (8002b1c <get_st_biases+0x470>)
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	b299      	uxth	r1, r3
 8002a50:	4b32      	ldr	r3, [pc, #200]	@ (8002b1c <get_st_biases+0x470>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	7a9b      	ldrb	r3, [r3, #10]
 8002a56:	461a      	mov	r2, r3
 8002a58:	2305      	movs	r3, #5
 8002a5a:	9302      	str	r3, [sp, #8]
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	9301      	str	r3, [sp, #4]
 8002a60:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	2301      	movs	r3, #1
 8002a68:	482d      	ldr	r0, [pc, #180]	@ (8002b20 <get_st_biases+0x474>)
 8002a6a:	f007 fcc7 	bl	800a3fc <HAL_I2C_Mem_Read>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d002      	beq.n	8002a7a <get_st_biases+0x3ce>
        return -1;
 8002a74:	f04f 33ff 	mov.w	r3, #4294967295
 8002a78:	e220      	b.n	8002ebc <get_st_biases+0x810>

    fifo_count = (data[0] << 8) | data[1];
 8002a7a:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002a7e:	b21b      	sxth	r3, r3
 8002a80:	021b      	lsls	r3, r3, #8
 8002a82:	b21a      	sxth	r2, r3
 8002a84:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002a88:	b21b      	sxth	r3, r3
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	b21b      	sxth	r3, r3
 8002a8e:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8002a92:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8002a96:	4b23      	ldr	r3, [pc, #140]	@ (8002b24 <get_st_biases+0x478>)
 8002a98:	fba3 2302 	umull	r2, r3, r3, r2
 8002a9c:	08db      	lsrs	r3, r3, #3
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8002aa4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002aa8:	f103 0108 	add.w	r1, r3, #8
 8002aac:	2300      	movs	r3, #0
 8002aae:	600b      	str	r3, [r1, #0]
 8002ab0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ab4:	1d1a      	adds	r2, r3, #4
 8002ab6:	680b      	ldr	r3, [r1, #0]
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	6812      	ldr	r2, [r2, #0]
 8002abc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ac0:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8002ac2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ac6:	f103 0108 	add.w	r1, r3, #8
 8002aca:	2300      	movs	r3, #0
 8002acc:	600b      	str	r3, [r1, #0]
 8002ace:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ad2:	1d1a      	adds	r2, r3, #4
 8002ad4:	680b      	ldr	r3, [r1, #0]
 8002ad6:	6013      	str	r3, [r2, #0]
 8002ad8:	6812      	ldr	r2, [r2, #0]
 8002ada:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ade:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002ae6:	e0b0      	b.n	8002c4a <get_st_biases+0x59e>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8002ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b1c <get_st_biases+0x470>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	b299      	uxth	r1, r3
 8002af2:	4b0a      	ldr	r3, [pc, #40]	@ (8002b1c <get_st_biases+0x470>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	7adb      	ldrb	r3, [r3, #11]
 8002af8:	461a      	mov	r2, r3
 8002afa:	2305      	movs	r3, #5
 8002afc:	9302      	str	r3, [sp, #8]
 8002afe:	230c      	movs	r3, #12
 8002b00:	9301      	str	r3, [sp, #4]
 8002b02:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	2301      	movs	r3, #1
 8002b0a:	4805      	ldr	r0, [pc, #20]	@ (8002b20 <get_st_biases+0x474>)
 8002b0c:	f007 fc76 	bl	800a3fc <HAL_I2C_Mem_Read>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d008      	beq.n	8002b28 <get_st_biases+0x47c>
            return -1;
 8002b16:	f04f 33ff 	mov.w	r3, #4294967295
 8002b1a:	e1cf      	b.n	8002ebc <get_st_biases+0x810>
 8002b1c:	20000000 	.word	0x20000000
 8002b20:	20000328 	.word	0x20000328
 8002b24:	aaaaaaab 	.word	0xaaaaaaab
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8002b28:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002b2c:	b21b      	sxth	r3, r3
 8002b2e:	021b      	lsls	r3, r3, #8
 8002b30:	b21a      	sxth	r2, r3
 8002b32:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002b36:	b21b      	sxth	r3, r3
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	b21b      	sxth	r3, r3
 8002b3c:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8002b40:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8002b44:	b21b      	sxth	r3, r3
 8002b46:	021b      	lsls	r3, r3, #8
 8002b48:	b21a      	sxth	r2, r3
 8002b4a:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8002b4e:	b21b      	sxth	r3, r3
 8002b50:	4313      	orrs	r3, r2
 8002b52:	b21b      	sxth	r3, r3
 8002b54:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8002b58:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8002b5c:	b21b      	sxth	r3, r3
 8002b5e:	021b      	lsls	r3, r3, #8
 8002b60:	b21a      	sxth	r2, r3
 8002b62:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8002b66:	b21b      	sxth	r3, r3
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	b21b      	sxth	r3, r3
 8002b6c:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 8002b70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8002b7a:	441a      	add	r2, r3
 8002b7c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b80:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8002b82:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b86:	3304      	adds	r3, #4
 8002b88:	6819      	ldr	r1, [r3, #0]
 8002b8a:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b94:	1d1a      	adds	r2, r3, #4
 8002b96:	180b      	adds	r3, r1, r0
 8002b98:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8002b9a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b9e:	3308      	adds	r3, #8
 8002ba0:	6819      	ldr	r1, [r3, #0]
 8002ba2:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bac:	f103 0208 	add.w	r2, r3, #8
 8002bb0:	180b      	adds	r3, r1, r0
 8002bb2:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8002bb4:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8002bb8:	b21b      	sxth	r3, r3
 8002bba:	021b      	lsls	r3, r3, #8
 8002bbc:	b21a      	sxth	r2, r3
 8002bbe:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002bc2:	b21b      	sxth	r3, r3
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	b21b      	sxth	r3, r3
 8002bc8:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8002bcc:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8002bd0:	b21b      	sxth	r3, r3
 8002bd2:	021b      	lsls	r3, r3, #8
 8002bd4:	b21a      	sxth	r2, r3
 8002bd6:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8002bda:	b21b      	sxth	r3, r3
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	b21b      	sxth	r3, r3
 8002be0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8002be4:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8002be8:	b21b      	sxth	r3, r3
 8002bea:	021b      	lsls	r3, r3, #8
 8002bec:	b21a      	sxth	r2, r3
 8002bee:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8002bf2:	b21b      	sxth	r3, r3
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	b21b      	sxth	r3, r3
 8002bf8:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8002bfc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8002c06:	441a      	add	r2, r3
 8002c08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c0c:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8002c0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c12:	3304      	adds	r3, #4
 8002c14:	6819      	ldr	r1, [r3, #0]
 8002c16:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c20:	1d1a      	adds	r2, r3, #4
 8002c22:	180b      	adds	r3, r1, r0
 8002c24:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8002c26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c2a:	3308      	adds	r3, #8
 8002c2c:	6819      	ldr	r1, [r3, #0]
 8002c2e:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8002c32:	4618      	mov	r0, r3
 8002c34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c38:	f103 0208 	add.w	r2, r3, #8
 8002c3c:	180b      	adds	r3, r1, r0
 8002c3e:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8002c40:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8002c44:	3301      	adds	r3, #1
 8002c46:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002c4a:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8002c4e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002c52:	429a      	cmp	r2, r3
 8002c54:	f4ff af48 	bcc.w	8002ae8 <get_st_biases+0x43c>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8002c58:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	17da      	asrs	r2, r3, #31
 8002c60:	461c      	mov	r4, r3
 8002c62:	4615      	mov	r5, r2
 8002c64:	1423      	asrs	r3, r4, #16
 8002c66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002c6a:	0423      	lsls	r3, r4, #16
 8002c6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002c70:	2283      	movs	r2, #131	@ 0x83
 8002c72:	2300      	movs	r3, #0
 8002c74:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8002c78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002c7c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002c80:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002c84:	f7fd ffe0 	bl	8000c48 <__aeabi_ldivmod>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	460b      	mov	r3, r1
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	4619      	mov	r1, r3
 8002c90:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002c94:	2200      	movs	r2, #0
 8002c96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002c9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002c9e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8002ca2:	f7fd ffd1 	bl	8000c48 <__aeabi_ldivmod>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	460b      	mov	r3, r1
 8002caa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cae:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8002cb0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	17da      	asrs	r2, r3, #31
 8002cba:	4698      	mov	r8, r3
 8002cbc:	4691      	mov	r9, r2
 8002cbe:	ea4f 4328 	mov.w	r3, r8, asr #16
 8002cc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002cc6:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8002cca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002cce:	2283      	movs	r2, #131	@ 0x83
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002cd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002cda:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8002cde:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8002ce2:	f7fd ffb1 	bl	8000c48 <__aeabi_ldivmod>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	460b      	mov	r3, r1
 8002cea:	4610      	mov	r0, r2
 8002cec:	4619      	mov	r1, r3
 8002cee:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002cf6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002cf8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8002cfc:	f7fd ffa4 	bl	8000c48 <__aeabi_ldivmod>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4610      	mov	r0, r2
 8002d06:	4619      	mov	r1, r3
 8002d08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d0c:	1d1a      	adds	r2, r3, #4
 8002d0e:	4603      	mov	r3, r0
 8002d10:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8002d12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d16:	3308      	adds	r3, #8
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	17da      	asrs	r2, r3, #31
 8002d1c:	469a      	mov	sl, r3
 8002d1e:	4693      	mov	fp, r2
 8002d20:	ea4f 432a 	mov.w	r3, sl, asr #16
 8002d24:	677b      	str	r3, [r7, #116]	@ 0x74
 8002d26:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8002d2a:	673b      	str	r3, [r7, #112]	@ 0x70
 8002d2c:	2283      	movs	r2, #131	@ 0x83
 8002d2e:	2300      	movs	r3, #0
 8002d30:	66ba      	str	r2, [r7, #104]	@ 0x68
 8002d32:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d34:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002d38:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002d3c:	f7fd ff84 	bl	8000c48 <__aeabi_ldivmod>
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	4610      	mov	r0, r2
 8002d46:	4619      	mov	r1, r3
 8002d48:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d50:	667a      	str	r2, [r7, #100]	@ 0x64
 8002d52:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002d56:	f7fd ff77 	bl	8000c48 <__aeabi_ldivmod>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	4610      	mov	r0, r2
 8002d60:	4619      	mov	r1, r3
 8002d62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d66:	f103 0208 	add.w	r2, r3, #8
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8002d6e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	17da      	asrs	r2, r3, #31
 8002d76:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002d78:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002d7a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8002d7e:	460b      	mov	r3, r1
 8002d80:	141b      	asrs	r3, r3, #16
 8002d82:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d84:	460b      	mov	r3, r1
 8002d86:	041b      	lsls	r3, r3, #16
 8002d88:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d8e:	2300      	movs	r3, #0
 8002d90:	64ba      	str	r2, [r7, #72]	@ 0x48
 8002d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d98:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8002d9c:	f7fd ff54 	bl	8000c48 <__aeabi_ldivmod>
 8002da0:	4602      	mov	r2, r0
 8002da2:	460b      	mov	r3, r1
 8002da4:	4610      	mov	r0, r2
 8002da6:	4619      	mov	r1, r3
 8002da8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002dac:	2200      	movs	r2, #0
 8002dae:	643b      	str	r3, [r7, #64]	@ 0x40
 8002db0:	647a      	str	r2, [r7, #68]	@ 0x44
 8002db2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002db6:	f7fd ff47 	bl	8000c48 <__aeabi_ldivmod>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002dc2:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8002dc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002dc8:	3304      	adds	r3, #4
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	17da      	asrs	r2, r3, #31
 8002dce:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002dd0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002dd2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	141b      	asrs	r3, r3, #16
 8002dda:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ddc:	460b      	mov	r3, r1
 8002dde:	041b      	lsls	r3, r3, #16
 8002de0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002de2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002de6:	2300      	movs	r3, #0
 8002de8:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002dec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002df0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002df4:	f7fd ff28 	bl	8000c48 <__aeabi_ldivmod>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	460b      	mov	r3, r1
 8002dfc:	4610      	mov	r0, r2
 8002dfe:	4619      	mov	r1, r3
 8002e00:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002e04:	2200      	movs	r2, #0
 8002e06:	623b      	str	r3, [r7, #32]
 8002e08:	627a      	str	r2, [r7, #36]	@ 0x24
 8002e0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e0e:	f7fd ff1b 	bl	8000c48 <__aeabi_ldivmod>
 8002e12:	4602      	mov	r2, r0
 8002e14:	460b      	mov	r3, r1
 8002e16:	4610      	mov	r0, r2
 8002e18:	4619      	mov	r1, r3
 8002e1a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e1e:	3304      	adds	r3, #4
 8002e20:	4602      	mov	r2, r0
 8002e22:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8002e24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e28:	3308      	adds	r3, #8
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	17da      	asrs	r2, r3, #31
 8002e2e:	61bb      	str	r3, [r7, #24]
 8002e30:	61fa      	str	r2, [r7, #28]
 8002e32:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8002e36:	460b      	mov	r3, r1
 8002e38:	141b      	asrs	r3, r3, #16
 8002e3a:	617b      	str	r3, [r7, #20]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	041b      	lsls	r3, r3, #16
 8002e40:	613b      	str	r3, [r7, #16]
 8002e42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002e46:	2300      	movs	r3, #0
 8002e48:	60ba      	str	r2, [r7, #8]
 8002e4a:	60fb      	str	r3, [r7, #12]
 8002e4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e50:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e54:	f7fd fef8 	bl	8000c48 <__aeabi_ldivmod>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	4610      	mov	r0, r2
 8002e5e:	4619      	mov	r1, r3
 8002e60:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002e64:	2200      	movs	r2, #0
 8002e66:	603b      	str	r3, [r7, #0]
 8002e68:	607a      	str	r2, [r7, #4]
 8002e6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e6e:	f7fd feeb 	bl	8000c48 <__aeabi_ldivmod>
 8002e72:	4602      	mov	r2, r0
 8002e74:	460b      	mov	r3, r1
 8002e76:	4610      	mov	r0, r2
 8002e78:	4619      	mov	r1, r3
 8002e7a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e7e:	3308      	adds	r3, #8
 8002e80:	4602      	mov	r2, r0
 8002e82:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8002e84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e88:	3308      	adds	r3, #8
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	dd0a      	ble.n	8002ea6 <get_st_biases+0x7fa>
        accel[2] -= 65536L;
 8002e90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e94:	3308      	adds	r3, #8
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e9c:	3308      	adds	r3, #8
 8002e9e:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	e009      	b.n	8002eba <get_st_biases+0x80e>
    else
        accel[2] += 65536L;
 8002ea6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002eaa:	3308      	adds	r3, #8
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002eb2:	3308      	adds	r3, #8
 8002eb4:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8002eb8:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	37e0      	adds	r7, #224	@ 0xe0
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ec6:	bf00      	nop

08002ec8 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b08e      	sub	sp, #56	@ 0x38
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8002ed8:	4b64      	ldr	r3, [pc, #400]	@ (800306c <mpu_run_self_test+0x1a4>)
 8002eda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d006      	beq.n	8002ef0 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8002ee2:	2000      	movs	r0, #0
 8002ee4:	f000 fa18 	bl	8003318 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002eee:	e002      	b.n	8002ef6 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8002ef6:	f107 030c 	add.w	r3, r7, #12
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7fe fc2e 	bl	800175c <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8002f00:	f107 030f 	add.w	r3, r7, #15
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7fe fcbd 	bl	8001884 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8002f0a:	f107 0308 	add.w	r3, r7, #8
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7fe fd64 	bl	80019dc <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8002f14:	f107 030a 	add.w	r3, r7, #10
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7fe fdf7 	bl	8001b0c <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8002f1e:	4b53      	ldr	r3, [pc, #332]	@ (800306c <mpu_run_self_test+0x1a4>)
 8002f20:	7a9b      	ldrb	r3, [r3, #10]
 8002f22:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8002f26:	f107 030e 	add.w	r3, r7, #14
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7fe fef0 	bl	8001d10 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8002f30:	2300      	movs	r3, #0
 8002f32:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f34:	e00a      	b.n	8002f4c <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8002f36:	2200      	movs	r2, #0
 8002f38:	6839      	ldr	r1, [r7, #0]
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f7ff fbb6 	bl	80026ac <get_st_biases>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d008      	beq.n	8002f58 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8002f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f48:	3301      	adds	r3, #1
 8002f4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f4c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f52:	429a      	cmp	r2, r3
 8002f54:	dbef      	blt.n	8002f36 <mpu_run_self_test+0x6e>
 8002f56:	e000      	b.n	8002f5a <mpu_run_self_test+0x92>
            break;
 8002f58:	bf00      	nop
    if (ii == tries) {
 8002f5a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d102      	bne.n	8002f6a <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8002f64:	2300      	movs	r3, #0
 8002f66:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8002f68:	e045      	b.n	8002ff6 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f6e:	e00d      	b.n	8002f8c <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8002f70:	f107 0110 	add.w	r1, r7, #16
 8002f74:	f107 031c 	add.w	r3, r7, #28
 8002f78:	2201      	movs	r2, #1
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff fb96 	bl	80026ac <get_st_biases>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d008      	beq.n	8002f98 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8002f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f88:	3301      	adds	r3, #1
 8002f8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f8c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f92:	429a      	cmp	r2, r3
 8002f94:	dbec      	blt.n	8002f70 <mpu_run_self_test+0xa8>
 8002f96:	e000      	b.n	8002f9a <mpu_run_self_test+0xd2>
            break;
 8002f98:	bf00      	nop
    if (ii == tries) {
 8002f9a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d102      	bne.n	8002faa <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8002fa8:	e025      	b.n	8002ff6 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 8002faa:	f107 0310 	add.w	r3, r7, #16
 8002fae:	4619      	mov	r1, r3
 8002fb0:	6838      	ldr	r0, [r7, #0]
 8002fb2:	f7ff fa2d 	bl	8002410 <accel_self_test>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8002fbc:	f107 031c 	add.w	r3, r7, #28
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f7ff faa8 	bl	8002518 <gyro_self_test>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8002fd2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d103      	bne.n	8002fe2 <mpu_run_self_test+0x11a>
        result |= 0x01;
 8002fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fdc:	f043 0301 	orr.w	r3, r3, #1
 8002fe0:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8002fe2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d104      	bne.n	8002ff4 <mpu_run_self_test+0x12c>
        result |= 0x02;
 8002fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fec:	f043 0302 	orr.w	r3, r3, #2
 8002ff0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ff2:	e000      	b.n	8002ff6 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8002ff4:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8002ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800306c <mpu_run_self_test+0x1a4>)
 8002ff8:	22ff      	movs	r2, #255	@ 0xff
 8002ffa:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8002ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800306c <mpu_run_self_test+0x1a4>)
 8002ffe:	22ff      	movs	r2, #255	@ 0xff
 8003000:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8003002:	4b1a      	ldr	r3, [pc, #104]	@ (800306c <mpu_run_self_test+0x1a4>)
 8003004:	22ff      	movs	r2, #255	@ 0xff
 8003006:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8003008:	4b18      	ldr	r3, [pc, #96]	@ (800306c <mpu_run_self_test+0x1a4>)
 800300a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800300e:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8003010:	4b16      	ldr	r3, [pc, #88]	@ (800306c <mpu_run_self_test+0x1a4>)
 8003012:	22ff      	movs	r2, #255	@ 0xff
 8003014:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8003016:	4b15      	ldr	r3, [pc, #84]	@ (800306c <mpu_run_self_test+0x1a4>)
 8003018:	22ff      	movs	r2, #255	@ 0xff
 800301a:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800301c:	4b13      	ldr	r3, [pc, #76]	@ (800306c <mpu_run_self_test+0x1a4>)
 800301e:	2201      	movs	r2, #1
 8003020:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8003022:	89bb      	ldrh	r3, [r7, #12]
 8003024:	4618      	mov	r0, r3
 8003026:	f7fe fbcd 	bl	80017c4 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 800302a:	7bfb      	ldrb	r3, [r7, #15]
 800302c:	4618      	mov	r0, r3
 800302e:	f7fe fc63 	bl	80018f8 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8003032:	893b      	ldrh	r3, [r7, #8]
 8003034:	4618      	mov	r0, r3
 8003036:	f7fe fd0f 	bl	8001a58 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 800303a:	897b      	ldrh	r3, [r7, #10]
 800303c:	4618      	mov	r0, r3
 800303e:	f7fe fd7f 	bl	8001b40 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8003042:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003046:	4618      	mov	r0, r3
 8003048:	f7fe fec6 	bl	8001dd8 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 800304c:	7bbb      	ldrb	r3, [r7, #14]
 800304e:	4618      	mov	r0, r3
 8003050:	f7fe fe70 	bl	8001d34 <mpu_configure_fifo>

    if (dmp_was_on)
 8003054:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003058:	2b00      	cmp	r3, #0
 800305a:	d002      	beq.n	8003062 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 800305c:	2001      	movs	r0, #1
 800305e:	f000 f95b 	bl	8003318 <mpu_set_dmp_state>

    return result;
 8003062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8003064:	4618      	mov	r0, r3
 8003066:	3738      	adds	r7, #56	@ 0x38
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	20000000 	.word	0x20000000

08003070 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b088      	sub	sp, #32
 8003074:	af04      	add	r7, sp, #16
 8003076:	4603      	mov	r3, r0
 8003078:	603a      	str	r2, [r7, #0]
 800307a:	80fb      	strh	r3, [r7, #6]
 800307c:	460b      	mov	r3, r1
 800307e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d102      	bne.n	800308c <mpu_write_mem+0x1c>
        return -1;
 8003086:	f04f 33ff 	mov.w	r3, #4294967295
 800308a:	e04e      	b.n	800312a <mpu_write_mem+0xba>
    if (!st.chip_cfg.sensors)
 800308c:	4b29      	ldr	r3, [pc, #164]	@ (8003134 <mpu_write_mem+0xc4>)
 800308e:	7a9b      	ldrb	r3, [r3, #10]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d102      	bne.n	800309a <mpu_write_mem+0x2a>
        return -1;
 8003094:	f04f 33ff 	mov.w	r3, #4294967295
 8003098:	e047      	b.n	800312a <mpu_write_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800309a:	88fb      	ldrh	r3, [r7, #6]
 800309c:	0a1b      	lsrs	r3, r3, #8
 800309e:	b29b      	uxth	r3, r3
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80030a4:	88fb      	ldrh	r3, [r7, #6]
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80030aa:	7b7b      	ldrb	r3, [r7, #13]
 80030ac:	461a      	mov	r2, r3
 80030ae:	88bb      	ldrh	r3, [r7, #4]
 80030b0:	4413      	add	r3, r2
 80030b2:	4a20      	ldr	r2, [pc, #128]	@ (8003134 <mpu_write_mem+0xc4>)
 80030b4:	6852      	ldr	r2, [r2, #4]
 80030b6:	8952      	ldrh	r2, [r2, #10]
 80030b8:	4293      	cmp	r3, r2
 80030ba:	dd02      	ble.n	80030c2 <mpu_write_mem+0x52>
        return -1;
 80030bc:	f04f 33ff 	mov.w	r3, #4294967295
 80030c0:	e033      	b.n	800312a <mpu_write_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80030c2:	4b1c      	ldr	r3, [pc, #112]	@ (8003134 <mpu_write_mem+0xc4>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	b299      	uxth	r1, r3
 80030cc:	4b19      	ldr	r3, [pc, #100]	@ (8003134 <mpu_write_mem+0xc4>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	7e1b      	ldrb	r3, [r3, #24]
 80030d2:	461a      	mov	r2, r3
 80030d4:	2305      	movs	r3, #5
 80030d6:	9302      	str	r3, [sp, #8]
 80030d8:	2302      	movs	r3, #2
 80030da:	9301      	str	r3, [sp, #4]
 80030dc:	f107 030c 	add.w	r3, r7, #12
 80030e0:	9300      	str	r3, [sp, #0]
 80030e2:	2301      	movs	r3, #1
 80030e4:	4814      	ldr	r0, [pc, #80]	@ (8003138 <mpu_write_mem+0xc8>)
 80030e6:	f007 f88f 	bl	800a208 <HAL_I2C_Mem_Write>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d002      	beq.n	80030f6 <mpu_write_mem+0x86>
        return -1;
 80030f0:	f04f 33ff 	mov.w	r3, #4294967295
 80030f4:	e019      	b.n	800312a <mpu_write_mem+0xba>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 80030f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <mpu_write_mem+0xc4>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	b299      	uxth	r1, r3
 8003100:	4b0c      	ldr	r3, [pc, #48]	@ (8003134 <mpu_write_mem+0xc4>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	7d5b      	ldrb	r3, [r3, #21]
 8003106:	461a      	mov	r2, r3
 8003108:	2305      	movs	r3, #5
 800310a:	9302      	str	r3, [sp, #8]
 800310c:	88bb      	ldrh	r3, [r7, #4]
 800310e:	9301      	str	r3, [sp, #4]
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	2301      	movs	r3, #1
 8003116:	4808      	ldr	r0, [pc, #32]	@ (8003138 <mpu_write_mem+0xc8>)
 8003118:	f007 f876 	bl	800a208 <HAL_I2C_Mem_Write>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d002      	beq.n	8003128 <mpu_write_mem+0xb8>
        return -1;
 8003122:	f04f 33ff 	mov.w	r3, #4294967295
 8003126:	e000      	b.n	800312a <mpu_write_mem+0xba>
    return 0;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	20000000 	.word	0x20000000
 8003138:	20000328 	.word	0x20000328

0800313c <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b088      	sub	sp, #32
 8003140:	af04      	add	r7, sp, #16
 8003142:	4603      	mov	r3, r0
 8003144:	603a      	str	r2, [r7, #0]
 8003146:	80fb      	strh	r3, [r7, #6]
 8003148:	460b      	mov	r3, r1
 800314a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d102      	bne.n	8003158 <mpu_read_mem+0x1c>
        return -1;
 8003152:	f04f 33ff 	mov.w	r3, #4294967295
 8003156:	e04e      	b.n	80031f6 <mpu_read_mem+0xba>
    if (!st.chip_cfg.sensors)
 8003158:	4b29      	ldr	r3, [pc, #164]	@ (8003200 <mpu_read_mem+0xc4>)
 800315a:	7a9b      	ldrb	r3, [r3, #10]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d102      	bne.n	8003166 <mpu_read_mem+0x2a>
        return -1;
 8003160:	f04f 33ff 	mov.w	r3, #4294967295
 8003164:	e047      	b.n	80031f6 <mpu_read_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8003166:	88fb      	ldrh	r3, [r7, #6]
 8003168:	0a1b      	lsrs	r3, r3, #8
 800316a:	b29b      	uxth	r3, r3
 800316c:	b2db      	uxtb	r3, r3
 800316e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8003170:	88fb      	ldrh	r3, [r7, #6]
 8003172:	b2db      	uxtb	r3, r3
 8003174:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8003176:	7b7b      	ldrb	r3, [r7, #13]
 8003178:	461a      	mov	r2, r3
 800317a:	88bb      	ldrh	r3, [r7, #4]
 800317c:	4413      	add	r3, r2
 800317e:	4a20      	ldr	r2, [pc, #128]	@ (8003200 <mpu_read_mem+0xc4>)
 8003180:	6852      	ldr	r2, [r2, #4]
 8003182:	8952      	ldrh	r2, [r2, #10]
 8003184:	4293      	cmp	r3, r2
 8003186:	dd02      	ble.n	800318e <mpu_read_mem+0x52>
        return -1;
 8003188:	f04f 33ff 	mov.w	r3, #4294967295
 800318c:	e033      	b.n	80031f6 <mpu_read_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 800318e:	4b1c      	ldr	r3, [pc, #112]	@ (8003200 <mpu_read_mem+0xc4>)
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	b299      	uxth	r1, r3
 8003198:	4b19      	ldr	r3, [pc, #100]	@ (8003200 <mpu_read_mem+0xc4>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	7e1b      	ldrb	r3, [r3, #24]
 800319e:	461a      	mov	r2, r3
 80031a0:	2305      	movs	r3, #5
 80031a2:	9302      	str	r3, [sp, #8]
 80031a4:	2302      	movs	r3, #2
 80031a6:	9301      	str	r3, [sp, #4]
 80031a8:	f107 030c 	add.w	r3, r7, #12
 80031ac:	9300      	str	r3, [sp, #0]
 80031ae:	2301      	movs	r3, #1
 80031b0:	4814      	ldr	r0, [pc, #80]	@ (8003204 <mpu_read_mem+0xc8>)
 80031b2:	f007 f829 	bl	800a208 <HAL_I2C_Mem_Write>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d002      	beq.n	80031c2 <mpu_read_mem+0x86>
        return -1;
 80031bc:	f04f 33ff 	mov.w	r3, #4294967295
 80031c0:	e019      	b.n	80031f6 <mpu_read_mem+0xba>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 80031c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003200 <mpu_read_mem+0xc4>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	b299      	uxth	r1, r3
 80031cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003200 <mpu_read_mem+0xc4>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	7d5b      	ldrb	r3, [r3, #21]
 80031d2:	461a      	mov	r2, r3
 80031d4:	2305      	movs	r3, #5
 80031d6:	9302      	str	r3, [sp, #8]
 80031d8:	88bb      	ldrh	r3, [r7, #4]
 80031da:	9301      	str	r3, [sp, #4]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	2301      	movs	r3, #1
 80031e2:	4808      	ldr	r0, [pc, #32]	@ (8003204 <mpu_read_mem+0xc8>)
 80031e4:	f007 f90a 	bl	800a3fc <HAL_I2C_Mem_Read>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d002      	beq.n	80031f4 <mpu_read_mem+0xb8>
        return -1;
 80031ee:	f04f 33ff 	mov.w	r3, #4294967295
 80031f2:	e000      	b.n	80031f6 <mpu_read_mem+0xba>
    return 0;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3710      	adds	r7, #16
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	20000000 	.word	0x20000000
 8003204:	20000328 	.word	0x20000328

08003208 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b08e      	sub	sp, #56	@ 0x38
 800320c:	af04      	add	r7, sp, #16
 800320e:	60b9      	str	r1, [r7, #8]
 8003210:	4611      	mov	r1, r2
 8003212:	461a      	mov	r2, r3
 8003214:	4603      	mov	r3, r0
 8003216:	81fb      	strh	r3, [r7, #14]
 8003218:	460b      	mov	r3, r1
 800321a:	81bb      	strh	r3, [r7, #12]
 800321c:	4613      	mov	r3, r2
 800321e:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8003220:	4b3b      	ldr	r3, [pc, #236]	@ (8003310 <mpu_load_firmware+0x108>)
 8003222:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003226:	2b00      	cmp	r3, #0
 8003228:	d002      	beq.n	8003230 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 800322a:	f04f 33ff 	mov.w	r3, #4294967295
 800322e:	e06b      	b.n	8003308 <mpu_load_firmware+0x100>

    if (!firmware)
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d102      	bne.n	800323c <mpu_load_firmware+0x34>
        return -1;
 8003236:	f04f 33ff 	mov.w	r3, #4294967295
 800323a:	e065      	b.n	8003308 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 800323c:	2300      	movs	r3, #0
 800323e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003240:	e034      	b.n	80032ac <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8003242:	89fa      	ldrh	r2, [r7, #14]
 8003244:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	2b10      	cmp	r3, #16
 800324a:	bfa8      	it	ge
 800324c:	2310      	movge	r3, #16
 800324e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8003250:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003252:	68ba      	ldr	r2, [r7, #8]
 8003254:	441a      	add	r2, r3
 8003256:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8003258:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800325a:	4618      	mov	r0, r3
 800325c:	f7ff ff08 	bl	8003070 <mpu_write_mem>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d002      	beq.n	800326c <mpu_load_firmware+0x64>
            return -1;
 8003266:	f04f 33ff 	mov.w	r3, #4294967295
 800326a:	e04d      	b.n	8003308 <mpu_load_firmware+0x100>
        if (mpu_read_mem(ii, this_write, cur))
 800326c:	f107 0214 	add.w	r2, r7, #20
 8003270:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8003272:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003274:	4618      	mov	r0, r3
 8003276:	f7ff ff61 	bl	800313c <mpu_read_mem>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d002      	beq.n	8003286 <mpu_load_firmware+0x7e>
            return -1;
 8003280:	f04f 33ff 	mov.w	r3, #4294967295
 8003284:	e040      	b.n	8003308 <mpu_load_firmware+0x100>
        if (memcmp(firmware+ii, cur, this_write))
 8003286:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003288:	68ba      	ldr	r2, [r7, #8]
 800328a:	4413      	add	r3, r2
 800328c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800328e:	f107 0114 	add.w	r1, r7, #20
 8003292:	4618      	mov	r0, r3
 8003294:	f00b fac8 	bl	800e828 <memcmp>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d002      	beq.n	80032a4 <mpu_load_firmware+0x9c>
            return -2;
 800329e:	f06f 0301 	mvn.w	r3, #1
 80032a2:	e031      	b.n	8003308 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 80032a4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80032a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80032a8:	4413      	add	r3, r2
 80032aa:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80032ac:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80032ae:	89fb      	ldrh	r3, [r7, #14]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d3c6      	bcc.n	8003242 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 80032b4:	89bb      	ldrh	r3, [r7, #12]
 80032b6:	0a1b      	lsrs	r3, r3, #8
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 80032be:	89bb      	ldrh	r3, [r7, #12]
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 80032c4:	4b12      	ldr	r3, [pc, #72]	@ (8003310 <mpu_load_firmware+0x108>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	b299      	uxth	r1, r3
 80032ce:	4b10      	ldr	r3, [pc, #64]	@ (8003310 <mpu_load_firmware+0x108>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	7e9b      	ldrb	r3, [r3, #26]
 80032d4:	461a      	mov	r2, r3
 80032d6:	2305      	movs	r3, #5
 80032d8:	9302      	str	r3, [sp, #8]
 80032da:	2302      	movs	r3, #2
 80032dc:	9301      	str	r3, [sp, #4]
 80032de:	f107 0310 	add.w	r3, r7, #16
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	2301      	movs	r3, #1
 80032e6:	480b      	ldr	r0, [pc, #44]	@ (8003314 <mpu_load_firmware+0x10c>)
 80032e8:	f006 ff8e 	bl	800a208 <HAL_I2C_Mem_Write>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d002      	beq.n	80032f8 <mpu_load_firmware+0xf0>
        return -1;
 80032f2:	f04f 33ff 	mov.w	r3, #4294967295
 80032f6:	e007      	b.n	8003308 <mpu_load_firmware+0x100>

    st.chip_cfg.dmp_loaded = 1;
 80032f8:	4b05      	ldr	r3, [pc, #20]	@ (8003310 <mpu_load_firmware+0x108>)
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8003300:	4a03      	ldr	r2, [pc, #12]	@ (8003310 <mpu_load_firmware+0x108>)
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 8003306:	2300      	movs	r3, #0
}
 8003308:	4618      	mov	r0, r3
 800330a:	3728      	adds	r7, #40	@ 0x28
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	20000000 	.word	0x20000000
 8003314:	20000328 	.word	0x20000328

08003318 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b088      	sub	sp, #32
 800331c:	af04      	add	r7, sp, #16
 800331e:	4603      	mov	r3, r0
 8003320:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8003322:	4b2e      	ldr	r3, [pc, #184]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 8003324:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003328:	79fa      	ldrb	r2, [r7, #7]
 800332a:	429a      	cmp	r2, r3
 800332c:	d101      	bne.n	8003332 <mpu_set_dmp_state+0x1a>
        return 0;
 800332e:	2300      	movs	r3, #0
 8003330:	e050      	b.n	80033d4 <mpu_set_dmp_state+0xbc>

    if (enable) {
 8003332:	79fb      	ldrb	r3, [r7, #7]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d02f      	beq.n	8003398 <mpu_set_dmp_state+0x80>
        if (!st.chip_cfg.dmp_loaded)
 8003338:	4b28      	ldr	r3, [pc, #160]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 800333a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800333e:	2b00      	cmp	r3, #0
 8003340:	d102      	bne.n	8003348 <mpu_set_dmp_state+0x30>
            return -1;
 8003342:	f04f 33ff 	mov.w	r3, #4294967295
 8003346:	e045      	b.n	80033d4 <mpu_set_dmp_state+0xbc>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8003348:	2000      	movs	r0, #0
 800334a:	f7fd fe63 	bl	8001014 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800334e:	2000      	movs	r0, #0
 8003350:	f7fe fe78 	bl	8002044 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8003354:	4b21      	ldr	r3, [pc, #132]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 8003356:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003358:	4618      	mov	r0, r3
 800335a:	f7fe fbf1 	bl	8001b40 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 800335e:	2300      	movs	r3, #0
 8003360:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8003362:	4b1e      	ldr	r3, [pc, #120]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	005b      	lsls	r3, r3, #1
 800336a:	b299      	uxth	r1, r3
 800336c:	2305      	movs	r3, #5
 800336e:	9302      	str	r3, [sp, #8]
 8003370:	2301      	movs	r3, #1
 8003372:	9301      	str	r3, [sp, #4]
 8003374:	f107 030f 	add.w	r3, r7, #15
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	2301      	movs	r3, #1
 800337c:	2223      	movs	r2, #35	@ 0x23
 800337e:	4818      	ldr	r0, [pc, #96]	@ (80033e0 <mpu_set_dmp_state+0xc8>)
 8003380:	f006 ff42 	bl	800a208 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 1;
 8003384:	4b15      	ldr	r3, [pc, #84]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 800338c:	2001      	movs	r0, #1
 800338e:	f7fd fe41 	bl	8001014 <set_int_enable>
        mpu_reset_fifo();
 8003392:	f7fe f87b 	bl	800148c <mpu_reset_fifo>
 8003396:	e01c      	b.n	80033d2 <mpu_set_dmp_state+0xba>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8003398:	2000      	movs	r0, #0
 800339a:	f7fd fe3b 	bl	8001014 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 800339e:	4b0f      	ldr	r3, [pc, #60]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 80033a0:	7c1b      	ldrb	r3, [r3, #16]
 80033a2:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80033a4:	4b0d      	ldr	r3, [pc, #52]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	b299      	uxth	r1, r3
 80033ae:	2305      	movs	r3, #5
 80033b0:	9302      	str	r3, [sp, #8]
 80033b2:	2301      	movs	r3, #1
 80033b4:	9301      	str	r3, [sp, #4]
 80033b6:	f107 030f 	add.w	r3, r7, #15
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	2301      	movs	r3, #1
 80033be:	2223      	movs	r2, #35	@ 0x23
 80033c0:	4807      	ldr	r0, [pc, #28]	@ (80033e0 <mpu_set_dmp_state+0xc8>)
 80033c2:	f006 ff21 	bl	800a208 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 0;
 80033c6:	4b05      	ldr	r3, [pc, #20]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 80033ce:	f7fe f85d 	bl	800148c <mpu_reset_fifo>
    }
    return 0;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000000 	.word	0x20000000
 80033e0:	20000328 	.word	0x20000328

080033e4 <myget_ms>:

    st.chip_cfg.int_motion_only = 0;
    return 0;
}
void myget_ms(unsigned long *time)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]

}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 80033fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003400:	23c8      	movs	r3, #200	@ 0xc8
 8003402:	4904      	ldr	r1, [pc, #16]	@ (8003414 <dmp_load_motion_driver_firmware+0x1c>)
 8003404:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8003408:	f7ff fefe 	bl	8003208 <mpu_load_firmware>
 800340c:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800340e:	4618      	mov	r0, r3
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	080112bc 	.word	0x080112bc

08003418 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b088      	sub	sp, #32
 800341c:	af00      	add	r7, sp, #0
 800341e:	4603      	mov	r3, r0
 8003420:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8003422:	4a6e      	ldr	r2, [pc, #440]	@ (80035dc <dmp_set_orientation+0x1c4>)
 8003424:	f107 0314 	add.w	r3, r7, #20
 8003428:	6812      	ldr	r2, [r2, #0]
 800342a:	4611      	mov	r1, r2
 800342c:	8019      	strh	r1, [r3, #0]
 800342e:	3302      	adds	r3, #2
 8003430:	0c12      	lsrs	r2, r2, #16
 8003432:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8003434:	4a6a      	ldr	r2, [pc, #424]	@ (80035e0 <dmp_set_orientation+0x1c8>)
 8003436:	f107 0310 	add.w	r3, r7, #16
 800343a:	6812      	ldr	r2, [r2, #0]
 800343c:	4611      	mov	r1, r2
 800343e:	8019      	strh	r1, [r3, #0]
 8003440:	3302      	adds	r3, #2
 8003442:	0c12      	lsrs	r2, r2, #16
 8003444:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8003446:	4a67      	ldr	r2, [pc, #412]	@ (80035e4 <dmp_set_orientation+0x1cc>)
 8003448:	f107 030c 	add.w	r3, r7, #12
 800344c:	6812      	ldr	r2, [r2, #0]
 800344e:	4611      	mov	r1, r2
 8003450:	8019      	strh	r1, [r3, #0]
 8003452:	3302      	adds	r3, #2
 8003454:	0c12      	lsrs	r2, r2, #16
 8003456:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8003458:	4a63      	ldr	r2, [pc, #396]	@ (80035e8 <dmp_set_orientation+0x1d0>)
 800345a:	f107 0308 	add.w	r3, r7, #8
 800345e:	6812      	ldr	r2, [r2, #0]
 8003460:	4611      	mov	r1, r2
 8003462:	8019      	strh	r1, [r3, #0]
 8003464:	3302      	adds	r3, #2
 8003466:	0c12      	lsrs	r2, r2, #16
 8003468:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 800346a:	88fb      	ldrh	r3, [r7, #6]
 800346c:	f003 0303 	and.w	r3, r3, #3
 8003470:	3320      	adds	r3, #32
 8003472:	443b      	add	r3, r7
 8003474:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003478:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 800347a:	88fb      	ldrh	r3, [r7, #6]
 800347c:	08db      	lsrs	r3, r3, #3
 800347e:	b29b      	uxth	r3, r3
 8003480:	f003 0303 	and.w	r3, r3, #3
 8003484:	3320      	adds	r3, #32
 8003486:	443b      	add	r3, r7
 8003488:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800348c:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800348e:	88fb      	ldrh	r3, [r7, #6]
 8003490:	099b      	lsrs	r3, r3, #6
 8003492:	b29b      	uxth	r3, r3
 8003494:	f003 0303 	and.w	r3, r3, #3
 8003498:	3320      	adds	r3, #32
 800349a:	443b      	add	r3, r7
 800349c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034a0:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 80034a2:	88fb      	ldrh	r3, [r7, #6]
 80034a4:	f003 0303 	and.w	r3, r3, #3
 80034a8:	3320      	adds	r3, #32
 80034aa:	443b      	add	r3, r7
 80034ac:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80034b0:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 80034b2:	88fb      	ldrh	r3, [r7, #6]
 80034b4:	08db      	lsrs	r3, r3, #3
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	f003 0303 	and.w	r3, r3, #3
 80034bc:	3320      	adds	r3, #32
 80034be:	443b      	add	r3, r7
 80034c0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80034c4:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 80034c6:	88fb      	ldrh	r3, [r7, #6]
 80034c8:	099b      	lsrs	r3, r3, #6
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	f003 0303 	and.w	r3, r3, #3
 80034d0:	3320      	adds	r3, #32
 80034d2:	443b      	add	r3, r7
 80034d4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80034d8:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 80034da:	f107 031c 	add.w	r3, r7, #28
 80034de:	461a      	mov	r2, r3
 80034e0:	2103      	movs	r1, #3
 80034e2:	f240 4026 	movw	r0, #1062	@ 0x426
 80034e6:	f7ff fdc3 	bl	8003070 <mpu_write_mem>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d002      	beq.n	80034f6 <dmp_set_orientation+0xde>
        return -1;
 80034f0:	f04f 33ff 	mov.w	r3, #4294967295
 80034f4:	e06e      	b.n	80035d4 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 80034f6:	f107 0318 	add.w	r3, r7, #24
 80034fa:	461a      	mov	r2, r3
 80034fc:	2103      	movs	r1, #3
 80034fe:	f240 402a 	movw	r0, #1066	@ 0x42a
 8003502:	f7ff fdb5 	bl	8003070 <mpu_write_mem>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d002      	beq.n	8003512 <dmp_set_orientation+0xfa>
        return -1;
 800350c:	f04f 33ff 	mov.w	r3, #4294967295
 8003510:	e060      	b.n	80035d4 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 8003512:	f107 031c 	add.w	r3, r7, #28
 8003516:	f107 020c 	add.w	r2, r7, #12
 800351a:	6812      	ldr	r2, [r2, #0]
 800351c:	4611      	mov	r1, r2
 800351e:	8019      	strh	r1, [r3, #0]
 8003520:	3302      	adds	r3, #2
 8003522:	0c12      	lsrs	r2, r2, #16
 8003524:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8003526:	f107 0318 	add.w	r3, r7, #24
 800352a:	f107 0208 	add.w	r2, r7, #8
 800352e:	6812      	ldr	r2, [r2, #0]
 8003530:	4611      	mov	r1, r2
 8003532:	8019      	strh	r1, [r3, #0]
 8003534:	3302      	adds	r3, #2
 8003536:	0c12      	lsrs	r2, r2, #16
 8003538:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 800353a:	88fb      	ldrh	r3, [r7, #6]
 800353c:	f003 0304 	and.w	r3, r3, #4
 8003540:	2b00      	cmp	r3, #0
 8003542:	d009      	beq.n	8003558 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8003544:	7f3b      	ldrb	r3, [r7, #28]
 8003546:	f043 0301 	orr.w	r3, r3, #1
 800354a:	b2db      	uxtb	r3, r3
 800354c:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 800354e:	7e3b      	ldrb	r3, [r7, #24]
 8003550:	f043 0301 	orr.w	r3, r3, #1
 8003554:	b2db      	uxtb	r3, r3
 8003556:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8003558:	88fb      	ldrh	r3, [r7, #6]
 800355a:	f003 0320 	and.w	r3, r3, #32
 800355e:	2b00      	cmp	r3, #0
 8003560:	d009      	beq.n	8003576 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 8003562:	7f7b      	ldrb	r3, [r7, #29]
 8003564:	f043 0301 	orr.w	r3, r3, #1
 8003568:	b2db      	uxtb	r3, r3
 800356a:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 800356c:	7e7b      	ldrb	r3, [r7, #25]
 800356e:	f043 0301 	orr.w	r3, r3, #1
 8003572:	b2db      	uxtb	r3, r3
 8003574:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8003576:	88fb      	ldrh	r3, [r7, #6]
 8003578:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800357c:	2b00      	cmp	r3, #0
 800357e:	d009      	beq.n	8003594 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 8003580:	7fbb      	ldrb	r3, [r7, #30]
 8003582:	f043 0301 	orr.w	r3, r3, #1
 8003586:	b2db      	uxtb	r3, r3
 8003588:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 800358a:	7ebb      	ldrb	r3, [r7, #26]
 800358c:	f043 0301 	orr.w	r3, r3, #1
 8003590:	b2db      	uxtb	r3, r3
 8003592:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8003594:	f107 031c 	add.w	r3, r7, #28
 8003598:	461a      	mov	r2, r3
 800359a:	2103      	movs	r1, #3
 800359c:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 80035a0:	f7ff fd66 	bl	8003070 <mpu_write_mem>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d002      	beq.n	80035b0 <dmp_set_orientation+0x198>
        return -1;
 80035aa:	f04f 33ff 	mov.w	r3, #4294967295
 80035ae:	e011      	b.n	80035d4 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 80035b0:	f107 0318 	add.w	r3, r7, #24
 80035b4:	461a      	mov	r2, r3
 80035b6:	2103      	movs	r1, #3
 80035b8:	f240 4031 	movw	r0, #1073	@ 0x431
 80035bc:	f7ff fd58 	bl	8003070 <mpu_write_mem>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d002      	beq.n	80035cc <dmp_set_orientation+0x1b4>
        return -1;
 80035c6:	f04f 33ff 	mov.w	r3, #4294967295
 80035ca:	e003      	b.n	80035d4 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 80035cc:	4a07      	ldr	r2, [pc, #28]	@ (80035ec <dmp_set_orientation+0x1d4>)
 80035ce:	88fb      	ldrh	r3, [r7, #6]
 80035d0:	8113      	strh	r3, [r2, #8]
    return 0;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3720      	adds	r7, #32
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	080111d0 	.word	0x080111d0
 80035e0:	080111d4 	.word	0x080111d4
 80035e4:	080111d8 	.word	0x080111d8
 80035e8:	080111dc 	.word	0x080111dc
 80035ec:	200002c4 	.word	0x200002c4

080035f0 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 80035f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035f4:	b08c      	sub	sp, #48	@ 0x30
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 80035fa:	4b80      	ldr	r3, [pc, #512]	@ (80037fc <dmp_set_gyro_bias+0x20c>)
 80035fc:	891b      	ldrh	r3, [r3, #8]
 80035fe:	f003 0303 	and.w	r3, r3, #3
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	69fa      	ldr	r2, [r7, #28]
 8003606:	4413      	add	r3, r2
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 800360c:	4b7b      	ldr	r3, [pc, #492]	@ (80037fc <dmp_set_gyro_bias+0x20c>)
 800360e:	891b      	ldrh	r3, [r3, #8]
 8003610:	f003 0304 	and.w	r3, r3, #4
 8003614:	2b00      	cmp	r3, #0
 8003616:	d002      	beq.n	800361e <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 8003618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361a:	425b      	negs	r3, r3
 800361c:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 800361e:	4b77      	ldr	r3, [pc, #476]	@ (80037fc <dmp_set_gyro_bias+0x20c>)
 8003620:	891b      	ldrh	r3, [r3, #8]
 8003622:	08db      	lsrs	r3, r3, #3
 8003624:	b29b      	uxth	r3, r3
 8003626:	f003 0303 	and.w	r3, r3, #3
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	69fa      	ldr	r2, [r7, #28]
 800362e:	4413      	add	r3, r2
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 8003634:	4b71      	ldr	r3, [pc, #452]	@ (80037fc <dmp_set_gyro_bias+0x20c>)
 8003636:	891b      	ldrh	r3, [r3, #8]
 8003638:	f003 0320 	and.w	r3, r3, #32
 800363c:	2b00      	cmp	r3, #0
 800363e:	d002      	beq.n	8003646 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8003640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003642:	425b      	negs	r3, r3
 8003644:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003646:	4b6d      	ldr	r3, [pc, #436]	@ (80037fc <dmp_set_gyro_bias+0x20c>)
 8003648:	891b      	ldrh	r3, [r3, #8]
 800364a:	099b      	lsrs	r3, r3, #6
 800364c:	b29b      	uxth	r3, r3
 800364e:	f003 0303 	and.w	r3, r3, #3
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	69fa      	ldr	r2, [r7, #28]
 8003656:	4413      	add	r3, r2
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 800365c:	4b67      	ldr	r3, [pc, #412]	@ (80037fc <dmp_set_gyro_bias+0x20c>)
 800365e:	891b      	ldrh	r3, [r3, #8]
 8003660:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003664:	2b00      	cmp	r3, #0
 8003666:	d002      	beq.n	800366e <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 8003668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800366a:	425b      	negs	r3, r3
 800366c:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 800366e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003670:	17da      	asrs	r2, r3, #31
 8003672:	613b      	str	r3, [r7, #16]
 8003674:	617a      	str	r2, [r7, #20]
 8003676:	4b62      	ldr	r3, [pc, #392]	@ (8003800 <dmp_set_gyro_bias+0x210>)
 8003678:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800367c:	460a      	mov	r2, r1
 800367e:	fb03 f202 	mul.w	r2, r3, r2
 8003682:	2300      	movs	r3, #0
 8003684:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8003688:	4601      	mov	r1, r0
 800368a:	fb01 f303 	mul.w	r3, r1, r3
 800368e:	4413      	add	r3, r2
 8003690:	4a5b      	ldr	r2, [pc, #364]	@ (8003800 <dmp_set_gyro_bias+0x210>)
 8003692:	6939      	ldr	r1, [r7, #16]
 8003694:	fba1 ab02 	umull	sl, fp, r1, r2
 8003698:	445b      	add	r3, fp
 800369a:	469b      	mov	fp, r3
 800369c:	f04f 0200 	mov.w	r2, #0
 80036a0:	f04f 0300 	mov.w	r3, #0
 80036a4:	ea4f 729a 	mov.w	r2, sl, lsr #30
 80036a8:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 80036ac:	ea4f 73ab 	mov.w	r3, fp, asr #30
 80036b0:	4613      	mov	r3, r2
 80036b2:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 80036b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b6:	17da      	asrs	r2, r3, #31
 80036b8:	60bb      	str	r3, [r7, #8]
 80036ba:	60fa      	str	r2, [r7, #12]
 80036bc:	4b50      	ldr	r3, [pc, #320]	@ (8003800 <dmp_set_gyro_bias+0x210>)
 80036be:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80036c2:	465a      	mov	r2, fp
 80036c4:	fb03 f202 	mul.w	r2, r3, r2
 80036c8:	2300      	movs	r3, #0
 80036ca:	4651      	mov	r1, sl
 80036cc:	fb01 f303 	mul.w	r3, r1, r3
 80036d0:	4413      	add	r3, r2
 80036d2:	4a4b      	ldr	r2, [pc, #300]	@ (8003800 <dmp_set_gyro_bias+0x210>)
 80036d4:	4651      	mov	r1, sl
 80036d6:	fba1 8902 	umull	r8, r9, r1, r2
 80036da:	444b      	add	r3, r9
 80036dc:	4699      	mov	r9, r3
 80036de:	f04f 0200 	mov.w	r2, #0
 80036e2:	f04f 0300 	mov.w	r3, #0
 80036e6:	ea4f 7298 	mov.w	r2, r8, lsr #30
 80036ea:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 80036ee:	ea4f 73a9 	mov.w	r3, r9, asr #30
 80036f2:	4613      	mov	r3, r2
 80036f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 80036f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036f8:	17da      	asrs	r2, r3, #31
 80036fa:	603b      	str	r3, [r7, #0]
 80036fc:	607a      	str	r2, [r7, #4]
 80036fe:	4b40      	ldr	r3, [pc, #256]	@ (8003800 <dmp_set_gyro_bias+0x210>)
 8003700:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003704:	464a      	mov	r2, r9
 8003706:	fb03 f202 	mul.w	r2, r3, r2
 800370a:	2300      	movs	r3, #0
 800370c:	4641      	mov	r1, r8
 800370e:	fb01 f303 	mul.w	r3, r1, r3
 8003712:	4413      	add	r3, r2
 8003714:	4a3a      	ldr	r2, [pc, #232]	@ (8003800 <dmp_set_gyro_bias+0x210>)
 8003716:	4641      	mov	r1, r8
 8003718:	fba1 4502 	umull	r4, r5, r1, r2
 800371c:	442b      	add	r3, r5
 800371e:	461d      	mov	r5, r3
 8003720:	f04f 0200 	mov.w	r2, #0
 8003724:	f04f 0300 	mov.w	r3, #0
 8003728:	0fa2      	lsrs	r2, r4, #30
 800372a:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 800372e:	17ab      	asrs	r3, r5, #30
 8003730:	4613      	mov	r3, r2
 8003732:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8003734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003736:	161b      	asrs	r3, r3, #24
 8003738:	b2db      	uxtb	r3, r3
 800373a:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 800373e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003740:	141b      	asrs	r3, r3, #16
 8003742:	b2db      	uxtb	r3, r3
 8003744:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8003748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374a:	121b      	asrs	r3, r3, #8
 800374c:	b2db      	uxtb	r3, r3
 800374e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8003752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003754:	b2db      	uxtb	r3, r3
 8003756:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 800375a:	f107 0320 	add.w	r3, r7, #32
 800375e:	461a      	mov	r2, r3
 8003760:	2104      	movs	r1, #4
 8003762:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 8003766:	f7ff fc83 	bl	8003070 <mpu_write_mem>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d002      	beq.n	8003776 <dmp_set_gyro_bias+0x186>
        return -1;
 8003770:	f04f 33ff 	mov.w	r3, #4294967295
 8003774:	e03c      	b.n	80037f0 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8003776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003778:	161b      	asrs	r3, r3, #24
 800377a:	b2db      	uxtb	r3, r3
 800377c:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8003780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003782:	141b      	asrs	r3, r3, #16
 8003784:	b2db      	uxtb	r3, r3
 8003786:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 800378a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800378c:	121b      	asrs	r3, r3, #8
 800378e:	b2db      	uxtb	r3, r3
 8003790:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8003794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003796:	b2db      	uxtb	r3, r3
 8003798:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 800379c:	f107 0320 	add.w	r3, r7, #32
 80037a0:	461a      	mov	r2, r3
 80037a2:	2104      	movs	r1, #4
 80037a4:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 80037a8:	f7ff fc62 	bl	8003070 <mpu_write_mem>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d002      	beq.n	80037b8 <dmp_set_gyro_bias+0x1c8>
        return -1;
 80037b2:	f04f 33ff 	mov.w	r3, #4294967295
 80037b6:	e01b      	b.n	80037f0 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 80037b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ba:	161b      	asrs	r3, r3, #24
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 80037c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c4:	141b      	asrs	r3, r3, #16
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 80037cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ce:	121b      	asrs	r3, r3, #8
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 80037d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 80037de:	f107 0320 	add.w	r3, r7, #32
 80037e2:	461a      	mov	r2, r3
 80037e4:	2104      	movs	r1, #4
 80037e6:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 80037ea:	f7ff fc41 	bl	8003070 <mpu_write_mem>
 80037ee:	4603      	mov	r3, r0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3730      	adds	r7, #48	@ 0x30
 80037f4:	46bd      	mov	sp, r7
 80037f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037fa:	bf00      	nop
 80037fc:	200002c4 	.word	0x200002c4
 8003800:	02cae309 	.word	0x02cae309

08003804 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8003804:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003808:	b094      	sub	sp, #80	@ 0x50
 800380a:	af00      	add	r7, sp, #0
 800380c:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 800380e:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003812:	4618      	mov	r0, r3
 8003814:	f7fe fa3e 	bl	8001c94 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8003818:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800381a:	b29b      	uxth	r3, r3
 800381c:	2200      	movs	r2, #0
 800381e:	61bb      	str	r3, [r7, #24]
 8003820:	61fa      	str	r2, [r7, #28]
 8003822:	f04f 0200 	mov.w	r2, #0
 8003826:	f04f 0300 	mov.w	r3, #0
 800382a:	69f9      	ldr	r1, [r7, #28]
 800382c:	03cb      	lsls	r3, r1, #15
 800382e:	69b9      	ldr	r1, [r7, #24]
 8003830:	ea43 4351 	orr.w	r3, r3, r1, lsr #17
 8003834:	69b9      	ldr	r1, [r7, #24]
 8003836:	03ca      	lsls	r2, r1, #15
 8003838:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 800383c:	4b71      	ldr	r3, [pc, #452]	@ (8003a04 <dmp_set_accel_bias+0x200>)
 800383e:	891b      	ldrh	r3, [r3, #8]
 8003840:	f003 0303 	and.w	r3, r3, #3
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003848:	4413      	add	r3, r2
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 800384e:	4b6d      	ldr	r3, [pc, #436]	@ (8003a04 <dmp_set_accel_bias+0x200>)
 8003850:	891b      	ldrh	r3, [r3, #8]
 8003852:	f003 0304 	and.w	r3, r3, #4
 8003856:	2b00      	cmp	r3, #0
 8003858:	d002      	beq.n	8003860 <dmp_set_accel_bias+0x5c>
        accel_bias_body[0] *= -1;
 800385a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800385c:	425b      	negs	r3, r3
 800385e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003860:	4b68      	ldr	r3, [pc, #416]	@ (8003a04 <dmp_set_accel_bias+0x200>)
 8003862:	891b      	ldrh	r3, [r3, #8]
 8003864:	08db      	lsrs	r3, r3, #3
 8003866:	b29b      	uxth	r3, r3
 8003868:	f003 0303 	and.w	r3, r3, #3
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003870:	4413      	add	r3, r2
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 8003876:	4b63      	ldr	r3, [pc, #396]	@ (8003a04 <dmp_set_accel_bias+0x200>)
 8003878:	891b      	ldrh	r3, [r3, #8]
 800387a:	f003 0320 	and.w	r3, r3, #32
 800387e:	2b00      	cmp	r3, #0
 8003880:	d002      	beq.n	8003888 <dmp_set_accel_bias+0x84>
        accel_bias_body[1] *= -1;
 8003882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003884:	425b      	negs	r3, r3
 8003886:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003888:	4b5e      	ldr	r3, [pc, #376]	@ (8003a04 <dmp_set_accel_bias+0x200>)
 800388a:	891b      	ldrh	r3, [r3, #8]
 800388c:	099b      	lsrs	r3, r3, #6
 800388e:	b29b      	uxth	r3, r3
 8003890:	f003 0303 	and.w	r3, r3, #3
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003898:	4413      	add	r3, r2
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 800389e:	4b59      	ldr	r3, [pc, #356]	@ (8003a04 <dmp_set_accel_bias+0x200>)
 80038a0:	891b      	ldrh	r3, [r3, #8]
 80038a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d002      	beq.n	80038b0 <dmp_set_accel_bias+0xac>
        accel_bias_body[2] *= -1;
 80038aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038ac:	425b      	negs	r3, r3
 80038ae:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 80038b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038b2:	17da      	asrs	r2, r3, #31
 80038b4:	613b      	str	r3, [r7, #16]
 80038b6:	617a      	str	r2, [r7, #20]
 80038b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038ba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80038be:	460a      	mov	r2, r1
 80038c0:	fb02 f203 	mul.w	r2, r2, r3
 80038c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038c6:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80038ca:	4601      	mov	r1, r0
 80038cc:	fb01 f303 	mul.w	r3, r1, r3
 80038d0:	4413      	add	r3, r2
 80038d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038d4:	6939      	ldr	r1, [r7, #16]
 80038d6:	fba2 ab01 	umull	sl, fp, r2, r1
 80038da:	445b      	add	r3, fp
 80038dc:	469b      	mov	fp, r3
 80038de:	f04f 0200 	mov.w	r2, #0
 80038e2:	f04f 0300 	mov.w	r3, #0
 80038e6:	ea4f 729a 	mov.w	r2, sl, lsr #30
 80038ea:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 80038ee:	ea4f 73ab 	mov.w	r3, fp, asr #30
 80038f2:	4613      	mov	r3, r2
 80038f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 80038f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038f8:	17da      	asrs	r2, r3, #31
 80038fa:	60bb      	str	r3, [r7, #8]
 80038fc:	60fa      	str	r2, [r7, #12]
 80038fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003900:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003904:	465a      	mov	r2, fp
 8003906:	fb02 f203 	mul.w	r2, r2, r3
 800390a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800390c:	4651      	mov	r1, sl
 800390e:	fb01 f303 	mul.w	r3, r1, r3
 8003912:	4413      	add	r3, r2
 8003914:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003916:	4651      	mov	r1, sl
 8003918:	fba2 8901 	umull	r8, r9, r2, r1
 800391c:	444b      	add	r3, r9
 800391e:	4699      	mov	r9, r3
 8003920:	f04f 0200 	mov.w	r2, #0
 8003924:	f04f 0300 	mov.w	r3, #0
 8003928:	ea4f 7298 	mov.w	r2, r8, lsr #30
 800392c:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8003930:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003934:	4613      	mov	r3, r2
 8003936:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8003938:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800393a:	17da      	asrs	r2, r3, #31
 800393c:	603b      	str	r3, [r7, #0]
 800393e:	607a      	str	r2, [r7, #4]
 8003940:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003942:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003946:	464a      	mov	r2, r9
 8003948:	fb02 f203 	mul.w	r2, r2, r3
 800394c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800394e:	4641      	mov	r1, r8
 8003950:	fb01 f303 	mul.w	r3, r1, r3
 8003954:	4413      	add	r3, r2
 8003956:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003958:	4641      	mov	r1, r8
 800395a:	fba2 4501 	umull	r4, r5, r2, r1
 800395e:	442b      	add	r3, r5
 8003960:	461d      	mov	r5, r3
 8003962:	f04f 0200 	mov.w	r2, #0
 8003966:	f04f 0300 	mov.w	r3, #0
 800396a:	0fa2      	lsrs	r2, r4, #30
 800396c:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8003970:	17ab      	asrs	r3, r5, #30
 8003972:	4613      	mov	r3, r2
 8003974:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8003976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003978:	161b      	asrs	r3, r3, #24
 800397a:	b2db      	uxtb	r3, r3
 800397c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8003980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003982:	141b      	asrs	r3, r3, #16
 8003984:	b2db      	uxtb	r3, r3
 8003986:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 800398a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800398c:	121b      	asrs	r3, r3, #8
 800398e:	b2db      	uxtb	r3, r3
 8003990:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8003994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003996:	b2db      	uxtb	r3, r3
 8003998:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 800399c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800399e:	161b      	asrs	r3, r3, #24
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 80039a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039a8:	141b      	asrs	r3, r3, #16
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 80039b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039b2:	121b      	asrs	r3, r3, #8
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 80039ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 80039c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039c4:	161b      	asrs	r3, r3, #24
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 80039cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039ce:	141b      	asrs	r3, r3, #16
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 80039d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039d8:	121b      	asrs	r3, r3, #8
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 80039e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 80039e8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80039ec:	461a      	mov	r2, r3
 80039ee:	210c      	movs	r1, #12
 80039f0:	f44f 7025 	mov.w	r0, #660	@ 0x294
 80039f4:	f7ff fb3c 	bl	8003070 <mpu_write_mem>
 80039f8:	4603      	mov	r3, r0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3750      	adds	r7, #80	@ 0x50
 80039fe:	46bd      	mov	sp, r7
 8003a00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a04:	200002c4 	.word	0x200002c4

08003a08 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8003a12:	4a1f      	ldr	r2, [pc, #124]	@ (8003a90 <dmp_set_fifo_rate+0x88>)
 8003a14:	f107 0310 	add.w	r3, r7, #16
 8003a18:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a1a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8003a1e:	88fb      	ldrh	r3, [r7, #6]
 8003a20:	2bc8      	cmp	r3, #200	@ 0xc8
 8003a22:	d902      	bls.n	8003a2a <dmp_set_fifo_rate+0x22>
        return -1;
 8003a24:	f04f 33ff 	mov.w	r3, #4294967295
 8003a28:	e02e      	b.n	8003a88 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8003a2a:	88fb      	ldrh	r3, [r7, #6]
 8003a2c:	22c8      	movs	r2, #200	@ 0xc8
 8003a2e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	3b01      	subs	r3, #1
 8003a36:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8003a38:	8bfb      	ldrh	r3, [r7, #30]
 8003a3a:	0a1b      	lsrs	r3, r3, #8
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8003a42:	8bfb      	ldrh	r3, [r7, #30]
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8003a48:	f107 0308 	add.w	r3, r7, #8
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	2102      	movs	r1, #2
 8003a50:	f240 2016 	movw	r0, #534	@ 0x216
 8003a54:	f7ff fb0c 	bl	8003070 <mpu_write_mem>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d002      	beq.n	8003a64 <dmp_set_fifo_rate+0x5c>
        return -1;
 8003a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a62:	e011      	b.n	8003a88 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8003a64:	f107 0310 	add.w	r3, r7, #16
 8003a68:	461a      	mov	r2, r3
 8003a6a:	210c      	movs	r1, #12
 8003a6c:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8003a70:	f7ff fafe 	bl	8003070 <mpu_write_mem>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d002      	beq.n	8003a80 <dmp_set_fifo_rate+0x78>
        return -1;
 8003a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a7e:	e003      	b.n	8003a88 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8003a80:	4a04      	ldr	r2, [pc, #16]	@ (8003a94 <dmp_set_fifo_rate+0x8c>)
 8003a82:	88fb      	ldrh	r3, [r7, #6]
 8003a84:	8193      	strh	r3, [r2, #12]
    return 0;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3720      	adds	r7, #32
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	080111e0 	.word	0x080111e0
 8003a94:	200002c4 	.word	0x200002c4

08003a98 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b086      	sub	sp, #24
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	460a      	mov	r2, r1
 8003aa2:	71fb      	strb	r3, [r7, #7]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8003aa8:	79fb      	ldrb	r3, [r7, #7]
 8003aaa:	f003 0307 	and.w	r3, r3, #7
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <dmp_set_tap_thresh+0x22>
 8003ab2:	88bb      	ldrh	r3, [r7, #4]
 8003ab4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8003ab8:	d902      	bls.n	8003ac0 <dmp_set_tap_thresh+0x28>
        return -1;
 8003aba:	f04f 33ff 	mov.w	r3, #4294967295
 8003abe:	e10b      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8003ac0:	88bb      	ldrh	r3, [r7, #4]
 8003ac2:	ee07 3a90 	vmov	s15, r3
 8003ac6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003aca:	eddf 6a85 	vldr	s13, [pc, #532]	@ 8003ce0 <dmp_set_tap_thresh+0x248>
 8003ace:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ad2:	edc7 7a04 	vstr	s15, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8003ad6:	f107 030b 	add.w	r3, r7, #11
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7fd fed2 	bl	8001884 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8003ae0:	7afb      	ldrb	r3, [r7, #11]
 8003ae2:	3b02      	subs	r3, #2
 8003ae4:	2b0e      	cmp	r3, #14
 8003ae6:	d87d      	bhi.n	8003be4 <dmp_set_tap_thresh+0x14c>
 8003ae8:	a201      	add	r2, pc, #4	@ (adr r2, 8003af0 <dmp_set_tap_thresh+0x58>)
 8003aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aee:	bf00      	nop
 8003af0:	08003b2d 	.word	0x08003b2d
 8003af4:	08003be5 	.word	0x08003be5
 8003af8:	08003b5b 	.word	0x08003b5b
 8003afc:	08003be5 	.word	0x08003be5
 8003b00:	08003be5 	.word	0x08003be5
 8003b04:	08003be5 	.word	0x08003be5
 8003b08:	08003b89 	.word	0x08003b89
 8003b0c:	08003be5 	.word	0x08003be5
 8003b10:	08003be5 	.word	0x08003be5
 8003b14:	08003be5 	.word	0x08003be5
 8003b18:	08003be5 	.word	0x08003be5
 8003b1c:	08003be5 	.word	0x08003be5
 8003b20:	08003be5 	.word	0x08003be5
 8003b24:	08003be5 	.word	0x08003be5
 8003b28:	08003bb7 	.word	0x08003bb7
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8003b2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b30:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8003ce4 <dmp_set_tap_thresh+0x24c>
 8003b34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b3c:	ee17 3a90 	vmov	r3, s15
 8003b40:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8003b42:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b46:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8003ce8 <dmp_set_tap_thresh+0x250>
 8003b4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b52:	ee17 3a90 	vmov	r3, s15
 8003b56:	82bb      	strh	r3, [r7, #20]
        break;
 8003b58:	e047      	b.n	8003bea <dmp_set_tap_thresh+0x152>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8003b5a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b5e:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8003cec <dmp_set_tap_thresh+0x254>
 8003b62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b6a:	ee17 3a90 	vmov	r3, s15
 8003b6e:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8003b70:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b74:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8003cf0 <dmp_set_tap_thresh+0x258>
 8003b78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b80:	ee17 3a90 	vmov	r3, s15
 8003b84:	82bb      	strh	r3, [r7, #20]
        break;
 8003b86:	e030      	b.n	8003bea <dmp_set_tap_thresh+0x152>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8003b88:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b8c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8003cf4 <dmp_set_tap_thresh+0x25c>
 8003b90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b98:	ee17 3a90 	vmov	r3, s15
 8003b9c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8003b9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003ba2:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8003cf8 <dmp_set_tap_thresh+0x260>
 8003ba6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003baa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bae:	ee17 3a90 	vmov	r3, s15
 8003bb2:	82bb      	strh	r3, [r7, #20]
        break;
 8003bb4:	e019      	b.n	8003bea <dmp_set_tap_thresh+0x152>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8003bb6:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bba:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8003cfc <dmp_set_tap_thresh+0x264>
 8003bbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bc6:	ee17 3a90 	vmov	r3, s15
 8003bca:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8003bcc:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bd0:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8003d00 <dmp_set_tap_thresh+0x268>
 8003bd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bdc:	ee17 3a90 	vmov	r3, s15
 8003be0:	82bb      	strh	r3, [r7, #20]
        break;
 8003be2:	e002      	b.n	8003bea <dmp_set_tap_thresh+0x152>
    default:
        return -1;
 8003be4:	f04f 33ff 	mov.w	r3, #4294967295
 8003be8:	e076      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8003bea:	8afb      	ldrh	r3, [r7, #22]
 8003bec:	0a1b      	lsrs	r3, r3, #8
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8003bf4:	8afb      	ldrh	r3, [r7, #22]
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8003bfa:	8abb      	ldrh	r3, [r7, #20]
 8003bfc:	0a1b      	lsrs	r3, r3, #8
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8003c04:	8abb      	ldrh	r3, [r7, #20]
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d01c      	beq.n	8003c4e <dmp_set_tap_thresh+0x1b6>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8003c14:	f107 030c 	add.w	r3, r7, #12
 8003c18:	461a      	mov	r2, r3
 8003c1a:	2102      	movs	r1, #2
 8003c1c:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8003c20:	f7ff fa26 	bl	8003070 <mpu_write_mem>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d002      	beq.n	8003c30 <dmp_set_tap_thresh+0x198>
            return -1;
 8003c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c2e:	e053      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8003c30:	f107 030c 	add.w	r3, r7, #12
 8003c34:	3302      	adds	r3, #2
 8003c36:	461a      	mov	r2, r3
 8003c38:	2102      	movs	r1, #2
 8003c3a:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8003c3e:	f7ff fa17 	bl	8003070 <mpu_write_mem>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d002      	beq.n	8003c4e <dmp_set_tap_thresh+0x1b6>
            return -1;
 8003c48:	f04f 33ff 	mov.w	r3, #4294967295
 8003c4c:	e044      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Y) {
 8003c4e:	79fb      	ldrb	r3, [r7, #7]
 8003c50:	f003 0302 	and.w	r3, r3, #2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d01c      	beq.n	8003c92 <dmp_set_tap_thresh+0x1fa>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8003c58:	f107 030c 	add.w	r3, r7, #12
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	2102      	movs	r1, #2
 8003c60:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8003c64:	f7ff fa04 	bl	8003070 <mpu_write_mem>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d002      	beq.n	8003c74 <dmp_set_tap_thresh+0x1dc>
            return -1;
 8003c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c72:	e031      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8003c74:	f107 030c 	add.w	r3, r7, #12
 8003c78:	3302      	adds	r3, #2
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	2102      	movs	r1, #2
 8003c7e:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8003c82:	f7ff f9f5 	bl	8003070 <mpu_write_mem>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d002      	beq.n	8003c92 <dmp_set_tap_thresh+0x1fa>
            return -1;
 8003c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003c90:	e022      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Z) {
 8003c92:	79fb      	ldrb	r3, [r7, #7]
 8003c94:	f003 0304 	and.w	r3, r3, #4
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d01c      	beq.n	8003cd6 <dmp_set_tap_thresh+0x23e>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8003c9c:	f107 030c 	add.w	r3, r7, #12
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	2102      	movs	r1, #2
 8003ca4:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8003ca8:	f7ff f9e2 	bl	8003070 <mpu_write_mem>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d002      	beq.n	8003cb8 <dmp_set_tap_thresh+0x220>
            return -1;
 8003cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb6:	e00f      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8003cb8:	f107 030c 	add.w	r3, r7, #12
 8003cbc:	3302      	adds	r3, #2
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	2102      	movs	r1, #2
 8003cc2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003cc6:	f7ff f9d3 	bl	8003070 <mpu_write_mem>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <dmp_set_tap_thresh+0x23e>
            return -1;
 8003cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd4:	e000      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
    }
    return 0;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3718      	adds	r7, #24
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	43480000 	.word	0x43480000
 8003ce4:	46800000 	.word	0x46800000
 8003ce8:	46400000 	.word	0x46400000
 8003cec:	46000000 	.word	0x46000000
 8003cf0:	45c00000 	.word	0x45c00000
 8003cf4:	45800000 	.word	0x45800000
 8003cf8:	45400000 	.word	0x45400000
 8003cfc:	45000000 	.word	0x45000000
 8003d00:	44c00000 	.word	0x44c00000

08003d04 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8003d12:	79fb      	ldrb	r3, [r7, #7]
 8003d14:	f003 0301 	and.w	r3, r3, #1
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d004      	beq.n	8003d26 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8003d1c:	7bfb      	ldrb	r3, [r7, #15]
 8003d1e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d004      	beq.n	8003d3a <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8003d30:	7bfb      	ldrb	r3, [r7, #15]
 8003d32:	f043 030c 	orr.w	r3, r3, #12
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8003d3a:	79fb      	ldrb	r3, [r7, #7]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d004      	beq.n	8003d4e <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8003d44:	7bfb      	ldrb	r3, [r7, #15]
 8003d46:	f043 0303 	orr.w	r3, r3, #3
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8003d4e:	f107 030f 	add.w	r3, r7, #15
 8003d52:	461a      	mov	r2, r3
 8003d54:	2101      	movs	r1, #1
 8003d56:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8003d5a:	f7ff f989 	bl	8003070 <mpu_write_mem>
 8003d5e:	4603      	mov	r3, r0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3710      	adds	r7, #16
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	4603      	mov	r3, r0
 8003d70:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8003d72:	79fb      	ldrb	r3, [r7, #7]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d102      	bne.n	8003d7e <dmp_set_tap_count+0x16>
        min_taps = 1;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	71fb      	strb	r3, [r7, #7]
 8003d7c:	e004      	b.n	8003d88 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8003d7e:	79fb      	ldrb	r3, [r7, #7]
 8003d80:	2b04      	cmp	r3, #4
 8003d82:	d901      	bls.n	8003d88 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8003d84:	2304      	movs	r3, #4
 8003d86:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8003d88:	79fb      	ldrb	r3, [r7, #7]
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8003d90:	f107 030f 	add.w	r3, r7, #15
 8003d94:	461a      	mov	r2, r3
 8003d96:	2101      	movs	r1, #1
 8003d98:	f240 104f 	movw	r0, #335	@ 0x14f
 8003d9c:	f7ff f968 	bl	8003070 <mpu_write_mem>
 8003da0:	4603      	mov	r3, r0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
	...

08003dac <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	4603      	mov	r3, r0
 8003db4:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8003db6:	88fb      	ldrh	r3, [r7, #6]
 8003db8:	4a0c      	ldr	r2, [pc, #48]	@ (8003dec <dmp_set_tap_time+0x40>)
 8003dba:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbe:	089b      	lsrs	r3, r3, #2
 8003dc0:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8003dc2:	89fb      	ldrh	r3, [r7, #14]
 8003dc4:	0a1b      	lsrs	r3, r3, #8
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8003dcc:	89fb      	ldrh	r3, [r7, #14]
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8003dd2:	f107 030c 	add.w	r3, r7, #12
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	2102      	movs	r1, #2
 8003dda:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8003dde:	f7ff f947 	bl	8003070 <mpu_write_mem>
 8003de2:	4603      	mov	r3, r0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	cccccccd 	.word	0xcccccccd

08003df0 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	4603      	mov	r3, r0
 8003df8:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8003dfa:	88fb      	ldrh	r3, [r7, #6]
 8003dfc:	4a0c      	ldr	r2, [pc, #48]	@ (8003e30 <dmp_set_tap_time_multi+0x40>)
 8003dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003e02:	089b      	lsrs	r3, r3, #2
 8003e04:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8003e06:	89fb      	ldrh	r3, [r7, #14]
 8003e08:	0a1b      	lsrs	r3, r3, #8
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8003e10:	89fb      	ldrh	r3, [r7, #14]
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8003e16:	f107 030c 	add.w	r3, r7, #12
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	2102      	movs	r1, #2
 8003e1e:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 8003e22:	f7ff f925 	bl	8003070 <mpu_write_mem>
 8003e26:	4603      	mov	r3, r0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3710      	adds	r7, #16
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	cccccccd 	.word	0xcccccccd

08003e34 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a13      	ldr	r2, [pc, #76]	@ (8003e90 <dmp_set_shake_reject_thresh+0x5c>)
 8003e44:	fb82 1203 	smull	r1, r2, r2, r3
 8003e48:	1192      	asrs	r2, r2, #6
 8003e4a:	17db      	asrs	r3, r3, #31
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	887a      	ldrh	r2, [r7, #2]
 8003e50:	fb02 f303 	mul.w	r3, r2, r3
 8003e54:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	161b      	asrs	r3, r3, #24
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	141b      	asrs	r3, r3, #16
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	121b      	asrs	r3, r3, #8
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8003e74:	f107 0308 	add.w	r3, r7, #8
 8003e78:	461a      	mov	r2, r3
 8003e7a:	2104      	movs	r1, #4
 8003e7c:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 8003e80:	f7ff f8f6 	bl	8003070 <mpu_write_mem>
 8003e84:	4603      	mov	r3, r0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	10624dd3 	.word	0x10624dd3

08003e94 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8003e9e:	88fb      	ldrh	r3, [r7, #6]
 8003ea0:	4a0c      	ldr	r2, [pc, #48]	@ (8003ed4 <dmp_set_shake_reject_time+0x40>)
 8003ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea6:	089b      	lsrs	r3, r3, #2
 8003ea8:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8003eaa:	88fb      	ldrh	r3, [r7, #6]
 8003eac:	0a1b      	lsrs	r3, r3, #8
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8003eb4:	88fb      	ldrh	r3, [r7, #6]
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8003eba:	f107 030c 	add.w	r3, r7, #12
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	2102      	movs	r1, #2
 8003ec2:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 8003ec6:	f7ff f8d3 	bl	8003070 <mpu_write_mem>
 8003eca:	4603      	mov	r3, r0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3710      	adds	r7, #16
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	cccccccd 	.word	0xcccccccd

08003ed8 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	4603      	mov	r3, r0
 8003ee0:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8003ee2:	88fb      	ldrh	r3, [r7, #6]
 8003ee4:	4a0c      	ldr	r2, [pc, #48]	@ (8003f18 <dmp_set_shake_reject_timeout+0x40>)
 8003ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eea:	089b      	lsrs	r3, r3, #2
 8003eec:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8003eee:	88fb      	ldrh	r3, [r7, #6]
 8003ef0:	0a1b      	lsrs	r3, r3, #8
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8003ef8:	88fb      	ldrh	r3, [r7, #6]
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8003efe:	f107 030c 	add.w	r3, r7, #12
 8003f02:	461a      	mov	r2, r3
 8003f04:	2102      	movs	r1, #2
 8003f06:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8003f0a:	f7ff f8b1 	bl	8003070 <mpu_write_mem>
 8003f0e:	4603      	mov	r3, r0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3710      	adds	r7, #16
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	cccccccd 	.word	0xcccccccd

08003f1c <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	4603      	mov	r3, r0
 8003f24:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8003f26:	2302      	movs	r3, #2
 8003f28:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 8003f2a:	23ca      	movs	r3, #202	@ 0xca
 8003f2c:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8003f2e:	23e3      	movs	r3, #227	@ 0xe3
 8003f30:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8003f32:	2309      	movs	r3, #9
 8003f34:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 8003f36:	f107 030c 	add.w	r3, r7, #12
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	2104      	movs	r1, #4
 8003f3e:	2068      	movs	r0, #104	@ 0x68
 8003f40:	f7ff f896 	bl	8003070 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8003f44:	23a3      	movs	r3, #163	@ 0xa3
 8003f46:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8003f48:	88fb      	ldrh	r3, [r7, #6]
 8003f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d006      	beq.n	8003f60 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 8003f52:	23c0      	movs	r3, #192	@ 0xc0
 8003f54:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 8003f56:	23c8      	movs	r3, #200	@ 0xc8
 8003f58:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8003f5a:	23c2      	movs	r3, #194	@ 0xc2
 8003f5c:	73fb      	strb	r3, [r7, #15]
 8003f5e:	e005      	b.n	8003f6c <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 8003f60:	23a3      	movs	r3, #163	@ 0xa3
 8003f62:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8003f64:	23a3      	movs	r3, #163	@ 0xa3
 8003f66:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 8003f68:	23a3      	movs	r3, #163	@ 0xa3
 8003f6a:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8003f6c:	88fb      	ldrh	r3, [r7, #6]
 8003f6e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d006      	beq.n	8003f84 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 8003f76:	23c4      	movs	r3, #196	@ 0xc4
 8003f78:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 8003f7a:	23cc      	movs	r3, #204	@ 0xcc
 8003f7c:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 8003f7e:	23c6      	movs	r3, #198	@ 0xc6
 8003f80:	74bb      	strb	r3, [r7, #18]
 8003f82:	e005      	b.n	8003f90 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8003f84:	23a3      	movs	r3, #163	@ 0xa3
 8003f86:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8003f88:	23a3      	movs	r3, #163	@ 0xa3
 8003f8a:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8003f8c:	23a3      	movs	r3, #163	@ 0xa3
 8003f8e:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8003f90:	23a3      	movs	r3, #163	@ 0xa3
 8003f92:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8003f94:	23a3      	movs	r3, #163	@ 0xa3
 8003f96:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8003f98:	23a3      	movs	r3, #163	@ 0xa3
 8003f9a:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8003f9c:	f107 030c 	add.w	r3, r7, #12
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	210a      	movs	r1, #10
 8003fa4:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8003fa8:	f7ff f862 	bl	8003070 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8003fac:	88fb      	ldrh	r3, [r7, #6]
 8003fae:	f003 0303 	and.w	r3, r3, #3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d002      	beq.n	8003fbc <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8003fb6:	2320      	movs	r3, #32
 8003fb8:	733b      	strb	r3, [r7, #12]
 8003fba:	e001      	b.n	8003fc0 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8003fbc:	23d8      	movs	r3, #216	@ 0xd8
 8003fbe:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8003fc0:	f107 030c 	add.w	r3, r7, #12
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	2101      	movs	r1, #1
 8003fc8:	f640 20b6 	movw	r0, #2742	@ 0xab6
 8003fcc:	f7ff f850 	bl	8003070 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8003fd0:	88fb      	ldrh	r3, [r7, #6]
 8003fd2:	f003 0320 	and.w	r3, r3, #32
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d003      	beq.n	8003fe2 <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8003fda:	2001      	movs	r0, #1
 8003fdc:	f000 f8c6 	bl	800416c <dmp_enable_gyro_cal>
 8003fe0:	e002      	b.n	8003fe8 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8003fe2:	2000      	movs	r0, #0
 8003fe4:	f000 f8c2 	bl	800416c <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8003fe8:	88fb      	ldrh	r3, [r7, #6]
 8003fea:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d01d      	beq.n	800402e <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8003ff2:	88fb      	ldrh	r3, [r7, #6]
 8003ff4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d008      	beq.n	800400e <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8003ffc:	23b2      	movs	r3, #178	@ 0xb2
 8003ffe:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8004000:	238b      	movs	r3, #139	@ 0x8b
 8004002:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004004:	23b6      	movs	r3, #182	@ 0xb6
 8004006:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8004008:	239b      	movs	r3, #155	@ 0x9b
 800400a:	73fb      	strb	r3, [r7, #15]
 800400c:	e007      	b.n	800401e <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800400e:	23b0      	movs	r3, #176	@ 0xb0
 8004010:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 8004012:	2380      	movs	r3, #128	@ 0x80
 8004014:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8004016:	23b4      	movs	r3, #180	@ 0xb4
 8004018:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 800401a:	2390      	movs	r3, #144	@ 0x90
 800401c:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800401e:	f107 030c 	add.w	r3, r7, #12
 8004022:	461a      	mov	r2, r3
 8004024:	2104      	movs	r1, #4
 8004026:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 800402a:	f7ff f821 	bl	8003070 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 800402e:	88fb      	ldrh	r3, [r7, #6]
 8004030:	f003 0301 	and.w	r3, r3, #1
 8004034:	2b00      	cmp	r3, #0
 8004036:	d025      	beq.n	8004084 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8004038:	23f8      	movs	r3, #248	@ 0xf8
 800403a:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800403c:	f107 030c 	add.w	r3, r7, #12
 8004040:	461a      	mov	r2, r3
 8004042:	2101      	movs	r1, #1
 8004044:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004048:	f7ff f812 	bl	8003070 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 800404c:	21fa      	movs	r1, #250	@ 0xfa
 800404e:	2007      	movs	r0, #7
 8004050:	f7ff fd22 	bl	8003a98 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8004054:	2007      	movs	r0, #7
 8004056:	f7ff fe55 	bl	8003d04 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 800405a:	2001      	movs	r0, #1
 800405c:	f7ff fe84 	bl	8003d68 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 8004060:	2064      	movs	r0, #100	@ 0x64
 8004062:	f7ff fea3 	bl	8003dac <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 8004066:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800406a:	f7ff fec1 	bl	8003df0 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 800406e:	21c8      	movs	r1, #200	@ 0xc8
 8004070:	483c      	ldr	r0, [pc, #240]	@ (8004164 <dmp_enable_feature+0x248>)
 8004072:	f7ff fedf 	bl	8003e34 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 8004076:	2028      	movs	r0, #40	@ 0x28
 8004078:	f7ff ff0c 	bl	8003e94 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 800407c:	200a      	movs	r0, #10
 800407e:	f7ff ff2b 	bl	8003ed8 <dmp_set_shake_reject_timeout>
 8004082:	e009      	b.n	8004098 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 8004084:	23d8      	movs	r3, #216	@ 0xd8
 8004086:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004088:	f107 030c 	add.w	r3, r7, #12
 800408c:	461a      	mov	r2, r3
 800408e:	2101      	movs	r1, #1
 8004090:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004094:	f7fe ffec 	bl	8003070 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8004098:	88fb      	ldrh	r3, [r7, #6]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d002      	beq.n	80040a8 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 80040a2:	23d9      	movs	r3, #217	@ 0xd9
 80040a4:	733b      	strb	r3, [r7, #12]
 80040a6:	e001      	b.n	80040ac <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 80040a8:	23d8      	movs	r3, #216	@ 0xd8
 80040aa:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 80040ac:	f107 030c 	add.w	r3, r7, #12
 80040b0:	461a      	mov	r2, r3
 80040b2:	2101      	movs	r1, #1
 80040b4:	f240 703d 	movw	r0, #1853	@ 0x73d
 80040b8:	f7fe ffda 	bl	8003070 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 80040bc:	88fb      	ldrh	r3, [r7, #6]
 80040be:	f003 0304 	and.w	r3, r3, #4
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 80040c6:	2001      	movs	r0, #1
 80040c8:	f000 f880 	bl	80041cc <dmp_enable_lp_quat>
 80040cc:	e002      	b.n	80040d4 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 80040ce:	2000      	movs	r0, #0
 80040d0:	f000 f87c 	bl	80041cc <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 80040d4:	88fb      	ldrh	r3, [r7, #6]
 80040d6:	f003 0310 	and.w	r3, r3, #16
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d003      	beq.n	80040e6 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 80040de:	2001      	movs	r0, #1
 80040e0:	f000 f89b 	bl	800421a <dmp_enable_6x_lp_quat>
 80040e4:	e002      	b.n	80040ec <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 80040e6:	2000      	movs	r0, #0
 80040e8:	f000 f897 	bl	800421a <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 80040ec:	88fb      	ldrh	r3, [r7, #6]
 80040ee:	f043 0308 	orr.w	r3, r3, #8
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	4b1c      	ldr	r3, [pc, #112]	@ (8004168 <dmp_enable_feature+0x24c>)
 80040f6:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 80040f8:	f7fd f9c8 	bl	800148c <mpu_reset_fifo>

    dmp.packet_length = 0;
 80040fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004168 <dmp_enable_feature+0x24c>)
 80040fe:	2200      	movs	r2, #0
 8004100:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8004102:	88fb      	ldrh	r3, [r7, #6]
 8004104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004108:	2b00      	cmp	r3, #0
 800410a:	d005      	beq.n	8004118 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 800410c:	4b16      	ldr	r3, [pc, #88]	@ (8004168 <dmp_enable_feature+0x24c>)
 800410e:	7b9b      	ldrb	r3, [r3, #14]
 8004110:	3306      	adds	r3, #6
 8004112:	b2da      	uxtb	r2, r3
 8004114:	4b14      	ldr	r3, [pc, #80]	@ (8004168 <dmp_enable_feature+0x24c>)
 8004116:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8004118:	88fb      	ldrh	r3, [r7, #6]
 800411a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800411e:	2b00      	cmp	r3, #0
 8004120:	d005      	beq.n	800412e <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 8004122:	4b11      	ldr	r3, [pc, #68]	@ (8004168 <dmp_enable_feature+0x24c>)
 8004124:	7b9b      	ldrb	r3, [r3, #14]
 8004126:	3306      	adds	r3, #6
 8004128:	b2da      	uxtb	r2, r3
 800412a:	4b0f      	ldr	r3, [pc, #60]	@ (8004168 <dmp_enable_feature+0x24c>)
 800412c:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800412e:	88fb      	ldrh	r3, [r7, #6]
 8004130:	f003 0314 	and.w	r3, r3, #20
 8004134:	2b00      	cmp	r3, #0
 8004136:	d005      	beq.n	8004144 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8004138:	4b0b      	ldr	r3, [pc, #44]	@ (8004168 <dmp_enable_feature+0x24c>)
 800413a:	7b9b      	ldrb	r3, [r3, #14]
 800413c:	3310      	adds	r3, #16
 800413e:	b2da      	uxtb	r2, r3
 8004140:	4b09      	ldr	r3, [pc, #36]	@ (8004168 <dmp_enable_feature+0x24c>)
 8004142:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004144:	88fb      	ldrh	r3, [r7, #6]
 8004146:	f003 0303 	and.w	r3, r3, #3
 800414a:	2b00      	cmp	r3, #0
 800414c:	d005      	beq.n	800415a <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 800414e:	4b06      	ldr	r3, [pc, #24]	@ (8004168 <dmp_enable_feature+0x24c>)
 8004150:	7b9b      	ldrb	r3, [r3, #14]
 8004152:	3304      	adds	r3, #4
 8004154:	b2da      	uxtb	r2, r3
 8004156:	4b04      	ldr	r3, [pc, #16]	@ (8004168 <dmp_enable_feature+0x24c>)
 8004158:	739a      	strb	r2, [r3, #14]

    return 0;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	3718      	adds	r7, #24
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	02cae309 	.word	0x02cae309
 8004168:	200002c4 	.word	0x200002c4

0800416c <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b088      	sub	sp, #32
 8004170:	af00      	add	r7, sp, #0
 8004172:	4603      	mov	r3, r0
 8004174:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 8004176:	79fb      	ldrb	r3, [r7, #7]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d00f      	beq.n	800419c <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 800417c:	4a11      	ldr	r2, [pc, #68]	@ (80041c4 <dmp_enable_gyro_cal+0x58>)
 800417e:	f107 0314 	add.w	r3, r7, #20
 8004182:	ca07      	ldmia	r2, {r0, r1, r2}
 8004184:	c303      	stmia	r3!, {r0, r1}
 8004186:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004188:	f107 0314 	add.w	r3, r7, #20
 800418c:	461a      	mov	r2, r3
 800418e:	2109      	movs	r1, #9
 8004190:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8004194:	f7fe ff6c 	bl	8003070 <mpu_write_mem>
 8004198:	4603      	mov	r3, r0
 800419a:	e00e      	b.n	80041ba <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 800419c:	4a0a      	ldr	r2, [pc, #40]	@ (80041c8 <dmp_enable_gyro_cal+0x5c>)
 800419e:	f107 0308 	add.w	r3, r7, #8
 80041a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80041a4:	c303      	stmia	r3!, {r0, r1}
 80041a6:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80041a8:	f107 0308 	add.w	r3, r7, #8
 80041ac:	461a      	mov	r2, r3
 80041ae:	2109      	movs	r1, #9
 80041b0:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80041b4:	f7fe ff5c 	bl	8003070 <mpu_write_mem>
 80041b8:	4603      	mov	r3, r0
    }
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3720      	adds	r7, #32
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	080111ec 	.word	0x080111ec
 80041c8:	080111f8 	.word	0x080111f8

080041cc <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	4603      	mov	r3, r0
 80041d4:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 80041d6:	79fb      	ldrb	r3, [r7, #7]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d008      	beq.n	80041ee <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 80041dc:	23c0      	movs	r3, #192	@ 0xc0
 80041de:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 80041e0:	23c2      	movs	r3, #194	@ 0xc2
 80041e2:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 80041e4:	23c4      	movs	r3, #196	@ 0xc4
 80041e6:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 80041e8:	23c6      	movs	r3, #198	@ 0xc6
 80041ea:	73fb      	strb	r3, [r7, #15]
 80041ec:	e006      	b.n	80041fc <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 80041ee:	f107 030c 	add.w	r3, r7, #12
 80041f2:	2204      	movs	r2, #4
 80041f4:	218b      	movs	r1, #139	@ 0x8b
 80041f6:	4618      	mov	r0, r3
 80041f8:	f00a fb26 	bl	800e848 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 80041fc:	f107 030c 	add.w	r3, r7, #12
 8004200:	461a      	mov	r2, r3
 8004202:	2104      	movs	r1, #4
 8004204:	f640 2098 	movw	r0, #2712	@ 0xa98
 8004208:	f7fe ff32 	bl	8003070 <mpu_write_mem>

    return mpu_reset_fifo();
 800420c:	f7fd f93e 	bl	800148c <mpu_reset_fifo>
 8004210:	4603      	mov	r3, r0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800421a:	b580      	push	{r7, lr}
 800421c:	b084      	sub	sp, #16
 800421e:	af00      	add	r7, sp, #0
 8004220:	4603      	mov	r3, r0
 8004222:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004224:	79fb      	ldrb	r3, [r7, #7]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d008      	beq.n	800423c <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 800422a:	2320      	movs	r3, #32
 800422c:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 800422e:	2328      	movs	r3, #40	@ 0x28
 8004230:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 8004232:	2330      	movs	r3, #48	@ 0x30
 8004234:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 8004236:	2338      	movs	r3, #56	@ 0x38
 8004238:	73fb      	strb	r3, [r7, #15]
 800423a:	e006      	b.n	800424a <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 800423c:	f107 030c 	add.w	r3, r7, #12
 8004240:	2204      	movs	r2, #4
 8004242:	21a3      	movs	r1, #163	@ 0xa3
 8004244:	4618      	mov	r0, r3
 8004246:	f00a faff 	bl	800e848 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 800424a:	f107 030c 	add.w	r3, r7, #12
 800424e:	461a      	mov	r2, r3
 8004250:	2104      	movs	r1, #4
 8004252:	f640 209e 	movw	r0, #2718	@ 0xa9e
 8004256:	f7fe ff0b 	bl	8003070 <mpu_write_mem>

    return mpu_reset_fifo();
 800425a:	f7fd f917 	bl	800148c <mpu_reset_fifo>
 800425e:	4603      	mov	r3, r0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	3303      	adds	r3, #3
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800427a:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	3303      	adds	r3, #3
 8004280:	781b      	ldrb	r3, [r3, #0]
 8004282:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004286:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3301      	adds	r3, #1
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	f003 0301 	and.w	r3, r3, #1
 8004292:	2b00      	cmp	r3, #0
 8004294:	d012      	beq.n	80042bc <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 8004296:	7bbb      	ldrb	r3, [r7, #14]
 8004298:	08db      	lsrs	r3, r3, #3
 800429a:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 800429c:	7bbb      	ldrb	r3, [r7, #14]
 800429e:	f003 0307 	and.w	r3, r3, #7
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	3301      	adds	r3, #1
 80042a6:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 80042a8:	4b10      	ldr	r3, [pc, #64]	@ (80042ec <decode_gesture+0x84>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d005      	beq.n	80042bc <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 80042b0:	4b0e      	ldr	r3, [pc, #56]	@ (80042ec <decode_gesture+0x84>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	7b39      	ldrb	r1, [r7, #12]
 80042b6:	7b7a      	ldrb	r2, [r7, #13]
 80042b8:	4610      	mov	r0, r2
 80042ba:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	3301      	adds	r3, #1
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	f003 0308 	and.w	r3, r3, #8
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00a      	beq.n	80042e0 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 80042ca:	4b08      	ldr	r3, [pc, #32]	@ (80042ec <decode_gesture+0x84>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d006      	beq.n	80042e0 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 80042d2:	4b06      	ldr	r3, [pc, #24]	@ (80042ec <decode_gesture+0x84>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	7bfa      	ldrb	r2, [r7, #15]
 80042d8:	0992      	lsrs	r2, r2, #6
 80042da:	b2d2      	uxtb	r2, r2
 80042dc:	4610      	mov	r0, r2
 80042de:	4798      	blx	r3
    }

    return 0;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	200002c4 	.word	0x200002c4

080042f0 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b092      	sub	sp, #72	@ 0x48
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]
 80042fc:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 80042fe:	2300      	movs	r3, #0
 8004300:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    sensors[0] = 0;
 8004304:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004306:	2200      	movs	r2, #0
 8004308:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 800430a:	4bb1      	ldr	r3, [pc, #708]	@ (80045d0 <dmp_read_fifo+0x2e0>)
 800430c:	7b9b      	ldrb	r3, [r3, #14]
 800430e:	4618      	mov	r0, r3
 8004310:	f107 0320 	add.w	r3, r7, #32
 8004314:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004316:	4619      	mov	r1, r3
 8004318:	f7fd fdf8 	bl	8001f0c <mpu_read_fifo_stream>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d002      	beq.n	8004328 <dmp_read_fifo+0x38>
        return -1;
 8004322:	f04f 33ff 	mov.w	r3, #4294967295
 8004326:	e14e      	b.n	80045c6 <dmp_read_fifo+0x2d6>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 8004328:	4ba9      	ldr	r3, [pc, #676]	@ (80045d0 <dmp_read_fifo+0x2e0>)
 800432a:	895b      	ldrh	r3, [r3, #10]
 800432c:	f003 0314 	and.w	r3, r3, #20
 8004330:	2b00      	cmp	r3, #0
 8004332:	f000 808a 	beq.w	800444a <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004336:	f897 3020 	ldrb.w	r3, [r7, #32]
 800433a:	061a      	lsls	r2, r3, #24
 800433c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004340:	041b      	lsls	r3, r3, #16
 8004342:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8004344:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004348:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800434a:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 800434c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004350:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004356:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800435a:	061a      	lsls	r2, r3, #24
 800435c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004360:	041b      	lsls	r3, r3, #16
 8004362:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004364:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004368:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800436a:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 800436c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004370:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004376:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004378:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800437a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800437e:	061a      	lsls	r2, r3, #24
 8004380:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004384:	041b      	lsls	r3, r3, #16
 8004386:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004388:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800438c:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800438e:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004390:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004394:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800439a:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800439c:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800439e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80043a2:	061a      	lsls	r2, r3, #24
 80043a4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80043a8:	041b      	lsls	r3, r3, #16
 80043aa:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80043ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80043b0:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80043b2:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80043b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80043b8:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80043be:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80043c0:	601a      	str	r2, [r3, #0]
        ii += 16;
 80043c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80043c6:	3310      	adds	r3, #16
 80043c8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	141b      	asrs	r3, r3, #16
 80043d2:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	3304      	adds	r3, #4
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	141b      	asrs	r3, r3, #16
 80043dc:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	3308      	adds	r3, #8
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	141b      	asrs	r3, r3, #16
 80043e6:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	330c      	adds	r3, #12
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	141b      	asrs	r3, r3, #16
 80043f0:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	fb03 f202 	mul.w	r2, r3, r2
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	6979      	ldr	r1, [r7, #20]
 80043fe:	fb01 f303 	mul.w	r3, r1, r3
 8004402:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	69b9      	ldr	r1, [r7, #24]
 8004408:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800440c:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	69f9      	ldr	r1, [r7, #28]
 8004412:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004416:	4413      	add	r3, r2
 8004418:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 800441a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800441c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004420:	db03      	blt.n	800442a <dmp_read_fifo+0x13a>
 8004422:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004424:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 8004428:	dd07      	ble.n	800443a <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 800442a:	f7fd f82f 	bl	800148c <mpu_reset_fifo>
            sensors[0] = 0;
 800442e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004430:	2200      	movs	r2, #0
 8004432:	801a      	strh	r2, [r3, #0]
            return -1;
 8004434:	f04f 33ff 	mov.w	r3, #4294967295
 8004438:	e0c5      	b.n	80045c6 <dmp_read_fifo+0x2d6>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 800443a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800443c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004440:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004444:	b21a      	sxth	r2, r3
 8004446:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004448:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800444a:	4b61      	ldr	r3, [pc, #388]	@ (80045d0 <dmp_read_fifo+0x2e0>)
 800444c:	895b      	ldrh	r3, [r3, #10]
 800444e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004452:	2b00      	cmp	r3, #0
 8004454:	d04f      	beq.n	80044f6 <dmp_read_fifo+0x206>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004456:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800445a:	3348      	adds	r3, #72	@ 0x48
 800445c:	443b      	add	r3, r7
 800445e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004462:	b21b      	sxth	r3, r3
 8004464:	021b      	lsls	r3, r3, #8
 8004466:	b21a      	sxth	r2, r3
 8004468:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800446c:	3301      	adds	r3, #1
 800446e:	3348      	adds	r3, #72	@ 0x48
 8004470:	443b      	add	r3, r7
 8004472:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004476:	b21b      	sxth	r3, r3
 8004478:	4313      	orrs	r3, r2
 800447a:	b21a      	sxth	r2, r3
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8004480:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004484:	3302      	adds	r3, #2
 8004486:	3348      	adds	r3, #72	@ 0x48
 8004488:	443b      	add	r3, r7
 800448a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800448e:	b21b      	sxth	r3, r3
 8004490:	021b      	lsls	r3, r3, #8
 8004492:	b219      	sxth	r1, r3
 8004494:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004498:	3303      	adds	r3, #3
 800449a:	3348      	adds	r3, #72	@ 0x48
 800449c:	443b      	add	r3, r7
 800449e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044a2:	b21a      	sxth	r2, r3
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	3302      	adds	r3, #2
 80044a8:	430a      	orrs	r2, r1
 80044aa:	b212      	sxth	r2, r2
 80044ac:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 80044ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044b2:	3304      	adds	r3, #4
 80044b4:	3348      	adds	r3, #72	@ 0x48
 80044b6:	443b      	add	r3, r7
 80044b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044bc:	b21b      	sxth	r3, r3
 80044be:	021b      	lsls	r3, r3, #8
 80044c0:	b219      	sxth	r1, r3
 80044c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044c6:	3305      	adds	r3, #5
 80044c8:	3348      	adds	r3, #72	@ 0x48
 80044ca:	443b      	add	r3, r7
 80044cc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044d0:	b21a      	sxth	r2, r3
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	3304      	adds	r3, #4
 80044d6:	430a      	orrs	r2, r1
 80044d8:	b212      	sxth	r2, r2
 80044da:	801a      	strh	r2, [r3, #0]
        ii += 6;
 80044dc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044e0:	3306      	adds	r3, #6
 80044e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 80044e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80044ec:	f043 0308 	orr.w	r3, r3, #8
 80044f0:	b21a      	sxth	r2, r3
 80044f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044f4:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80044f6:	4b36      	ldr	r3, [pc, #216]	@ (80045d0 <dmp_read_fifo+0x2e0>)
 80044f8:	895b      	ldrh	r3, [r3, #10]
 80044fa:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d04f      	beq.n	80045a2 <dmp_read_fifo+0x2b2>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004502:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004506:	3348      	adds	r3, #72	@ 0x48
 8004508:	443b      	add	r3, r7
 800450a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800450e:	b21b      	sxth	r3, r3
 8004510:	021b      	lsls	r3, r3, #8
 8004512:	b21a      	sxth	r2, r3
 8004514:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004518:	3301      	adds	r3, #1
 800451a:	3348      	adds	r3, #72	@ 0x48
 800451c:	443b      	add	r3, r7
 800451e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004522:	b21b      	sxth	r3, r3
 8004524:	4313      	orrs	r3, r2
 8004526:	b21a      	sxth	r2, r3
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800452c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004530:	3302      	adds	r3, #2
 8004532:	3348      	adds	r3, #72	@ 0x48
 8004534:	443b      	add	r3, r7
 8004536:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800453a:	b21b      	sxth	r3, r3
 800453c:	021b      	lsls	r3, r3, #8
 800453e:	b219      	sxth	r1, r3
 8004540:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004544:	3303      	adds	r3, #3
 8004546:	3348      	adds	r3, #72	@ 0x48
 8004548:	443b      	add	r3, r7
 800454a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800454e:	b21a      	sxth	r2, r3
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	3302      	adds	r3, #2
 8004554:	430a      	orrs	r2, r1
 8004556:	b212      	sxth	r2, r2
 8004558:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800455a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800455e:	3304      	adds	r3, #4
 8004560:	3348      	adds	r3, #72	@ 0x48
 8004562:	443b      	add	r3, r7
 8004564:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004568:	b21b      	sxth	r3, r3
 800456a:	021b      	lsls	r3, r3, #8
 800456c:	b219      	sxth	r1, r3
 800456e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004572:	3305      	adds	r3, #5
 8004574:	3348      	adds	r3, #72	@ 0x48
 8004576:	443b      	add	r3, r7
 8004578:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800457c:	b21a      	sxth	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	3304      	adds	r3, #4
 8004582:	430a      	orrs	r2, r1
 8004584:	b212      	sxth	r2, r2
 8004586:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8004588:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800458c:	3306      	adds	r3, #6
 800458e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 8004592:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004594:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004598:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800459c:	b21a      	sxth	r2, r3
 800459e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045a0:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80045a2:	4b0b      	ldr	r3, [pc, #44]	@ (80045d0 <dmp_read_fifo+0x2e0>)
 80045a4:	895b      	ldrh	r3, [r3, #10]
 80045a6:	f003 0303 	and.w	r3, r3, #3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d007      	beq.n	80045be <dmp_read_fifo+0x2ce>
        decode_gesture(fifo_data + ii);
 80045ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80045b2:	f107 0220 	add.w	r2, r7, #32
 80045b6:	4413      	add	r3, r2
 80045b8:	4618      	mov	r0, r3
 80045ba:	f7ff fe55 	bl	8004268 <decode_gesture>

    myget_ms(timestamp);
 80045be:	6838      	ldr	r0, [r7, #0]
 80045c0:	f7fe ff10 	bl	80033e4 <myget_ms>
    return 0;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3748      	adds	r7, #72	@ 0x48
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	200002c4 	.word	0x200002c4

080045d4 <run_self_test>:
#define DEFAULT_MPU_HZ (100)

#define q30 1073741824.0f

static int run_self_test(void)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b08a      	sub	sp, #40	@ 0x28
 80045d8:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 80045da:	f107 020c 	add.w	r2, r7, #12
 80045de:	f107 0318 	add.w	r3, r7, #24
 80045e2:	4611      	mov	r1, r2
 80045e4:	4618      	mov	r0, r3
 80045e6:	f7fe fc6f 	bl	8002ec8 <mpu_run_self_test>
 80045ea:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3) {
 80045ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ee:	2b03      	cmp	r3, #3
 80045f0:	d150      	bne.n	8004694 <run_self_test+0xc0>
        /* Test passed. We can trust the gyro data here, so let's push it down
         * to the DMP.
         */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 80045f2:	f107 0308 	add.w	r3, r7, #8
 80045f6:	4618      	mov	r0, r3
 80045f8:	f7fd fb14 	bl	8001c24 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	ee07 3a90 	vmov	s15, r3
 8004602:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004606:	edd7 7a02 	vldr	s15, [r7, #8]
 800460a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800460e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004612:	ee17 3a90 	vmov	r3, s15
 8004616:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	ee07 3a90 	vmov	s15, r3
 800461e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004622:	edd7 7a02 	vldr	s15, [r7, #8]
 8004626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800462a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800462e:	ee17 3a90 	vmov	r3, s15
 8004632:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8004634:	6a3b      	ldr	r3, [r7, #32]
 8004636:	ee07 3a90 	vmov	s15, r3
 800463a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800463e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004646:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800464a:	ee17 3a90 	vmov	r3, s15
 800464e:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8004650:	f107 0318 	add.w	r3, r7, #24
 8004654:	4618      	mov	r0, r3
 8004656:	f7fe ffcb 	bl	80035f0 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 800465a:	1dbb      	adds	r3, r7, #6
 800465c:	4618      	mov	r0, r3
 800465e:	f7fd fb19 	bl	8001c94 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	88fa      	ldrh	r2, [r7, #6]
 8004666:	fb02 f303 	mul.w	r3, r2, r3
 800466a:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	88fa      	ldrh	r2, [r7, #6]
 8004670:	fb02 f303 	mul.w	r3, r2, r3
 8004674:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	88fa      	ldrh	r2, [r7, #6]
 800467a:	fb02 f303 	mul.w	r3, r2, r3
 800467e:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 8004680:	f107 030c 	add.w	r3, r7, #12
 8004684:	4618      	mov	r0, r3
 8004686:	f7ff f8bd 	bl	8003804 <dmp_set_accel_bias>
		printf("setting bias succesfully ......\r\n");
 800468a:	4805      	ldr	r0, [pc, #20]	@ (80046a0 <run_self_test+0xcc>)
 800468c:	f009 ffec 	bl	800e668 <puts>
    }else
		{
			return -1;
		}
		return 0;
 8004690:	2300      	movs	r3, #0
 8004692:	e001      	b.n	8004698 <run_self_test+0xc4>
			return -1;
 8004694:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004698:	4618      	mov	r0, r3
 800469a:	3728      	adds	r7, #40	@ 0x28
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	0801121c 	.word	0x0801121c

080046a4 <inv_row_2_scale>:

static signed char gyro_orientation[9] = {-1, 0, 0,
                                           0,-1, 0,
                                           0, 0, 1};
static  unsigned short inv_row_2_scale(const signed char *row)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f993 3000 	ldrsb.w	r3, [r3]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	dd02      	ble.n	80046bc <inv_row_2_scale+0x18>
        b = 0;
 80046b6:	2300      	movs	r3, #0
 80046b8:	81fb      	strh	r3, [r7, #14]
 80046ba:	e02d      	b.n	8004718 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f993 3000 	ldrsb.w	r3, [r3]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	da02      	bge.n	80046cc <inv_row_2_scale+0x28>
        b = 4;
 80046c6:	2304      	movs	r3, #4
 80046c8:	81fb      	strh	r3, [r7, #14]
 80046ca:	e025      	b.n	8004718 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	3301      	adds	r3, #1
 80046d0:	f993 3000 	ldrsb.w	r3, [r3]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	dd02      	ble.n	80046de <inv_row_2_scale+0x3a>
        b = 1;
 80046d8:	2301      	movs	r3, #1
 80046da:	81fb      	strh	r3, [r7, #14]
 80046dc:	e01c      	b.n	8004718 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	3301      	adds	r3, #1
 80046e2:	f993 3000 	ldrsb.w	r3, [r3]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	da02      	bge.n	80046f0 <inv_row_2_scale+0x4c>
        b = 5;
 80046ea:	2305      	movs	r3, #5
 80046ec:	81fb      	strh	r3, [r7, #14]
 80046ee:	e013      	b.n	8004718 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	3302      	adds	r3, #2
 80046f4:	f993 3000 	ldrsb.w	r3, [r3]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	dd02      	ble.n	8004702 <inv_row_2_scale+0x5e>
        b = 2;
 80046fc:	2302      	movs	r3, #2
 80046fe:	81fb      	strh	r3, [r7, #14]
 8004700:	e00a      	b.n	8004718 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	3302      	adds	r3, #2
 8004706:	f993 3000 	ldrsb.w	r3, [r3]
 800470a:	2b00      	cmp	r3, #0
 800470c:	da02      	bge.n	8004714 <inv_row_2_scale+0x70>
        b = 6;
 800470e:	2306      	movs	r3, #6
 8004710:	81fb      	strh	r3, [r7, #14]
 8004712:	e001      	b.n	8004718 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8004714:	2307      	movs	r3, #7
 8004716:	81fb      	strh	r3, [r7, #14]
    return b;
 8004718:	89fb      	ldrh	r3, [r7, #14]
}
 800471a:	4618      	mov	r0, r3
 800471c:	3714      	adds	r7, #20
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr

08004726 <inv_orientation_matrix_to_scalar>:


static  unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8004726:	b580      	push	{r7, lr}
 8004728:	b084      	sub	sp, #16
 800472a:	af00      	add	r7, sp, #0
 800472c:	6078      	str	r0, [r7, #4]
    unsigned short scalar;
    scalar = inv_row_2_scale(mtx);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f7ff ffb8 	bl	80046a4 <inv_row_2_scale>
 8004734:	4603      	mov	r3, r0
 8004736:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	3303      	adds	r3, #3
 800473c:	4618      	mov	r0, r3
 800473e:	f7ff ffb1 	bl	80046a4 <inv_row_2_scale>
 8004742:	4603      	mov	r3, r0
 8004744:	00db      	lsls	r3, r3, #3
 8004746:	b21a      	sxth	r2, r3
 8004748:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800474c:	4313      	orrs	r3, r2
 800474e:	b21b      	sxth	r3, r3
 8004750:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	3306      	adds	r3, #6
 8004756:	4618      	mov	r0, r3
 8004758:	f7ff ffa4 	bl	80046a4 <inv_row_2_scale>
 800475c:	4603      	mov	r3, r0
 800475e:	019b      	lsls	r3, r3, #6
 8004760:	b21a      	sxth	r2, r3
 8004762:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004766:	4313      	orrs	r3, r2
 8004768:	b21b      	sxth	r3, r3
 800476a:	81fb      	strh	r3, [r7, #14]


    return scalar;
 800476c:	89fb      	ldrh	r3, [r7, #14]
}
 800476e:	4618      	mov	r0, r3
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
	...

08004778 <MPU6050_DMP_Init>:

int MPU6050_DMP_Init(void)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
	int result;
	//struct int_param_s int_param;
	result = mpu_init();
 800477e:	f7fc fcb7 	bl	80010f0 <mpu_init>
 8004782:	6078      	str	r0, [r7, #4]
	if(result != 0)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d002      	beq.n	8004790 <MPU6050_DMP_Init+0x18>
	{
		 return -1;
 800478a:	f04f 33ff 	mov.w	r3, #4294967295
 800478e:	e05d      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8004790:	2078      	movs	r0, #120	@ 0x78
 8004792:	f7fd fb21 	bl	8001dd8 <mpu_set_sensors>
 8004796:	6078      	str	r0, [r7, #4]
	if(result != 0)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <MPU6050_DMP_Init+0x2c>
	{
		 return -2;
 800479e:	f06f 0301 	mvn.w	r3, #1
 80047a2:	e053      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 80047a4:	2078      	movs	r0, #120	@ 0x78
 80047a6:	f7fd fac5 	bl	8001d34 <mpu_configure_fifo>
 80047aa:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <MPU6050_DMP_Init+0x40>
	{
		 return -3;
 80047b2:	f06f 0302 	mvn.w	r3, #2
 80047b6:	e049      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_set_sample_rate(DEFAULT_MPU_HZ);
 80047b8:	2064      	movs	r0, #100	@ 0x64
 80047ba:	f7fd f9c1 	bl	8001b40 <mpu_set_sample_rate>
 80047be:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d002      	beq.n	80047cc <MPU6050_DMP_Init+0x54>
	{
		 return -4;
 80047c6:	f06f 0303 	mvn.w	r3, #3
 80047ca:	e03f      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	
	result = dmp_load_motion_driver_firmware();
 80047cc:	f7fe fe14 	bl	80033f8 <dmp_load_motion_driver_firmware>
 80047d0:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d002      	beq.n	80047de <MPU6050_DMP_Init+0x66>
	{
		 return -5;
 80047d8:	f06f 0304 	mvn.w	r3, #4
 80047dc:	e036      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));
 80047de:	481d      	ldr	r0, [pc, #116]	@ (8004854 <MPU6050_DMP_Init+0xdc>)
 80047e0:	f7ff ffa1 	bl	8004726 <inv_orientation_matrix_to_scalar>
 80047e4:	4603      	mov	r3, r0
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fe fe16 	bl	8003418 <dmp_set_orientation>
 80047ec:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d002      	beq.n	80047fa <MPU6050_DMP_Init+0x82>
	{
		 return -6;
 80047f4:	f06f 0305 	mvn.w	r3, #5
 80047f8:	e028      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 80047fa:	f240 1073 	movw	r0, #371	@ 0x173
 80047fe:	f7ff fb8d 	bl	8003f1c <dmp_enable_feature>
 8004802:	6078      	str	r0, [r7, #4]
	        DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_CAL_GYRO |
	        DMP_FEATURE_GYRO_CAL);
	if(result != 0)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d002      	beq.n	8004810 <MPU6050_DMP_Init+0x98>
	{
		 return -7;
 800480a:	f06f 0306 	mvn.w	r3, #6
 800480e:	e01d      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 8004810:	2064      	movs	r0, #100	@ 0x64
 8004812:	f7ff f8f9 	bl	8003a08 <dmp_set_fifo_rate>
 8004816:	6078      	str	r0, [r7, #4]
	if(result != 0)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d002      	beq.n	8004824 <MPU6050_DMP_Init+0xac>
	{
		 return -8;
 800481e:	f06f 0307 	mvn.w	r3, #7
 8004822:	e013      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = run_self_test();
 8004824:	f7ff fed6 	bl	80045d4 <run_self_test>
 8004828:	6078      	str	r0, [r7, #4]
	if(result != 0)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d002      	beq.n	8004836 <MPU6050_DMP_Init+0xbe>
	{
		 return -9;
 8004830:	f06f 0308 	mvn.w	r3, #8
 8004834:	e00a      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_set_dmp_state(1);
 8004836:	2001      	movs	r0, #1
 8004838:	f7fe fd6e 	bl	8003318 <mpu_set_dmp_state>
 800483c:	6078      	str	r0, [r7, #4]
	if(result != 0)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d002      	beq.n	800484a <MPU6050_DMP_Init+0xd2>
	{
		 return -10;
 8004844:	f06f 0309 	mvn.w	r3, #9
 8004848:	e000      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	return 0;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	2000002c 	.word	0x2000002c

08004858 <MPU6050_DMP_Get_Data>:

int MPU6050_DMP_Get_Data(float *Pitch,float *Roll,float *Yaw)
{
 8004858:	b5b0      	push	{r4, r5, r7, lr}
 800485a:	b094      	sub	sp, #80	@ 0x50
 800485c:	af02      	add	r7, sp, #8
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
	float q0 = 0.0f;
 8004864:	f04f 0300 	mov.w	r3, #0
 8004868:	647b      	str	r3, [r7, #68]	@ 0x44
	float q1 = 0.0f;
 800486a:	f04f 0300 	mov.w	r3, #0
 800486e:	643b      	str	r3, [r7, #64]	@ 0x40
	float q2 = 0.0f;
 8004870:	f04f 0300 	mov.w	r3, #0
 8004874:	63fb      	str	r3, [r7, #60]	@ 0x3c
	float q3 = 0.0f;
 8004876:	f04f 0300 	mov.w	r3, #0
 800487a:	63bb      	str	r3, [r7, #56]	@ 0x38
	short accel[3]; 
	long quat[4];
  unsigned long timestamp;
	short sensors;
	unsigned char more;
	if(dmp_read_fifo(gyro,accel,quat,&timestamp,&sensors,&more))
 800487c:	f107 0414 	add.w	r4, r7, #20
 8004880:	f107 0218 	add.w	r2, r7, #24
 8004884:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8004888:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800488c:	f107 0311 	add.w	r3, r7, #17
 8004890:	9301      	str	r3, [sp, #4]
 8004892:	f107 0312 	add.w	r3, r7, #18
 8004896:	9300      	str	r3, [sp, #0]
 8004898:	4623      	mov	r3, r4
 800489a:	f7ff fd29 	bl	80042f0 <dmp_read_fifo>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d002      	beq.n	80048aa <MPU6050_DMP_Get_Data+0x52>
	{
		return -1;
 80048a4:	f04f 33ff 	mov.w	r3, #4294967295
 80048a8:	e0f6      	b.n	8004a98 <MPU6050_DMP_Get_Data+0x240>
	}
	if(sensors & INV_WXYZ_QUAT)
 80048aa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 80ee 	beq.w	8004a96 <MPU6050_DMP_Get_Data+0x23e>
	{
		q0=quat[0] / q30;
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	ee07 3a90 	vmov	s15, r3
 80048c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048c4:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8004aa8 <MPU6050_DMP_Get_Data+0x250>
 80048c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048cc:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		q1=quat[1] / q30;
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	ee07 3a90 	vmov	s15, r3
 80048d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048da:	eddf 6a73 	vldr	s13, [pc, #460]	@ 8004aa8 <MPU6050_DMP_Get_Data+0x250>
 80048de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048e2:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		q2=quat[2] / q30;
 80048e6:	6a3b      	ldr	r3, [r7, #32]
 80048e8:	ee07 3a90 	vmov	s15, r3
 80048ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048f0:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 8004aa8 <MPU6050_DMP_Get_Data+0x250>
 80048f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048f8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		q3=quat[3] / q30;
 80048fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fe:	ee07 3a90 	vmov	s15, r3
 8004902:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004906:	eddf 6a68 	vldr	s13, [pc, #416]	@ 8004aa8 <MPU6050_DMP_Get_Data+0x250>
 800490a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800490e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		
		*Pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3; 	
 8004912:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004916:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800491a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800491e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004922:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004926:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800492a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800492e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004932:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004936:	ee77 7a27 	vadd.f32	s15, s14, s15
 800493a:	ee17 0a90 	vmov	r0, s15
 800493e:	f7fb fe03 	bl	8000548 <__aeabi_f2d>
 8004942:	4602      	mov	r2, r0
 8004944:	460b      	mov	r3, r1
 8004946:	ec43 2b10 	vmov	d0, r2, r3
 800494a:	f00b fe0f 	bl	801056c <asin>
 800494e:	ec51 0b10 	vmov	r0, r1, d0
 8004952:	a353      	add	r3, pc, #332	@ (adr r3, 8004aa0 <MPU6050_DMP_Get_Data+0x248>)
 8004954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004958:	f7fb fe4e 	bl	80005f8 <__aeabi_dmul>
 800495c:	4602      	mov	r2, r0
 800495e:	460b      	mov	r3, r1
 8004960:	4610      	mov	r0, r2
 8004962:	4619      	mov	r1, r3
 8004964:	f7fc f920 	bl	8000ba8 <__aeabi_d2f>
 8004968:	4602      	mov	r2, r0
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	601a      	str	r2, [r3, #0]
		*Roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3; // roll
 800496e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004972:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004976:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800497a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800497e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004982:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8004986:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800498a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800498e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004992:	ee17 0a90 	vmov	r0, s15
 8004996:	f7fb fdd7 	bl	8000548 <__aeabi_f2d>
 800499a:	4604      	mov	r4, r0
 800499c:	460d      	mov	r5, r1
 800499e:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80049a2:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80049a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80049aa:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80049ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80049b2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80049b6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80049ba:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80049be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80049ce:	ee17 0a90 	vmov	r0, s15
 80049d2:	f7fb fdb9 	bl	8000548 <__aeabi_f2d>
 80049d6:	4602      	mov	r2, r0
 80049d8:	460b      	mov	r3, r1
 80049da:	ec43 2b11 	vmov	d1, r2, r3
 80049de:	ec45 4b10 	vmov	d0, r4, r5
 80049e2:	f00b fdf7 	bl	80105d4 <atan2>
 80049e6:	ec51 0b10 	vmov	r0, r1, d0
 80049ea:	a32d      	add	r3, pc, #180	@ (adr r3, 8004aa0 <MPU6050_DMP_Get_Data+0x248>)
 80049ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f0:	f7fb fe02 	bl	80005f8 <__aeabi_dmul>
 80049f4:	4602      	mov	r2, r0
 80049f6:	460b      	mov	r3, r1
 80049f8:	4610      	mov	r0, r2
 80049fa:	4619      	mov	r1, r3
 80049fc:	f7fc f8d4 	bl	8000ba8 <__aeabi_d2f>
 8004a00:	4602      	mov	r2, r0
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	601a      	str	r2, [r3, #0]
		*Yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 8004a06:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8004a0a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a12:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8004a16:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004a1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a22:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004a26:	ee17 0a90 	vmov	r0, s15
 8004a2a:	f7fb fd8d 	bl	8000548 <__aeabi_f2d>
 8004a2e:	4604      	mov	r4, r0
 8004a30:	460d      	mov	r5, r1
 8004a32:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004a36:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004a3a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004a3e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a46:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a4a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004a52:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004a56:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a5e:	ee17 0a90 	vmov	r0, s15
 8004a62:	f7fb fd71 	bl	8000548 <__aeabi_f2d>
 8004a66:	4602      	mov	r2, r0
 8004a68:	460b      	mov	r3, r1
 8004a6a:	ec43 2b11 	vmov	d1, r2, r3
 8004a6e:	ec45 4b10 	vmov	d0, r4, r5
 8004a72:	f00b fdaf 	bl	80105d4 <atan2>
 8004a76:	ec51 0b10 	vmov	r0, r1, d0
 8004a7a:	a309      	add	r3, pc, #36	@ (adr r3, 8004aa0 <MPU6050_DMP_Get_Data+0x248>)
 8004a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a80:	f7fb fdba 	bl	80005f8 <__aeabi_dmul>
 8004a84:	4602      	mov	r2, r0
 8004a86:	460b      	mov	r3, r1
 8004a88:	4610      	mov	r0, r2
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	f7fc f88c 	bl	8000ba8 <__aeabi_d2f>
 8004a90:	4602      	mov	r2, r0
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	601a      	str	r2, [r3, #0]
	}
	return 0;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3748      	adds	r7, #72	@ 0x48
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bdb0      	pop	{r4, r5, r7, pc}
 8004aa0:	66666666 	.word	0x66666666
 8004aa4:	404ca666 	.word	0x404ca666
 8004aa8:	4e800000 	.word	0x4e800000

08004aac <OLED_I2C_Init>:
// #define OLED_W_SCL(x) HAL_GPIO_WritePin(GPIOB, SCL_Pin, (GPIO_PinState)(x))
// #define OLED_W_SDA(x) HAL_GPIO_WritePin(GPIOB, SDA_Pin, (GPIO_PinState)(x))

/**/
void OLED_I2C_Init(void)
{
 8004aac:	b480      	push	{r7}
 8004aae:	af00      	add	r7, sp, #0
	// I2C1GPIO
	// CubeMXI2C1
}
 8004ab0:	bf00      	nop
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
	...

08004abc <OLED_WriteCommand>:
 * @brief  OLED
 * @param  Command 
 * @retval 
 */
void OLED_WriteCommand(uint8_t Command)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b086      	sub	sp, #24
 8004ac0:	af02      	add	r7, sp, #8
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	71fb      	strb	r3, [r7, #7]
	uint8_t buf[2] = {0x00, Command}; // 0x00
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	733b      	strb	r3, [r7, #12]
 8004aca:	79fb      	ldrb	r3, [r7, #7]
 8004acc:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS, buf, 2, 100);
 8004ace:	f107 020c 	add.w	r2, r7, #12
 8004ad2:	2364      	movs	r3, #100	@ 0x64
 8004ad4:	9300      	str	r3, [sp, #0]
 8004ad6:	2302      	movs	r3, #2
 8004ad8:	2178      	movs	r1, #120	@ 0x78
 8004ada:	4803      	ldr	r0, [pc, #12]	@ (8004ae8 <OLED_WriteCommand+0x2c>)
 8004adc:	f005 fa96 	bl	800a00c <HAL_I2C_Master_Transmit>
}
 8004ae0:	bf00      	nop
 8004ae2:	3710      	adds	r7, #16
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	200002d4 	.word	0x200002d4

08004aec <OLED_WriteData>:
 * @brief  OLED
 * @param  Data 
 * @retval 
 */
void OLED_WriteData(uint8_t Data)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af02      	add	r7, sp, #8
 8004af2:	4603      	mov	r3, r0
 8004af4:	71fb      	strb	r3, [r7, #7]
	uint8_t buf[2] = {0x40, Data}; // 0x40
 8004af6:	2340      	movs	r3, #64	@ 0x40
 8004af8:	733b      	strb	r3, [r7, #12]
 8004afa:	79fb      	ldrb	r3, [r7, #7]
 8004afc:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS, buf, 2, 100);
 8004afe:	f107 020c 	add.w	r2, r7, #12
 8004b02:	2364      	movs	r3, #100	@ 0x64
 8004b04:	9300      	str	r3, [sp, #0]
 8004b06:	2302      	movs	r3, #2
 8004b08:	2178      	movs	r1, #120	@ 0x78
 8004b0a:	4803      	ldr	r0, [pc, #12]	@ (8004b18 <OLED_WriteData+0x2c>)
 8004b0c:	f005 fa7e 	bl	800a00c <HAL_I2C_Master_Transmit>
}
 8004b10:	bf00      	nop
 8004b12:	3710      	adds	r7, #16
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	200002d4 	.word	0x200002d4

08004b1c <OLED_SetCursor>:
 * @param  Y 0~7
 * @param  X 0~127
 * @retval 
 */
void OLED_SetCursor(uint8_t Y, uint8_t X)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	4603      	mov	r3, r0
 8004b24:	460a      	mov	r2, r1
 8004b26:	71fb      	strb	r3, [r7, #7]
 8004b28:	4613      	mov	r3, r2
 8004b2a:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0xB0 | Y);				 //Y
 8004b2c:	79fb      	ldrb	r3, [r7, #7]
 8004b2e:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7ff ffc1 	bl	8004abc <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4)); //X4
 8004b3a:	79bb      	ldrb	r3, [r7, #6]
 8004b3c:	091b      	lsrs	r3, r3, #4
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	f043 0310 	orr.w	r3, r3, #16
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7ff ffb8 	bl	8004abc <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));		 //X4
 8004b4c:	79bb      	ldrb	r3, [r7, #6]
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	4618      	mov	r0, r3
 8004b56:	f7ff ffb1 	bl	8004abc <OLED_WriteCommand>
}
 8004b5a:	bf00      	nop
 8004b5c:	3708      	adds	r7, #8
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}

08004b62 <OLED_Clear>:
 * @brief  OLED
 * @param  
 * @retval 
 */
void OLED_Clear(void)
{
 8004b62:	b580      	push	{r7, lr}
 8004b64:	b082      	sub	sp, #8
 8004b66:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for (j = 0; j < 8; j++)
 8004b68:	2300      	movs	r3, #0
 8004b6a:	71bb      	strb	r3, [r7, #6]
 8004b6c:	e014      	b.n	8004b98 <OLED_Clear+0x36>
	{
		OLED_SetCursor(j, 0);
 8004b6e:	79bb      	ldrb	r3, [r7, #6]
 8004b70:	2100      	movs	r1, #0
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7ff ffd2 	bl	8004b1c <OLED_SetCursor>
		for (i = 0; i < 128; i++)
 8004b78:	2300      	movs	r3, #0
 8004b7a:	71fb      	strb	r3, [r7, #7]
 8004b7c:	e005      	b.n	8004b8a <OLED_Clear+0x28>
		{
			OLED_WriteData(0x00);
 8004b7e:	2000      	movs	r0, #0
 8004b80:	f7ff ffb4 	bl	8004aec <OLED_WriteData>
		for (i = 0; i < 128; i++)
 8004b84:	79fb      	ldrb	r3, [r7, #7]
 8004b86:	3301      	adds	r3, #1
 8004b88:	71fb      	strb	r3, [r7, #7]
 8004b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	daf5      	bge.n	8004b7e <OLED_Clear+0x1c>
	for (j = 0; j < 8; j++)
 8004b92:	79bb      	ldrb	r3, [r7, #6]
 8004b94:	3301      	adds	r3, #1
 8004b96:	71bb      	strb	r3, [r7, #6]
 8004b98:	79bb      	ldrb	r3, [r7, #6]
 8004b9a:	2b07      	cmp	r3, #7
 8004b9c:	d9e7      	bls.n	8004b6e <OLED_Clear+0xc>
		}
	}
}
 8004b9e:	bf00      	nop
 8004ba0:	bf00      	nop
 8004ba2:	3708      	adds	r7, #8
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <OLED_Clear_Part>:
 * @param  start 1~16
 * @param  end 1~16
 * @retval 
 */
void OLED_Clear_Part(uint8_t Line, uint8_t start, uint8_t end)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	4603      	mov	r3, r0
 8004bb0:	71fb      	strb	r3, [r7, #7]
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	71bb      	strb	r3, [r7, #6]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	717b      	strb	r3, [r7, #5]
	uint8_t i, Column;
	for (Column = start; Column <= end; Column++)
 8004bba:	79bb      	ldrb	r3, [r7, #6]
 8004bbc:	73bb      	strb	r3, [r7, #14]
 8004bbe:	e036      	b.n	8004c2e <OLED_Clear_Part+0x86>
	{
		OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8); //
 8004bc0:	79fb      	ldrb	r3, [r7, #7]
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	005b      	lsls	r3, r3, #1
 8004bc8:	b2da      	uxtb	r2, r3
 8004bca:	7bbb      	ldrb	r3, [r7, #14]
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	00db      	lsls	r3, r3, #3
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	4610      	mov	r0, r2
 8004bd8:	f7ff ffa0 	bl	8004b1c <OLED_SetCursor>
		for (i = 0; i < 8; i++)
 8004bdc:	2300      	movs	r3, #0
 8004bde:	73fb      	strb	r3, [r7, #15]
 8004be0:	e005      	b.n	8004bee <OLED_Clear_Part+0x46>
		{
			OLED_WriteData(0x00); //
 8004be2:	2000      	movs	r0, #0
 8004be4:	f7ff ff82 	bl	8004aec <OLED_WriteData>
		for (i = 0; i < 8; i++)
 8004be8:	7bfb      	ldrb	r3, [r7, #15]
 8004bea:	3301      	adds	r3, #1
 8004bec:	73fb      	strb	r3, [r7, #15]
 8004bee:	7bfb      	ldrb	r3, [r7, #15]
 8004bf0:	2b07      	cmp	r3, #7
 8004bf2:	d9f6      	bls.n	8004be2 <OLED_Clear_Part+0x3a>
		}
		OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8); //
 8004bf4:	79fb      	ldrb	r3, [r7, #7]
 8004bf6:	005b      	lsls	r3, r3, #1
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	b2da      	uxtb	r2, r3
 8004bfe:	7bbb      	ldrb	r3, [r7, #14]
 8004c00:	3b01      	subs	r3, #1
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	00db      	lsls	r3, r3, #3
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	4619      	mov	r1, r3
 8004c0a:	4610      	mov	r0, r2
 8004c0c:	f7ff ff86 	bl	8004b1c <OLED_SetCursor>
		for (i = 0; i < 8; i++)
 8004c10:	2300      	movs	r3, #0
 8004c12:	73fb      	strb	r3, [r7, #15]
 8004c14:	e005      	b.n	8004c22 <OLED_Clear_Part+0x7a>
		{
			OLED_WriteData(0x00); //
 8004c16:	2000      	movs	r0, #0
 8004c18:	f7ff ff68 	bl	8004aec <OLED_WriteData>
		for (i = 0; i < 8; i++)
 8004c1c:	7bfb      	ldrb	r3, [r7, #15]
 8004c1e:	3301      	adds	r3, #1
 8004c20:	73fb      	strb	r3, [r7, #15]
 8004c22:	7bfb      	ldrb	r3, [r7, #15]
 8004c24:	2b07      	cmp	r3, #7
 8004c26:	d9f6      	bls.n	8004c16 <OLED_Clear_Part+0x6e>
	for (Column = start; Column <= end; Column++)
 8004c28:	7bbb      	ldrb	r3, [r7, #14]
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	73bb      	strb	r3, [r7, #14]
 8004c2e:	7bba      	ldrb	r2, [r7, #14]
 8004c30:	797b      	ldrb	r3, [r7, #5]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d9c4      	bls.n	8004bc0 <OLED_Clear_Part+0x18>
		}
	}
}
 8004c36:	bf00      	nop
 8004c38:	bf00      	nop
 8004c3a:	3710      	adds	r7, #16
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <OLED_ShowChar>:
 * @param  Column 1~16
 * @param  Char ASCII
 * @retval 
 */
void OLED_ShowChar(uint8_t Line, uint8_t Column, char Char)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	4603      	mov	r3, r0
 8004c48:	71fb      	strb	r3, [r7, #7]
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	71bb      	strb	r3, [r7, #6]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8); //
 8004c52:	79fb      	ldrb	r3, [r7, #7]
 8004c54:	3b01      	subs	r3, #1
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	005b      	lsls	r3, r3, #1
 8004c5a:	b2da      	uxtb	r2, r3
 8004c5c:	79bb      	ldrb	r3, [r7, #6]
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	00db      	lsls	r3, r3, #3
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	4619      	mov	r1, r3
 8004c68:	4610      	mov	r0, r2
 8004c6a:	f7ff ff57 	bl	8004b1c <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8004c6e:	2300      	movs	r3, #0
 8004c70:	73fb      	strb	r3, [r7, #15]
 8004c72:	e00e      	b.n	8004c92 <OLED_ShowChar+0x52>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i]); //
 8004c74:	797b      	ldrb	r3, [r7, #5]
 8004c76:	f1a3 0220 	sub.w	r2, r3, #32
 8004c7a:	7bfb      	ldrb	r3, [r7, #15]
 8004c7c:	491b      	ldr	r1, [pc, #108]	@ (8004cec <OLED_ShowChar+0xac>)
 8004c7e:	0112      	lsls	r2, r2, #4
 8004c80:	440a      	add	r2, r1
 8004c82:	4413      	add	r3, r2
 8004c84:	781b      	ldrb	r3, [r3, #0]
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7ff ff30 	bl	8004aec <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8004c8c:	7bfb      	ldrb	r3, [r7, #15]
 8004c8e:	3301      	adds	r3, #1
 8004c90:	73fb      	strb	r3, [r7, #15]
 8004c92:	7bfb      	ldrb	r3, [r7, #15]
 8004c94:	2b07      	cmp	r3, #7
 8004c96:	d9ed      	bls.n	8004c74 <OLED_ShowChar+0x34>
	}
	OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8); //
 8004c98:	79fb      	ldrb	r3, [r7, #7]
 8004c9a:	005b      	lsls	r3, r3, #1
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	3b01      	subs	r3, #1
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	79bb      	ldrb	r3, [r7, #6]
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	00db      	lsls	r3, r3, #3
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	4619      	mov	r1, r3
 8004cae:	4610      	mov	r0, r2
 8004cb0:	f7ff ff34 	bl	8004b1c <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	73fb      	strb	r3, [r7, #15]
 8004cb8:	e00f      	b.n	8004cda <OLED_ShowChar+0x9a>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i + 8]); //
 8004cba:	797b      	ldrb	r3, [r7, #5]
 8004cbc:	f1a3 0220 	sub.w	r2, r3, #32
 8004cc0:	7bfb      	ldrb	r3, [r7, #15]
 8004cc2:	3308      	adds	r3, #8
 8004cc4:	4909      	ldr	r1, [pc, #36]	@ (8004cec <OLED_ShowChar+0xac>)
 8004cc6:	0112      	lsls	r2, r2, #4
 8004cc8:	440a      	add	r2, r1
 8004cca:	4413      	add	r3, r2
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f7ff ff0c 	bl	8004aec <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8004cd4:	7bfb      	ldrb	r3, [r7, #15]
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	73fb      	strb	r3, [r7, #15]
 8004cda:	7bfb      	ldrb	r3, [r7, #15]
 8004cdc:	2b07      	cmp	r3, #7
 8004cde:	d9ec      	bls.n	8004cba <OLED_ShowChar+0x7a>
	}
}
 8004ce0:	bf00      	nop
 8004ce2:	bf00      	nop
 8004ce4:	3710      	adds	r7, #16
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	08011eb4 	.word	0x08011eb4

08004cf0 <OLED_ShowString>:
 * @param  Column 1~16
 * @param  String ASCII
 * @retval 
 */
void OLED_ShowString(uint8_t Line, uint8_t Column, char *String)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	603a      	str	r2, [r7, #0]
 8004cfa:	71fb      	strb	r3, [r7, #7]
 8004cfc:	460b      	mov	r3, r1
 8004cfe:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	for (i = 0; String[i] != '\0'; i++)
 8004d00:	2300      	movs	r3, #0
 8004d02:	73fb      	strb	r3, [r7, #15]
 8004d04:	e00e      	b.n	8004d24 <OLED_ShowString+0x34>
	{
		OLED_ShowChar(Line, Column + i, String[i]);
 8004d06:	79ba      	ldrb	r2, [r7, #6]
 8004d08:	7bfb      	ldrb	r3, [r7, #15]
 8004d0a:	4413      	add	r3, r2
 8004d0c:	b2d9      	uxtb	r1, r3
 8004d0e:	7bfb      	ldrb	r3, [r7, #15]
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	4413      	add	r3, r2
 8004d14:	781a      	ldrb	r2, [r3, #0]
 8004d16:	79fb      	ldrb	r3, [r7, #7]
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f7ff ff91 	bl	8004c40 <OLED_ShowChar>
	for (i = 0; String[i] != '\0'; i++)
 8004d1e:	7bfb      	ldrb	r3, [r7, #15]
 8004d20:	3301      	adds	r3, #1
 8004d22:	73fb      	strb	r3, [r7, #15]
 8004d24:	7bfb      	ldrb	r3, [r7, #15]
 8004d26:	683a      	ldr	r2, [r7, #0]
 8004d28:	4413      	add	r3, r2
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1ea      	bne.n	8004d06 <OLED_ShowString+0x16>
	}
}
 8004d30:	bf00      	nop
 8004d32:	bf00      	nop
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <OLED_Pow>:
/**
 * @brief  OLED
 * @retval XY
 */
uint32_t OLED_Pow(uint32_t X, uint32_t Y)
{
 8004d3a:	b480      	push	{r7}
 8004d3c:	b085      	sub	sp, #20
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
 8004d42:	6039      	str	r1, [r7, #0]
	uint32_t Result = 1;
 8004d44:	2301      	movs	r3, #1
 8004d46:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8004d48:	e004      	b.n	8004d54 <OLED_Pow+0x1a>
	{
		Result *= X;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	fb02 f303 	mul.w	r3, r2, r3
 8004d52:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	1e5a      	subs	r2, r3, #1
 8004d58:	603a      	str	r2, [r7, #0]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d1f5      	bne.n	8004d4a <OLED_Pow+0x10>
	}
	return Result;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <OLED_ShowNum>:
 * @param  Number 0~4294967295
 * @param  Length 1~10
 * @retval 
 */
void OLED_ShowNum(uint8_t Line, uint8_t Column, uint32_t Number, uint8_t Length)
{
 8004d6c:	b590      	push	{r4, r7, lr}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	603a      	str	r2, [r7, #0]
 8004d74:	461a      	mov	r2, r3
 8004d76:	4603      	mov	r3, r0
 8004d78:	71fb      	strb	r3, [r7, #7]
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	71bb      	strb	r3, [r7, #6]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	for (i = 0; i < Length; i++)
 8004d82:	2300      	movs	r3, #0
 8004d84:	73fb      	strb	r3, [r7, #15]
 8004d86:	e023      	b.n	8004dd0 <OLED_ShowNum+0x64>
	{
		OLED_ShowChar(Line, Column + i, Number / OLED_Pow(10, Length - i - 1) % 10 + '0');
 8004d88:	79ba      	ldrb	r2, [r7, #6]
 8004d8a:	7bfb      	ldrb	r3, [r7, #15]
 8004d8c:	4413      	add	r3, r2
 8004d8e:	b2dc      	uxtb	r4, r3
 8004d90:	797a      	ldrb	r2, [r7, #5]
 8004d92:	7bfb      	ldrb	r3, [r7, #15]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	3b01      	subs	r3, #1
 8004d98:	4619      	mov	r1, r3
 8004d9a:	200a      	movs	r0, #10
 8004d9c:	f7ff ffcd 	bl	8004d3a <OLED_Pow>
 8004da0:	4602      	mov	r2, r0
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	fbb3 f1f2 	udiv	r1, r3, r2
 8004da8:	4b0e      	ldr	r3, [pc, #56]	@ (8004de4 <OLED_ShowNum+0x78>)
 8004daa:	fba3 2301 	umull	r2, r3, r3, r1
 8004dae:	08da      	lsrs	r2, r3, #3
 8004db0:	4613      	mov	r3, r2
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	4413      	add	r3, r2
 8004db6:	005b      	lsls	r3, r3, #1
 8004db8:	1aca      	subs	r2, r1, r3
 8004dba:	b2d3      	uxtb	r3, r2
 8004dbc:	3330      	adds	r3, #48	@ 0x30
 8004dbe:	b2da      	uxtb	r2, r3
 8004dc0:	79fb      	ldrb	r3, [r7, #7]
 8004dc2:	4621      	mov	r1, r4
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7ff ff3b 	bl	8004c40 <OLED_ShowChar>
	for (i = 0; i < Length; i++)
 8004dca:	7bfb      	ldrb	r3, [r7, #15]
 8004dcc:	3301      	adds	r3, #1
 8004dce:	73fb      	strb	r3, [r7, #15]
 8004dd0:	7bfa      	ldrb	r2, [r7, #15]
 8004dd2:	797b      	ldrb	r3, [r7, #5]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d3d7      	bcc.n	8004d88 <OLED_ShowNum+0x1c>
	}
}
 8004dd8:	bf00      	nop
 8004dda:	bf00      	nop
 8004ddc:	3714      	adds	r7, #20
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd90      	pop	{r4, r7, pc}
 8004de2:	bf00      	nop
 8004de4:	cccccccd 	.word	0xcccccccd

08004de8 <OLED_Init>:
 * @brief  OLED
 * @param  
 * @retval 
 */
void OLED_Init(void)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	af00      	add	r7, sp, #0
	// 
	HAL_Delay(100);  // HAL_Delayfor
 8004dec:	2064      	movs	r0, #100	@ 0x64
 8004dee:	f004 fc1b 	bl	8009628 <HAL_Delay>

	// I2C
	OLED_I2C_Init();
 8004df2:	f7ff fe5b 	bl	8004aac <OLED_I2C_Init>

	// OLED
	HAL_Delay(100);
 8004df6:	2064      	movs	r0, #100	@ 0x64
 8004df8:	f004 fc16 	bl	8009628 <HAL_Delay>

	OLED_WriteCommand(0xAE); //
 8004dfc:	20ae      	movs	r0, #174	@ 0xae
 8004dfe:	f7ff fe5d 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0xD5); ///
 8004e02:	20d5      	movs	r0, #213	@ 0xd5
 8004e04:	f7ff fe5a 	bl	8004abc <OLED_WriteCommand>
	OLED_WriteCommand(0x80);
 8004e08:	2080      	movs	r0, #128	@ 0x80
 8004e0a:	f7ff fe57 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0xA8); //
 8004e0e:	20a8      	movs	r0, #168	@ 0xa8
 8004e10:	f7ff fe54 	bl	8004abc <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 8004e14:	203f      	movs	r0, #63	@ 0x3f
 8004e16:	f7ff fe51 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0xD3); //
 8004e1a:	20d3      	movs	r0, #211	@ 0xd3
 8004e1c:	f7ff fe4e 	bl	8004abc <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 8004e20:	2000      	movs	r0, #0
 8004e22:	f7ff fe4b 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0x40); //
 8004e26:	2040      	movs	r0, #64	@ 0x40
 8004e28:	f7ff fe48 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0xA1); //0xA1 0xA0
 8004e2c:	20a1      	movs	r0, #161	@ 0xa1
 8004e2e:	f7ff fe45 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0xC8); //0xC8 0xC0
 8004e32:	20c8      	movs	r0, #200	@ 0xc8
 8004e34:	f7ff fe42 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0xDA); //COM
 8004e38:	20da      	movs	r0, #218	@ 0xda
 8004e3a:	f7ff fe3f 	bl	8004abc <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 8004e3e:	2012      	movs	r0, #18
 8004e40:	f7ff fe3c 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0x81); //
 8004e44:	2081      	movs	r0, #129	@ 0x81
 8004e46:	f7ff fe39 	bl	8004abc <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);
 8004e4a:	20cf      	movs	r0, #207	@ 0xcf
 8004e4c:	f7ff fe36 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0xD9); //
 8004e50:	20d9      	movs	r0, #217	@ 0xd9
 8004e52:	f7ff fe33 	bl	8004abc <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 8004e56:	20f1      	movs	r0, #241	@ 0xf1
 8004e58:	f7ff fe30 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0xDB); //VCOMH
 8004e5c:	20db      	movs	r0, #219	@ 0xdb
 8004e5e:	f7ff fe2d 	bl	8004abc <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 8004e62:	2030      	movs	r0, #48	@ 0x30
 8004e64:	f7ff fe2a 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0xA4); ///
 8004e68:	20a4      	movs	r0, #164	@ 0xa4
 8004e6a:	f7ff fe27 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0xA6); ///
 8004e6e:	20a6      	movs	r0, #166	@ 0xa6
 8004e70:	f7ff fe24 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0x8D); //
 8004e74:	208d      	movs	r0, #141	@ 0x8d
 8004e76:	f7ff fe21 	bl	8004abc <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 8004e7a:	2014      	movs	r0, #20
 8004e7c:	f7ff fe1e 	bl	8004abc <OLED_WriteCommand>

	OLED_WriteCommand(0xAF); //
 8004e80:	20af      	movs	r0, #175	@ 0xaf
 8004e82:	f7ff fe1b 	bl	8004abc <OLED_WriteCommand>

	OLED_Clear(); // OLED
 8004e86:	f7ff fe6c 	bl	8004b62 <OLED_Clear>
	
	// 
	HAL_Delay(100);
 8004e8a:	2064      	movs	r0, #100	@ 0x64
 8004e8c:	f004 fbcc 	bl	8009628 <HAL_Delay>
}
 8004e90:	bf00      	nop
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <Servo_Init>:
// APB2=84MHzTIMx84MHz
#define TIMER_CLK_FREQ 168000000  // Hz

void Servo_Init(Servo* servo, TIM_HandleTypeDef* timer, uint32_t channel,
                GPIO_TypeDef* gpio_port, uint16_t gpio_pin) 
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b086      	sub	sp, #24
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	607a      	str	r2, [r7, #4]
 8004ea0:	603b      	str	r3, [r7, #0]
    servo->timer = timer;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	68ba      	ldr	r2, [r7, #8]
 8004ea6:	601a      	str	r2, [r3, #0]
    servo->channel = channel;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	605a      	str	r2, [r3, #4]
    servo->gpio_port = gpio_port;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	683a      	ldr	r2, [r7, #0]
 8004eb2:	609a      	str	r2, [r3, #8]
    servo->gpio_pin = gpio_pin;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8c3a      	ldrh	r2, [r7, #32]
 8004eb8:	819a      	strh	r2, [r3, #12]
    servo->pulse_width = SERVO_MIN_PULSE;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004ec0:	611a      	str	r2, [r3, #16]

    // PWM
    uint32_t period_cycles = (TIMER_CLK_FREQ / 1000000) * SERVO_PWM_PERIOD / 
                            (timer->Init.Prescaler + 1);
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	3301      	adds	r3, #1
    uint32_t period_cycles = (TIMER_CLK_FREQ / 1000000) * SERVO_PWM_PERIOD / 
 8004ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8004f00 <Servo_Init+0x6c>)
 8004eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ece:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_AUTORELOAD(timer, period_cycles - 1);
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	697a      	ldr	r2, [r7, #20]
 8004ed6:	3a01      	subs	r2, #1
 8004ed8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	1e5a      	subs	r2, r3, #1
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	60da      	str	r2, [r3, #12]

    // PWM
    HAL_TIM_PWM_Start(timer, channel);
 8004ee2:	6879      	ldr	r1, [r7, #4]
 8004ee4:	68b8      	ldr	r0, [r7, #8]
 8004ee6:	f006 fe5b 	bl	800bba0 <HAL_TIM_PWM_Start>
    Servo_SetPulse(servo, servo->pulse_width);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	4619      	mov	r1, r3
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f000 f807 	bl	8004f04 <Servo_SetPulse>
}
 8004ef6:	bf00      	nop
 8004ef8:	3718      	adds	r7, #24
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	00334500 	.word	0x00334500

08004f04 <Servo_SetPulse>:
                    (uint32_t)((SERVO_MAX_PULSE - SERVO_MIN_PULSE) * angle / 180.0f);
    
    Servo_SetPulse(servo, pulse);
}

void Servo_SetPulse(Servo* servo, uint32_t pulse_us) {
 8004f04:	b480      	push	{r7}
 8004f06:	b085      	sub	sp, #20
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
    // 
    uint32_t pulse_cycles = (TIMER_CLK_FREQ / 1000000) * pulse_us / 
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	22a8      	movs	r2, #168	@ 0xa8
 8004f12:	fb03 f202 	mul.w	r2, r3, r2
                           (servo->timer->Init.Prescaler + 1);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	3301      	adds	r3, #1
    uint32_t pulse_cycles = (TIMER_CLK_FREQ / 1000000) * pulse_us / 
 8004f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f22:	60fb      	str	r3, [r7, #12]
    
    // 
    switch(servo->channel) {
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d002      	beq.n	8004f32 <Servo_SetPulse+0x2e>
 8004f2c:	2b04      	cmp	r3, #4
 8004f2e:	d006      	beq.n	8004f3e <Servo_SetPulse+0x3a>
 8004f30:	e00b      	b.n	8004f4a <Servo_SetPulse+0x46>
        case TIM_CHANNEL_1:
            __HAL_TIM_SET_COMPARE(servo->timer, TIM_CHANNEL_1, pulse_cycles);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8004f3c:	e005      	b.n	8004f4a <Servo_SetPulse+0x46>
        case TIM_CHANNEL_2:
            __HAL_TIM_SET_COMPARE(servo->timer, TIM_CHANNEL_2, pulse_cycles);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68fa      	ldr	r2, [r7, #12]
 8004f46:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8004f48:	bf00      	nop
        // ...
    }
    servo->pulse_width = pulse_us;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	683a      	ldr	r2, [r7, #0]
 8004f4e:	611a      	str	r2, [r3, #16]
}
 8004f50:	bf00      	nop
 8004f52:	3714      	adds	r7, #20
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr

08004f5c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b08e      	sub	sp, #56	@ 0x38
 8004f60:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f66:	2200      	movs	r2, #0
 8004f68:	601a      	str	r2, [r3, #0]
 8004f6a:	605a      	str	r2, [r3, #4]
 8004f6c:	609a      	str	r2, [r3, #8]
 8004f6e:	60da      	str	r2, [r3, #12]
 8004f70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004f72:	2300      	movs	r3, #0
 8004f74:	623b      	str	r3, [r7, #32]
 8004f76:	4bac      	ldr	r3, [pc, #688]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7a:	4aab      	ldr	r2, [pc, #684]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004f7c:	f043 0310 	orr.w	r3, r3, #16
 8004f80:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f82:	4ba9      	ldr	r3, [pc, #676]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f86:	f003 0310 	and.w	r3, r3, #16
 8004f8a:	623b      	str	r3, [r7, #32]
 8004f8c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f8e:	2300      	movs	r3, #0
 8004f90:	61fb      	str	r3, [r7, #28]
 8004f92:	4ba5      	ldr	r3, [pc, #660]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f96:	4aa4      	ldr	r2, [pc, #656]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004f98:	f043 0304 	orr.w	r3, r3, #4
 8004f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f9e:	4ba2      	ldr	r3, [pc, #648]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa2:	f003 0304 	and.w	r3, r3, #4
 8004fa6:	61fb      	str	r3, [r7, #28]
 8004fa8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004faa:	2300      	movs	r3, #0
 8004fac:	61bb      	str	r3, [r7, #24]
 8004fae:	4b9e      	ldr	r3, [pc, #632]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb2:	4a9d      	ldr	r2, [pc, #628]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004fb4:	f043 0320 	orr.w	r3, r3, #32
 8004fb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fba:	4b9b      	ldr	r3, [pc, #620]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fbe:	f003 0320 	and.w	r3, r3, #32
 8004fc2:	61bb      	str	r3, [r7, #24]
 8004fc4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	617b      	str	r3, [r7, #20]
 8004fca:	4b97      	ldr	r3, [pc, #604]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fce:	4a96      	ldr	r2, [pc, #600]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004fd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fd6:	4b94      	ldr	r3, [pc, #592]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fde:	617b      	str	r3, [r7, #20]
 8004fe0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	613b      	str	r3, [r7, #16]
 8004fe6:	4b90      	ldr	r3, [pc, #576]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fea:	4a8f      	ldr	r2, [pc, #572]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004fec:	f043 0301 	orr.w	r3, r3, #1
 8004ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ff2:	4b8d      	ldr	r3, [pc, #564]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8004ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff6:	f003 0301 	and.w	r3, r3, #1
 8004ffa:	613b      	str	r3, [r7, #16]
 8004ffc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ffe:	2300      	movs	r3, #0
 8005000:	60fb      	str	r3, [r7, #12]
 8005002:	4b89      	ldr	r3, [pc, #548]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8005004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005006:	4a88      	ldr	r2, [pc, #544]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8005008:	f043 0302 	orr.w	r3, r3, #2
 800500c:	6313      	str	r3, [r2, #48]	@ 0x30
 800500e:	4b86      	ldr	r3, [pc, #536]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8005010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005012:	f003 0302 	and.w	r3, r3, #2
 8005016:	60fb      	str	r3, [r7, #12]
 8005018:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800501a:	2300      	movs	r3, #0
 800501c:	60bb      	str	r3, [r7, #8]
 800501e:	4b82      	ldr	r3, [pc, #520]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8005020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005022:	4a81      	ldr	r2, [pc, #516]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8005024:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005028:	6313      	str	r3, [r2, #48]	@ 0x30
 800502a:	4b7f      	ldr	r3, [pc, #508]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 800502c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005032:	60bb      	str	r3, [r7, #8]
 8005034:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005036:	2300      	movs	r3, #0
 8005038:	607b      	str	r3, [r7, #4]
 800503a:	4b7b      	ldr	r3, [pc, #492]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 800503c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800503e:	4a7a      	ldr	r2, [pc, #488]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8005040:	f043 0308 	orr.w	r3, r3, #8
 8005044:	6313      	str	r3, [r2, #48]	@ 0x30
 8005046:	4b78      	ldr	r3, [pc, #480]	@ (8005228 <MX_GPIO_Init+0x2cc>)
 8005048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800504a:	f003 0308 	and.w	r3, r3, #8
 800504e:	607b      	str	r3, [r7, #4]
 8005050:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M4_IN1_Pin|M4_IN2_Pin|M3_IN1_Pin, GPIO_PIN_RESET);
 8005052:	2200      	movs	r2, #0
 8005054:	212a      	movs	r1, #42	@ 0x2a
 8005056:	4875      	ldr	r0, [pc, #468]	@ (800522c <MX_GPIO_Init+0x2d0>)
 8005058:	f004 fe62 	bl	8009d20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M3_IN2_Pin|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800505c:	2200      	movs	r2, #0
 800505e:	f24f 0102 	movw	r1, #61442	@ 0xf002
 8005062:	4873      	ldr	r0, [pc, #460]	@ (8005230 <MX_GPIO_Init+0x2d4>)
 8005064:	f004 fe5c 	bl	8009d20 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, M1_IN1_Pin|GPIO_PIN_1|M2_IN1_Pin|Trig_2_Pin, GPIO_PIN_RESET);
 8005068:	2200      	movs	r2, #0
 800506a:	f248 010b 	movw	r1, #32779	@ 0x800b
 800506e:	4871      	ldr	r0, [pc, #452]	@ (8005234 <MX_GPIO_Init+0x2d8>)
 8005070:	f004 fe56 	bl	8009d20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M1_IN2_Pin|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12
 8005074:	2200      	movs	r2, #0
 8005076:	f24d 5180 	movw	r1, #54656	@ 0xd580
 800507a:	486f      	ldr	r0, [pc, #444]	@ (8005238 <MX_GPIO_Init+0x2dc>)
 800507c:	f004 fe50 	bl	8009d20 <HAL_GPIO_WritePin>
                          |Trig_4_Pin|Trig_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M2_IN2_GPIO_Port, M2_IN2_Pin, GPIO_PIN_RESET);
 8005080:	2200      	movs	r2, #0
 8005082:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005086:	486d      	ldr	r0, [pc, #436]	@ (800523c <MX_GPIO_Init+0x2e0>)
 8005088:	f004 fe4a 	bl	8009d20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE13
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_13
 800508c:	f242 031f 	movw	r3, #8223	@ 0x201f
 8005090:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005092:	2303      	movs	r3, #3
 8005094:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005096:	2300      	movs	r3, #0
 8005098:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800509a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800509e:	4619      	mov	r1, r3
 80050a0:	4865      	ldr	r0, [pc, #404]	@ (8005238 <MX_GPIO_Init+0x2dc>)
 80050a2:	f004 fc89 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC2 PC4
                           PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_4
 80050a6:	f242 1315 	movw	r3, #8469	@ 0x2115
 80050aa:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050ac:	2303      	movs	r3, #3
 80050ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050b0:	2300      	movs	r3, #0
 80050b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80050b8:	4619      	mov	r1, r3
 80050ba:	485c      	ldr	r0, [pc, #368]	@ (800522c <MX_GPIO_Init+0x2d0>)
 80050bc:	f004 fc7c 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF5 PF7 PF8
                           PF9 PF10 PF11 PF12
                           PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80050c0:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 80050c4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050c6:	2303      	movs	r3, #3
 80050c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050ca:	2300      	movs	r3, #0
 80050cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80050ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80050d2:	4619      	mov	r1, r3
 80050d4:	485a      	ldr	r0, [pc, #360]	@ (8005240 <MX_GPIO_Init+0x2e4>)
 80050d6:	f004 fc6f 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : M4_IN1_Pin M4_IN2_Pin M3_IN1_Pin */
  GPIO_InitStruct.Pin = M4_IN1_Pin|M4_IN2_Pin|M3_IN1_Pin;
 80050da:	232a      	movs	r3, #42	@ 0x2a
 80050dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80050de:	2301      	movs	r3, #1
 80050e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050e2:	2300      	movs	r3, #0
 80050e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050e6:	2300      	movs	r3, #0
 80050e8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80050ee:	4619      	mov	r1, r3
 80050f0:	484e      	ldr	r0, [pc, #312]	@ (800522c <MX_GPIO_Init+0x2d0>)
 80050f2:	f004 fc61 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 80050f6:	f649 0310 	movw	r3, #38928	@ 0x9810
 80050fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050fc:	2303      	movs	r3, #3
 80050fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005100:	2300      	movs	r3, #0
 8005102:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005104:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005108:	4619      	mov	r1, r3
 800510a:	484e      	ldr	r0, [pc, #312]	@ (8005244 <MX_GPIO_Init+0x2e8>)
 800510c:	f004 fc54 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB4 PB5
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8005110:	f240 3335 	movw	r3, #821	@ 0x335
 8005114:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005116:	2303      	movs	r3, #3
 8005118:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800511a:	2300      	movs	r3, #0
 800511c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800511e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005122:	4619      	mov	r1, r3
 8005124:	4842      	ldr	r0, [pc, #264]	@ (8005230 <MX_GPIO_Init+0x2d4>)
 8005126:	f004 fc47 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN2_Pin PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = M3_IN2_Pin|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800512a:	f24f 0302 	movw	r3, #61442	@ 0xf002
 800512e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005130:	2301      	movs	r3, #1
 8005132:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005134:	2300      	movs	r3, #0
 8005136:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005138:	2300      	movs	r3, #0
 800513a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800513c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005140:	4619      	mov	r1, r3
 8005142:	483b      	ldr	r0, [pc, #236]	@ (8005230 <MX_GPIO_Init+0x2d4>)
 8005144:	f004 fc38 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_IN1_Pin PG1 M2_IN1_Pin Trig_2_Pin */
  GPIO_InitStruct.Pin = M1_IN1_Pin|GPIO_PIN_1|M2_IN1_Pin|Trig_2_Pin;
 8005148:	f248 030b 	movw	r3, #32779	@ 0x800b
 800514c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800514e:	2301      	movs	r3, #1
 8005150:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005152:	2300      	movs	r3, #0
 8005154:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005156:	2300      	movs	r3, #0
 8005158:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800515a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800515e:	4619      	mov	r1, r3
 8005160:	4834      	ldr	r0, [pc, #208]	@ (8005234 <MX_GPIO_Init+0x2d8>)
 8005162:	f004 fc29 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_IN2_Pin PE8 PE10 PE12
                           Trig_4_Pin Trig_3_Pin */
  GPIO_InitStruct.Pin = M1_IN2_Pin|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12
 8005166:	f24d 5380 	movw	r3, #54656	@ 0xd580
 800516a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |Trig_4_Pin|Trig_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800516c:	2301      	movs	r3, #1
 800516e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005170:	2300      	movs	r3, #0
 8005172:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005174:	2300      	movs	r3, #0
 8005176:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005178:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800517c:	4619      	mov	r1, r3
 800517e:	482e      	ldr	r0, [pc, #184]	@ (8005238 <MX_GPIO_Init+0x2dc>)
 8005180:	f004 fc1a 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Echo_4_Pin Echo_3_Pin */
  GPIO_InitStruct.Pin = Echo_4_Pin|Echo_3_Pin;
 8005184:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005188:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800518a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800518e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005190:	2300      	movs	r3, #0
 8005192:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005194:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005198:	4619      	mov	r1, r3
 800519a:	4825      	ldr	r0, [pc, #148]	@ (8005230 <MX_GPIO_Init+0x2d4>)
 800519c:	f004 fc0c 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 PD14 PD0
                           PD1 PD3 PD4 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_0
 80051a0:	f644 439b 	movw	r3, #19611	@ 0x4c9b
 80051a4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80051a6:	2303      	movs	r3, #3
 80051a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051aa:	2300      	movs	r3, #0
 80051ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80051ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80051b2:	4619      	mov	r1, r3
 80051b4:	4821      	ldr	r0, [pc, #132]	@ (800523c <MX_GPIO_Init+0x2e0>)
 80051b6:	f004 fbff 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_IN2_Pin */
  GPIO_InitStruct.Pin = M2_IN2_Pin;
 80051ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051c0:	2301      	movs	r3, #1
 80051c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051c4:	2300      	movs	r3, #0
 80051c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051c8:	2300      	movs	r3, #0
 80051ca:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(M2_IN2_GPIO_Port, &GPIO_InitStruct);
 80051cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80051d0:	4619      	mov	r1, r3
 80051d2:	481a      	ldr	r0, [pc, #104]	@ (800523c <MX_GPIO_Init+0x2e0>)
 80051d4:	f004 fbf0 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG4 PG5 PG6
                           PG7 PG8 PG10 PG11
                           PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80051d8:	f641 53f4 	movw	r3, #7668	@ 0x1df4
 80051dc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80051de:	2303      	movs	r3, #3
 80051e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051e2:	2300      	movs	r3, #0
 80051e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80051e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80051ea:	4619      	mov	r1, r3
 80051ec:	4811      	ldr	r0, [pc, #68]	@ (8005234 <MX_GPIO_Init+0x2d8>)
 80051ee:	f004 fbe3 	bl	80099b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo_2_Pin */
  GPIO_InitStruct.Pin = Echo_2_Pin;
 80051f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80051f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80051f8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80051fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051fe:	2300      	movs	r3, #0
 8005200:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Echo_2_GPIO_Port, &GPIO_InitStruct);
 8005202:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005206:	4619      	mov	r1, r3
 8005208:	480a      	ldr	r0, [pc, #40]	@ (8005234 <MX_GPIO_Init+0x2d8>)
 800520a:	f004 fbd5 	bl	80099b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800520e:	2200      	movs	r2, #0
 8005210:	2100      	movs	r1, #0
 8005212:	2028      	movs	r0, #40	@ 0x28
 8005214:	f004 fb07 	bl	8009826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005218:	2028      	movs	r0, #40	@ 0x28
 800521a:	f004 fb20 	bl	800985e <HAL_NVIC_EnableIRQ>

}
 800521e:	bf00      	nop
 8005220:	3738      	adds	r7, #56	@ 0x38
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	40023800 	.word	0x40023800
 800522c:	40020800 	.word	0x40020800
 8005230:	40020400 	.word	0x40020400
 8005234:	40021800 	.word	0x40021800
 8005238:	40021000 	.word	0x40021000
 800523c:	40020c00 	.word	0x40020c00
 8005240:	40021400 	.word	0x40021400
 8005244:	40020000 	.word	0x40020000

08005248 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800524c:	4b12      	ldr	r3, [pc, #72]	@ (8005298 <MX_I2C1_Init+0x50>)
 800524e:	4a13      	ldr	r2, [pc, #76]	@ (800529c <MX_I2C1_Init+0x54>)
 8005250:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8005252:	4b11      	ldr	r3, [pc, #68]	@ (8005298 <MX_I2C1_Init+0x50>)
 8005254:	4a12      	ldr	r2, [pc, #72]	@ (80052a0 <MX_I2C1_Init+0x58>)
 8005256:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005258:	4b0f      	ldr	r3, [pc, #60]	@ (8005298 <MX_I2C1_Init+0x50>)
 800525a:	2200      	movs	r2, #0
 800525c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800525e:	4b0e      	ldr	r3, [pc, #56]	@ (8005298 <MX_I2C1_Init+0x50>)
 8005260:	2200      	movs	r2, #0
 8005262:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005264:	4b0c      	ldr	r3, [pc, #48]	@ (8005298 <MX_I2C1_Init+0x50>)
 8005266:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800526a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800526c:	4b0a      	ldr	r3, [pc, #40]	@ (8005298 <MX_I2C1_Init+0x50>)
 800526e:	2200      	movs	r2, #0
 8005270:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005272:	4b09      	ldr	r3, [pc, #36]	@ (8005298 <MX_I2C1_Init+0x50>)
 8005274:	2200      	movs	r2, #0
 8005276:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005278:	4b07      	ldr	r3, [pc, #28]	@ (8005298 <MX_I2C1_Init+0x50>)
 800527a:	2200      	movs	r2, #0
 800527c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800527e:	4b06      	ldr	r3, [pc, #24]	@ (8005298 <MX_I2C1_Init+0x50>)
 8005280:	2200      	movs	r2, #0
 8005282:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005284:	4804      	ldr	r0, [pc, #16]	@ (8005298 <MX_I2C1_Init+0x50>)
 8005286:	f004 fd7d 	bl	8009d84 <HAL_I2C_Init>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d001      	beq.n	8005294 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005290:	f001 fd88 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005294:	bf00      	nop
 8005296:	bd80      	pop	{r7, pc}
 8005298:	200002d4 	.word	0x200002d4
 800529c:	40005400 	.word	0x40005400
 80052a0:	00061a80 	.word	0x00061a80

080052a4 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80052a8:	4b12      	ldr	r3, [pc, #72]	@ (80052f4 <MX_I2C3_Init+0x50>)
 80052aa:	4a13      	ldr	r2, [pc, #76]	@ (80052f8 <MX_I2C3_Init+0x54>)
 80052ac:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80052ae:	4b11      	ldr	r3, [pc, #68]	@ (80052f4 <MX_I2C3_Init+0x50>)
 80052b0:	4a12      	ldr	r2, [pc, #72]	@ (80052fc <MX_I2C3_Init+0x58>)
 80052b2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80052b4:	4b0f      	ldr	r3, [pc, #60]	@ (80052f4 <MX_I2C3_Init+0x50>)
 80052b6:	2200      	movs	r2, #0
 80052b8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80052ba:	4b0e      	ldr	r3, [pc, #56]	@ (80052f4 <MX_I2C3_Init+0x50>)
 80052bc:	2200      	movs	r2, #0
 80052be:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80052c0:	4b0c      	ldr	r3, [pc, #48]	@ (80052f4 <MX_I2C3_Init+0x50>)
 80052c2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80052c6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80052c8:	4b0a      	ldr	r3, [pc, #40]	@ (80052f4 <MX_I2C3_Init+0x50>)
 80052ca:	2200      	movs	r2, #0
 80052cc:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80052ce:	4b09      	ldr	r3, [pc, #36]	@ (80052f4 <MX_I2C3_Init+0x50>)
 80052d0:	2200      	movs	r2, #0
 80052d2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80052d4:	4b07      	ldr	r3, [pc, #28]	@ (80052f4 <MX_I2C3_Init+0x50>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80052da:	4b06      	ldr	r3, [pc, #24]	@ (80052f4 <MX_I2C3_Init+0x50>)
 80052dc:	2200      	movs	r2, #0
 80052de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80052e0:	4804      	ldr	r0, [pc, #16]	@ (80052f4 <MX_I2C3_Init+0x50>)
 80052e2:	f004 fd4f 	bl	8009d84 <HAL_I2C_Init>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80052ec:	f001 fd5a 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80052f0:	bf00      	nop
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	20000328 	.word	0x20000328
 80052f8:	40005c00 	.word	0x40005c00
 80052fc:	000186a0 	.word	0x000186a0

08005300 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b08c      	sub	sp, #48	@ 0x30
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005308:	f107 031c 	add.w	r3, r7, #28
 800530c:	2200      	movs	r2, #0
 800530e:	601a      	str	r2, [r3, #0]
 8005310:	605a      	str	r2, [r3, #4]
 8005312:	609a      	str	r2, [r3, #8]
 8005314:	60da      	str	r2, [r3, #12]
 8005316:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a42      	ldr	r2, [pc, #264]	@ (8005428 <HAL_I2C_MspInit+0x128>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d12c      	bne.n	800537c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005322:	2300      	movs	r3, #0
 8005324:	61bb      	str	r3, [r7, #24]
 8005326:	4b41      	ldr	r3, [pc, #260]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 8005328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800532a:	4a40      	ldr	r2, [pc, #256]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 800532c:	f043 0302 	orr.w	r3, r3, #2
 8005330:	6313      	str	r3, [r2, #48]	@ 0x30
 8005332:	4b3e      	ldr	r3, [pc, #248]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 8005334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	61bb      	str	r3, [r7, #24]
 800533c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800533e:	23c0      	movs	r3, #192	@ 0xc0
 8005340:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005342:	2312      	movs	r3, #18
 8005344:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005346:	2300      	movs	r3, #0
 8005348:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800534a:	2303      	movs	r3, #3
 800534c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800534e:	2304      	movs	r3, #4
 8005350:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005352:	f107 031c 	add.w	r3, r7, #28
 8005356:	4619      	mov	r1, r3
 8005358:	4835      	ldr	r0, [pc, #212]	@ (8005430 <HAL_I2C_MspInit+0x130>)
 800535a:	f004 fb2d 	bl	80099b8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800535e:	2300      	movs	r3, #0
 8005360:	617b      	str	r3, [r7, #20]
 8005362:	4b32      	ldr	r3, [pc, #200]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 8005364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005366:	4a31      	ldr	r2, [pc, #196]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 8005368:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800536c:	6413      	str	r3, [r2, #64]	@ 0x40
 800536e:	4b2f      	ldr	r3, [pc, #188]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 8005370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005372:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005376:	617b      	str	r3, [r7, #20]
 8005378:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800537a:	e050      	b.n	800541e <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a2c      	ldr	r2, [pc, #176]	@ (8005434 <HAL_I2C_MspInit+0x134>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d14b      	bne.n	800541e <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005386:	2300      	movs	r3, #0
 8005388:	613b      	str	r3, [r7, #16]
 800538a:	4b28      	ldr	r3, [pc, #160]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 800538c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800538e:	4a27      	ldr	r2, [pc, #156]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 8005390:	f043 0304 	orr.w	r3, r3, #4
 8005394:	6313      	str	r3, [r2, #48]	@ 0x30
 8005396:	4b25      	ldr	r3, [pc, #148]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 8005398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800539a:	f003 0304 	and.w	r3, r3, #4
 800539e:	613b      	str	r3, [r7, #16]
 80053a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053a2:	2300      	movs	r3, #0
 80053a4:	60fb      	str	r3, [r7, #12]
 80053a6:	4b21      	ldr	r3, [pc, #132]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 80053a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053aa:	4a20      	ldr	r2, [pc, #128]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 80053ac:	f043 0301 	orr.w	r3, r3, #1
 80053b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80053b2:	4b1e      	ldr	r3, [pc, #120]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 80053b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	60fb      	str	r3, [r7, #12]
 80053bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80053be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80053c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80053c4:	2312      	movs	r3, #18
 80053c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053c8:	2300      	movs	r3, #0
 80053ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053cc:	2303      	movs	r3, #3
 80053ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80053d0:	2304      	movs	r3, #4
 80053d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80053d4:	f107 031c 	add.w	r3, r7, #28
 80053d8:	4619      	mov	r1, r3
 80053da:	4817      	ldr	r0, [pc, #92]	@ (8005438 <HAL_I2C_MspInit+0x138>)
 80053dc:	f004 faec 	bl	80099b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80053e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80053e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80053e6:	2312      	movs	r3, #18
 80053e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ea:	2300      	movs	r3, #0
 80053ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053ee:	2303      	movs	r3, #3
 80053f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80053f2:	2304      	movs	r3, #4
 80053f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053f6:	f107 031c 	add.w	r3, r7, #28
 80053fa:	4619      	mov	r1, r3
 80053fc:	480f      	ldr	r0, [pc, #60]	@ (800543c <HAL_I2C_MspInit+0x13c>)
 80053fe:	f004 fadb 	bl	80099b8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8005402:	2300      	movs	r3, #0
 8005404:	60bb      	str	r3, [r7, #8]
 8005406:	4b09      	ldr	r3, [pc, #36]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 8005408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540a:	4a08      	ldr	r2, [pc, #32]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 800540c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005410:	6413      	str	r3, [r2, #64]	@ 0x40
 8005412:	4b06      	ldr	r3, [pc, #24]	@ (800542c <HAL_I2C_MspInit+0x12c>)
 8005414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005416:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800541a:	60bb      	str	r3, [r7, #8]
 800541c:	68bb      	ldr	r3, [r7, #8]
}
 800541e:	bf00      	nop
 8005420:	3730      	adds	r7, #48	@ 0x30
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	40005400 	.word	0x40005400
 800542c:	40023800 	.word	0x40023800
 8005430:	40020400 	.word	0x40020400
 8005434:	40005c00 	.word	0x40005c00
 8005438:	40020800 	.word	0x40020800
 800543c:	40020000 	.word	0x40020000

08005440 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
    // UART5US100
    if (huart == &huart5||huart == &huart2||huart == &huart3||huart == &huart4) {
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a14      	ldr	r2, [pc, #80]	@ (800549c <HAL_UART_RxCpltCallback+0x5c>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d00b      	beq.n	8005468 <HAL_UART_RxCpltCallback+0x28>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a13      	ldr	r2, [pc, #76]	@ (80054a0 <HAL_UART_RxCpltCallback+0x60>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d007      	beq.n	8005468 <HAL_UART_RxCpltCallback+0x28>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a12      	ldr	r2, [pc, #72]	@ (80054a4 <HAL_UART_RxCpltCallback+0x64>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d003      	beq.n	8005468 <HAL_UART_RxCpltCallback+0x28>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a11      	ldr	r2, [pc, #68]	@ (80054a8 <HAL_UART_RxCpltCallback+0x68>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d102      	bne.n	800546e <HAL_UART_RxCpltCallback+0x2e>
        // US100
        US100_UART_RxCpltCallback(huart);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f003 fc9b 	bl	8008da4 <US100_UART_RxCpltCallback>
    } 
    if (huart == &huart1) {
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a0e      	ldr	r2, [pc, #56]	@ (80054ac <HAL_UART_RxCpltCallback+0x6c>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d10e      	bne.n	8005494 <HAL_UART_RxCpltCallback+0x54>
        // 
        HAL_UART_Transmit(&huart1, message, strlen(message), 100);
 8005476:	480e      	ldr	r0, [pc, #56]	@ (80054b0 <HAL_UART_RxCpltCallback+0x70>)
 8005478:	f7fa fefa 	bl	8000270 <strlen>
 800547c:	4603      	mov	r3, r0
 800547e:	b29a      	uxth	r2, r3
 8005480:	2364      	movs	r3, #100	@ 0x64
 8005482:	490b      	ldr	r1, [pc, #44]	@ (80054b0 <HAL_UART_RxCpltCallback+0x70>)
 8005484:	4809      	ldr	r0, [pc, #36]	@ (80054ac <HAL_UART_RxCpltCallback+0x6c>)
 8005486:	f007 fb4b 	bl	800cb20 <HAL_UART_Transmit>
        HAL_UART_Receive_IT(&huart1, receivedata, 2);
 800548a:	2202      	movs	r2, #2
 800548c:	4909      	ldr	r1, [pc, #36]	@ (80054b4 <HAL_UART_RxCpltCallback+0x74>)
 800548e:	4807      	ldr	r0, [pc, #28]	@ (80054ac <HAL_UART_RxCpltCallback+0x6c>)
 8005490:	f007 fbd1 	bl	800cc36 <HAL_UART_Receive_IT>
    //     HAL_UART_Transmit(&huart1, (uint8_t*)debug_msg, strlen(debug_msg), 100);
        
    //     // 
    //     HAL_UART_Receive_IT(&huart4, &uart4_rx_buffer, 1);
    // }
}
 8005494:	bf00      	nop
 8005496:	3708      	adds	r7, #8
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	200008c8 	.word	0x200008c8
 80054a0:	20000958 	.word	0x20000958
 80054a4:	200009a0 	.word	0x200009a0
 80054a8:	20000880 	.word	0x20000880
 80054ac:	20000910 	.word	0x20000910
 80054b0:	20000050 	.word	0x20000050
 80054b4:	20000440 	.word	0x20000440

080054b8 <meandistances>:

float* meandistances(float* distances)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
    static float mean[4] = {0, 0, 0, 0};  // static

    if (cz)
 80054c0:	4b6d      	ldr	r3, [pc, #436]	@ (8005678 <meandistances+0x1c0>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d020      	beq.n	800550a <meandistances+0x52>
    {
        cz = 0;
 80054c8:	4b6b      	ldr	r3, [pc, #428]	@ (8005678 <meandistances+0x1c0>)
 80054ca:	2200      	movs	r2, #0
 80054cc:	601a      	str	r2, [r3, #0]
        count_100ms = 1;
 80054ce:	4b6b      	ldr	r3, [pc, #428]	@ (800567c <meandistances+0x1c4>)
 80054d0:	2201      	movs	r2, #1
 80054d2:	601a      	str	r2, [r3, #0]
        start = HAL_GetTick();
 80054d4:	f004 f89c 	bl	8009610 <HAL_GetTick>
 80054d8:	4603      	mov	r3, r0
 80054da:	4a69      	ldr	r2, [pc, #420]	@ (8005680 <meandistances+0x1c8>)
 80054dc:	6013      	str	r3, [r2, #0]
        now = start;
 80054de:	4b68      	ldr	r3, [pc, #416]	@ (8005680 <meandistances+0x1c8>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a68      	ldr	r2, [pc, #416]	@ (8005684 <meandistances+0x1cc>)
 80054e4:	6013      	str	r3, [r2, #0]
        sum[0] = distances[0];
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a67      	ldr	r2, [pc, #412]	@ (8005688 <meandistances+0x1d0>)
 80054ec:	6013      	str	r3, [r2, #0]
        sum[1] = distances[1];
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	4a65      	ldr	r2, [pc, #404]	@ (8005688 <meandistances+0x1d0>)
 80054f4:	6053      	str	r3, [r2, #4]
        sum[2] = distances[2];
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	4a63      	ldr	r2, [pc, #396]	@ (8005688 <meandistances+0x1d0>)
 80054fc:	6093      	str	r3, [r2, #8]
        sum[3] = distances[3];
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	4a61      	ldr	r2, [pc, #388]	@ (8005688 <meandistances+0x1d0>)
 8005504:	60d3      	str	r3, [r2, #12]
        return mean;  // 0
 8005506:	4b61      	ldr	r3, [pc, #388]	@ (800568c <meandistances+0x1d4>)
 8005508:	e0b1      	b.n	800566e <meandistances+0x1b6>
    }
    else
    {
        now = HAL_GetTick();
 800550a:	f004 f881 	bl	8009610 <HAL_GetTick>
 800550e:	4603      	mov	r3, r0
 8005510:	4a5c      	ldr	r2, [pc, #368]	@ (8005684 <meandistances+0x1cc>)
 8005512:	6013      	str	r3, [r2, #0]
        if (now - start <= 100)
 8005514:	4b5b      	ldr	r3, [pc, #364]	@ (8005684 <meandistances+0x1cc>)
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	4b59      	ldr	r3, [pc, #356]	@ (8005680 <meandistances+0x1c8>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	2b64      	cmp	r3, #100	@ 0x64
 8005520:	d835      	bhi.n	800558e <meandistances+0xd6>
        {
            sum[0] += distances[0];
 8005522:	4b59      	ldr	r3, [pc, #356]	@ (8005688 <meandistances+0x1d0>)
 8005524:	ed93 7a00 	vldr	s14, [r3]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	edd3 7a00 	vldr	s15, [r3]
 800552e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005532:	4b55      	ldr	r3, [pc, #340]	@ (8005688 <meandistances+0x1d0>)
 8005534:	edc3 7a00 	vstr	s15, [r3]
            sum[1] += distances[1];
 8005538:	4b53      	ldr	r3, [pc, #332]	@ (8005688 <meandistances+0x1d0>)
 800553a:	ed93 7a01 	vldr	s14, [r3, #4]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	3304      	adds	r3, #4
 8005542:	edd3 7a00 	vldr	s15, [r3]
 8005546:	ee77 7a27 	vadd.f32	s15, s14, s15
 800554a:	4b4f      	ldr	r3, [pc, #316]	@ (8005688 <meandistances+0x1d0>)
 800554c:	edc3 7a01 	vstr	s15, [r3, #4]
            sum[2] += distances[2];
 8005550:	4b4d      	ldr	r3, [pc, #308]	@ (8005688 <meandistances+0x1d0>)
 8005552:	ed93 7a02 	vldr	s14, [r3, #8]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	3308      	adds	r3, #8
 800555a:	edd3 7a00 	vldr	s15, [r3]
 800555e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005562:	4b49      	ldr	r3, [pc, #292]	@ (8005688 <meandistances+0x1d0>)
 8005564:	edc3 7a02 	vstr	s15, [r3, #8]
            sum[3] += distances[3];
 8005568:	4b47      	ldr	r3, [pc, #284]	@ (8005688 <meandistances+0x1d0>)
 800556a:	ed93 7a03 	vldr	s14, [r3, #12]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	330c      	adds	r3, #12
 8005572:	edd3 7a00 	vldr	s15, [r3]
 8005576:	ee77 7a27 	vadd.f32	s15, s14, s15
 800557a:	4b43      	ldr	r3, [pc, #268]	@ (8005688 <meandistances+0x1d0>)
 800557c:	edc3 7a03 	vstr	s15, [r3, #12]
            count_100ms += 1;
 8005580:	4b3e      	ldr	r3, [pc, #248]	@ (800567c <meandistances+0x1c4>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	3301      	adds	r3, #1
 8005586:	4a3d      	ldr	r2, [pc, #244]	@ (800567c <meandistances+0x1c4>)
 8005588:	6013      	str	r3, [r2, #0]
            return mean;  // 
 800558a:	4b40      	ldr	r3, [pc, #256]	@ (800568c <meandistances+0x1d4>)
 800558c:	e06f      	b.n	800566e <meandistances+0x1b6>
        }
        else
        {
            sum[0] += distances[0];
 800558e:	4b3e      	ldr	r3, [pc, #248]	@ (8005688 <meandistances+0x1d0>)
 8005590:	ed93 7a00 	vldr	s14, [r3]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	edd3 7a00 	vldr	s15, [r3]
 800559a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800559e:	4b3a      	ldr	r3, [pc, #232]	@ (8005688 <meandistances+0x1d0>)
 80055a0:	edc3 7a00 	vstr	s15, [r3]
            sum[1] += distances[1];
 80055a4:	4b38      	ldr	r3, [pc, #224]	@ (8005688 <meandistances+0x1d0>)
 80055a6:	ed93 7a01 	vldr	s14, [r3, #4]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	3304      	adds	r3, #4
 80055ae:	edd3 7a00 	vldr	s15, [r3]
 80055b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055b6:	4b34      	ldr	r3, [pc, #208]	@ (8005688 <meandistances+0x1d0>)
 80055b8:	edc3 7a01 	vstr	s15, [r3, #4]
            sum[2] += distances[2];
 80055bc:	4b32      	ldr	r3, [pc, #200]	@ (8005688 <meandistances+0x1d0>)
 80055be:	ed93 7a02 	vldr	s14, [r3, #8]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	3308      	adds	r3, #8
 80055c6:	edd3 7a00 	vldr	s15, [r3]
 80055ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055ce:	4b2e      	ldr	r3, [pc, #184]	@ (8005688 <meandistances+0x1d0>)
 80055d0:	edc3 7a02 	vstr	s15, [r3, #8]
            sum[3] += distances[3];
 80055d4:	4b2c      	ldr	r3, [pc, #176]	@ (8005688 <meandistances+0x1d0>)
 80055d6:	ed93 7a03 	vldr	s14, [r3, #12]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	330c      	adds	r3, #12
 80055de:	edd3 7a00 	vldr	s15, [r3]
 80055e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055e6:	4b28      	ldr	r3, [pc, #160]	@ (8005688 <meandistances+0x1d0>)
 80055e8:	edc3 7a03 	vstr	s15, [r3, #12]
            count_100ms += 1;
 80055ec:	4b23      	ldr	r3, [pc, #140]	@ (800567c <meandistances+0x1c4>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	3301      	adds	r3, #1
 80055f2:	4a22      	ldr	r2, [pc, #136]	@ (800567c <meandistances+0x1c4>)
 80055f4:	6013      	str	r3, [r2, #0]

            mean[0] = sum[0] / count_100ms;
 80055f6:	4b24      	ldr	r3, [pc, #144]	@ (8005688 <meandistances+0x1d0>)
 80055f8:	edd3 6a00 	vldr	s13, [r3]
 80055fc:	4b1f      	ldr	r3, [pc, #124]	@ (800567c <meandistances+0x1c4>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	ee07 3a90 	vmov	s15, r3
 8005604:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005608:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800560c:	4b1f      	ldr	r3, [pc, #124]	@ (800568c <meandistances+0x1d4>)
 800560e:	edc3 7a00 	vstr	s15, [r3]
            mean[1] = sum[1] / count_100ms;
 8005612:	4b1d      	ldr	r3, [pc, #116]	@ (8005688 <meandistances+0x1d0>)
 8005614:	edd3 6a01 	vldr	s13, [r3, #4]
 8005618:	4b18      	ldr	r3, [pc, #96]	@ (800567c <meandistances+0x1c4>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	ee07 3a90 	vmov	s15, r3
 8005620:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005624:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005628:	4b18      	ldr	r3, [pc, #96]	@ (800568c <meandistances+0x1d4>)
 800562a:	edc3 7a01 	vstr	s15, [r3, #4]
            mean[2] = sum[2] / count_100ms;
 800562e:	4b16      	ldr	r3, [pc, #88]	@ (8005688 <meandistances+0x1d0>)
 8005630:	edd3 6a02 	vldr	s13, [r3, #8]
 8005634:	4b11      	ldr	r3, [pc, #68]	@ (800567c <meandistances+0x1c4>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	ee07 3a90 	vmov	s15, r3
 800563c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005640:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005644:	4b11      	ldr	r3, [pc, #68]	@ (800568c <meandistances+0x1d4>)
 8005646:	edc3 7a02 	vstr	s15, [r3, #8]
            mean[3] = sum[3] / count_100ms;
 800564a:	4b0f      	ldr	r3, [pc, #60]	@ (8005688 <meandistances+0x1d0>)
 800564c:	edd3 6a03 	vldr	s13, [r3, #12]
 8005650:	4b0a      	ldr	r3, [pc, #40]	@ (800567c <meandistances+0x1c4>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	ee07 3a90 	vmov	s15, r3
 8005658:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800565c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005660:	4b0a      	ldr	r3, [pc, #40]	@ (800568c <meandistances+0x1d4>)
 8005662:	edc3 7a03 	vstr	s15, [r3, #12]

            cz = 1;
 8005666:	4b04      	ldr	r3, [pc, #16]	@ (8005678 <meandistances+0x1c0>)
 8005668:	2201      	movs	r2, #1
 800566a:	601a      	str	r2, [r3, #0]
            return mean;
 800566c:	4b07      	ldr	r3, [pc, #28]	@ (800568c <meandistances+0x1d4>)
        }
    }
}
 800566e:	4618      	mov	r0, r3
 8005670:	3708      	adds	r7, #8
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	20000048 	.word	0x20000048
 800567c:	2000041c 	.word	0x2000041c
 8005680:	20000424 	.word	0x20000424
 8005684:	20000428 	.word	0x20000428
 8005688:	2000042c 	.word	0x2000042c
 800568c:	200004f8 	.word	0x200004f8

08005690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b09c      	sub	sp, #112	@ 0x70
 8005694:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005696:	f003 ff55 	bl	8009544 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800569a:	f001 fb19 	bl	8006cd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800569e:	f7ff fc5d 	bl	8004f5c <MX_GPIO_Init>
  MX_I2C1_Init();
 80056a2:	f7ff fdd1 	bl	8005248 <MX_I2C1_Init>
  MX_I2C3_Init();
 80056a6:	f7ff fdfd 	bl	80052a4 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 80056aa:	f003 fcd3 	bl	8009054 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80056ae:	f002 fb99 	bl	8007de4 <MX_TIM1_Init>
  MX_TIM3_Init();
 80056b2:	f002 fc43 	bl	8007f3c <MX_TIM3_Init>
  MX_TIM4_Init();
 80056b6:	f002 fc95 	bl	8007fe4 <MX_TIM4_Init>
  MX_TIM5_Init();
 80056ba:	f002 fce7 	bl	800808c <MX_TIM5_Init>
  MX_TIM8_Init();
 80056be:	f002 fdb3 	bl	8008228 <MX_TIM8_Init>
  MX_TIM9_Init();
 80056c2:	f002 fe5f 	bl	8008384 <MX_TIM9_Init>
  MX_TIM10_Init();
 80056c6:	f002 fecb 	bl	8008460 <MX_TIM10_Init>
  MX_TIM2_Init();
 80056ca:	f002 fbe3 	bl	8007e94 <MX_TIM2_Init>
  MX_UART4_Init();
 80056ce:	f003 fc6d 	bl	8008fac <MX_UART4_Init>
  MX_UART5_Init();
 80056d2:	f003 fc95 	bl	8009000 <MX_UART5_Init>
  MX_USART2_UART_Init();
 80056d6:	f003 fce7 	bl	80090a8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80056da:	f003 fd0f 	bl	80090fc <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 80056de:	f003 fd37 	bl	8009150 <MX_USART6_UART_Init>
  MX_TIM6_Init();
 80056e2:	f002 fd6b 	bl	80081bc <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 80056e6:	f7ff fb7f 	bl	8004de8 <OLED_Init>

  HAL_UART_Receive_IT(&huart1, receivedata, 2);
 80056ea:	2202      	movs	r2, #2
 80056ec:	49b2      	ldr	r1, [pc, #712]	@ (80059b8 <main+0x328>)
 80056ee:	48b3      	ldr	r0, [pc, #716]	@ (80059bc <main+0x32c>)
 80056f0:	f007 faa1 	bl	800cc36 <HAL_UART_Receive_IT>
  // UART4
  HAL_UART_Receive_IT(&huart4, &uart4_rx_buffer, 1);
 80056f4:	2201      	movs	r2, #1
 80056f6:	49b2      	ldr	r1, [pc, #712]	@ (80059c0 <main+0x330>)
 80056f8:	48b2      	ldr	r0, [pc, #712]	@ (80059c4 <main+0x334>)
 80056fa:	f007 fa9c 	bl	800cc36 <HAL_UART_Receive_IT>
  
  HAL_TIM_Base_Start(&htim6);
 80056fe:	48b2      	ldr	r0, [pc, #712]	@ (80059c8 <main+0x338>)
 8005700:	f006 f98c 	bl	800ba1c <HAL_TIM_Base_Start>
  Reset_Timer();  // 
 8005704:	f001 fd0c 	bl	8007120 <Reset_Timer>
  
  // MPU6050 DMP
  int mpu_result;
  int retry_count = 0;
 8005708:	2300      	movs	r3, #0
 800570a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t init_start_time = HAL_GetTick();
 800570c:	f003 ff80 	bl	8009610 <HAL_GetTick>
 8005710:	65b8      	str	r0, [r7, #88]	@ 0x58
  
  do {
      mpu_result = MPU6050_DMP_Init();
 8005712:	f7ff f831 	bl	8004778 <MPU6050_DMP_Init>
 8005716:	6578      	str	r0, [r7, #84]	@ 0x54
      if (mpu_result != 0) {
 8005718:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800571a:	2b00      	cmp	r3, #0
 800571c:	d01b      	beq.n	8005756 <main+0xc6>
          retry_count++;
 800571e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005720:	3301      	adds	r3, #1
 8005722:	65fb      	str	r3, [r7, #92]	@ 0x5c
          // 10OLED
          if (retry_count % 10 == 0) {
 8005724:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8005726:	4ba9      	ldr	r3, [pc, #676]	@ (80059cc <main+0x33c>)
 8005728:	fb83 2301 	smull	r2, r3, r3, r1
 800572c:	109a      	asrs	r2, r3, #2
 800572e:	17cb      	asrs	r3, r1, #31
 8005730:	1ad2      	subs	r2, r2, r3
 8005732:	4613      	mov	r3, r2
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	4413      	add	r3, r2
 8005738:	005b      	lsls	r3, r3, #1
 800573a:	1aca      	subs	r2, r1, r3
 800573c:	2a00      	cmp	r2, #0
 800573e:	d10a      	bne.n	8005756 <main+0xc6>
              OLED_ShowString(1,1,"INITING...");
 8005740:	4aa3      	ldr	r2, [pc, #652]	@ (80059d0 <main+0x340>)
 8005742:	2101      	movs	r1, #1
 8005744:	2001      	movs	r0, #1
 8005746:	f7ff fad3 	bl	8004cf0 <OLED_ShowString>
              OLED_ShowNum(1,11,retry_count,2);
 800574a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800574c:	2302      	movs	r3, #2
 800574e:	210b      	movs	r1, #11
 8005750:	2001      	movs	r0, #1
 8005752:	f7ff fb0b 	bl	8004d6c <OLED_ShowNum>
          }
      }
  } while (mpu_result != 0);
 8005756:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1da      	bne.n	8005712 <main+0x82>
  
  OLED_Clear();
 800575c:	f7ff fa01 	bl	8004b62 <OLED_Clear>
  OLED_ShowString(1,1,"SUCCESS");
 8005760:	4a9c      	ldr	r2, [pc, #624]	@ (80059d4 <main+0x344>)
 8005762:	2101      	movs	r1, #1
 8005764:	2001      	movs	r0, #1
 8005766:	f7ff fac3 	bl	8004cf0 <OLED_ShowString>
  // 
  uint32_t init_time = HAL_GetTick() - init_start_time;
 800576a:	f003 ff51 	bl	8009610 <HAL_GetTick>
 800576e:	4602      	mov	r2, r0
 8005770:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005772:	1ad3      	subs	r3, r2, r3
 8005774:	653b      	str	r3, [r7, #80]	@ 0x50
  OLED_ShowNum(2,1,init_time,4);
 8005776:	2304      	movs	r3, #4
 8005778:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800577a:	2101      	movs	r1, #1
 800577c:	2002      	movs	r0, #2
 800577e:	f7ff faf5 	bl	8004d6c <OLED_ShowNum>
  OLED_ShowString(2,5,"ms");
 8005782:	4a95      	ldr	r2, [pc, #596]	@ (80059d8 <main+0x348>)
 8005784:	2105      	movs	r1, #5
 8005786:	2002      	movs	r0, #2
 8005788:	f7ff fab2 	bl	8004cf0 <OLED_ShowString>
  // Ultrasonic_Init(&ultrasonic_sensors[2], Trig_3_GPIO_Port, Trig_3_Pin, Echo_3_GPIO_Port, Echo_3_Pin);  // 3
  // Ultrasonic_Init(&ultrasonic_sensors[3], Trig_4_GPIO_Port, Trig_4_Pin, Echo_4_GPIO_Port, Echo_4_Pin);  // 4
  // Ultrasonic_Init(&ultrasonic_sensors[4], Trig_5_GPIO_Port, Trig_5_Pin, Echo_5_GPIO_Port, Echo_5_Pin);  // 5

  // US1001234
  US100_Init(&us100_sensor2, &huart5);
 800578c:	4993      	ldr	r1, [pc, #588]	@ (80059dc <main+0x34c>)
 800578e:	4894      	ldr	r0, [pc, #592]	@ (80059e0 <main+0x350>)
 8005790:	f003 fa16 	bl	8008bc0 <US100_Init>
  US100_Init(&us100_sensor1, &huart4);
 8005794:	498b      	ldr	r1, [pc, #556]	@ (80059c4 <main+0x334>)
 8005796:	4893      	ldr	r0, [pc, #588]	@ (80059e4 <main+0x354>)
 8005798:	f003 fa12 	bl	8008bc0 <US100_Init>
  US100_Init(&us100_sensor4, &huart3);
 800579c:	4992      	ldr	r1, [pc, #584]	@ (80059e8 <main+0x358>)
 800579e:	4893      	ldr	r0, [pc, #588]	@ (80059ec <main+0x35c>)
 80057a0:	f003 fa0e 	bl	8008bc0 <US100_Init>
  US100_Init(&us100_sensor3, &huart2);
 80057a4:	4992      	ldr	r1, [pc, #584]	@ (80059f0 <main+0x360>)
 80057a6:	4893      	ldr	r0, [pc, #588]	@ (80059f4 <main+0x364>)
 80057a8:	f003 fa0a 	bl	8008bc0 <US100_Init>
  
  // 
  HAL_Delay(50);
 80057ac:	2032      	movs	r0, #50	@ 0x32
 80057ae:	f003 ff3b 	bl	8009628 <HAL_Delay>
  
  // 
  US100_StartMeasurement(&us100_sensor1);
 80057b2:	488c      	ldr	r0, [pc, #560]	@ (80059e4 <main+0x354>)
 80057b4:	f003 fa46 	bl	8008c44 <US100_StartMeasurement>
  US100_StartMeasurement(&us100_sensor2);
 80057b8:	4889      	ldr	r0, [pc, #548]	@ (80059e0 <main+0x350>)
 80057ba:	f003 fa43 	bl	8008c44 <US100_StartMeasurement>
  US100_StartMeasurement(&us100_sensor3);
 80057be:	488d      	ldr	r0, [pc, #564]	@ (80059f4 <main+0x364>)
 80057c0:	f003 fa40 	bl	8008c44 <US100_StartMeasurement>
  US100_StartMeasurement(&us100_sensor4);
 80057c4:	4889      	ldr	r0, [pc, #548]	@ (80059ec <main+0x35c>)
 80057c6:	f003 fa3d 	bl	8008c44 <US100_StartMeasurement>

  Motor_Init(MOTOR_1,
 80057ca:	4b8b      	ldr	r3, [pc, #556]	@ (80059f8 <main+0x368>)
 80057cc:	9303      	str	r3, [sp, #12]
 80057ce:	2380      	movs	r3, #128	@ 0x80
 80057d0:	9302      	str	r3, [sp, #8]
 80057d2:	4b8a      	ldr	r3, [pc, #552]	@ (80059fc <main+0x36c>)
 80057d4:	9301      	str	r3, [sp, #4]
 80057d6:	2301      	movs	r3, #1
 80057d8:	9300      	str	r3, [sp, #0]
 80057da:	4b89      	ldr	r3, [pc, #548]	@ (8005a00 <main+0x370>)
 80057dc:	2200      	movs	r2, #0
 80057de:	4989      	ldr	r1, [pc, #548]	@ (8005a04 <main+0x374>)
 80057e0:	2000      	movs	r0, #0
 80057e2:	f001 fae5 	bl	8006db0 <Motor_Init>
            &htim5, TIM_CHANNEL_1,
            M1_IN1_GPIO_Port, M1_IN1_Pin,
            M1_IN2_GPIO_Port, M1_IN2_Pin,
            &htim1);

  Motor_Init(MOTOR_2,
 80057e6:	4b88      	ldr	r3, [pc, #544]	@ (8005a08 <main+0x378>)
 80057e8:	9303      	str	r3, [sp, #12]
 80057ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057ee:	9302      	str	r3, [sp, #8]
 80057f0:	4b86      	ldr	r3, [pc, #536]	@ (8005a0c <main+0x37c>)
 80057f2:	9301      	str	r3, [sp, #4]
 80057f4:	2308      	movs	r3, #8
 80057f6:	9300      	str	r3, [sp, #0]
 80057f8:	4b81      	ldr	r3, [pc, #516]	@ (8005a00 <main+0x370>)
 80057fa:	2204      	movs	r2, #4
 80057fc:	4981      	ldr	r1, [pc, #516]	@ (8005a04 <main+0x374>)
 80057fe:	2001      	movs	r0, #1
 8005800:	f001 fad6 	bl	8006db0 <Motor_Init>
            &htim5, TIM_CHANNEL_2,
            M2_IN1_GPIO_Port, M2_IN1_Pin,
            M2_IN2_GPIO_Port, M2_IN2_Pin,
            &htim4);

  Motor_Init(MOTOR_3,
 8005804:	4b82      	ldr	r3, [pc, #520]	@ (8005a10 <main+0x380>)
 8005806:	9303      	str	r3, [sp, #12]
 8005808:	2302      	movs	r3, #2
 800580a:	9302      	str	r3, [sp, #8]
 800580c:	4b81      	ldr	r3, [pc, #516]	@ (8005a14 <main+0x384>)
 800580e:	9301      	str	r3, [sp, #4]
 8005810:	2320      	movs	r3, #32
 8005812:	9300      	str	r3, [sp, #0]
 8005814:	4b80      	ldr	r3, [pc, #512]	@ (8005a18 <main+0x388>)
 8005816:	2208      	movs	r2, #8
 8005818:	497a      	ldr	r1, [pc, #488]	@ (8005a04 <main+0x374>)
 800581a:	2002      	movs	r0, #2
 800581c:	f001 fac8 	bl	8006db0 <Motor_Init>
            &htim5, TIM_CHANNEL_3,
            M3_IN1_GPIO_Port, M3_IN1_Pin,
            M3_IN2_GPIO_Port, M3_IN2_Pin,
            &htim3);

  Motor_Init(MOTOR_4,
 8005820:	4b7e      	ldr	r3, [pc, #504]	@ (8005a1c <main+0x38c>)
 8005822:	9303      	str	r3, [sp, #12]
 8005824:	2308      	movs	r3, #8
 8005826:	9302      	str	r3, [sp, #8]
 8005828:	4b7b      	ldr	r3, [pc, #492]	@ (8005a18 <main+0x388>)
 800582a:	9301      	str	r3, [sp, #4]
 800582c:	2302      	movs	r3, #2
 800582e:	9300      	str	r3, [sp, #0]
 8005830:	4b79      	ldr	r3, [pc, #484]	@ (8005a18 <main+0x388>)
 8005832:	220c      	movs	r2, #12
 8005834:	4973      	ldr	r1, [pc, #460]	@ (8005a04 <main+0x374>)
 8005836:	2003      	movs	r0, #3
 8005838:	f001 faba 	bl	8006db0 <Motor_Init>
            &htim5, TIM_CHANNEL_4,
            M4_IN1_GPIO_Port, M4_IN1_Pin,
            M4_IN2_GPIO_Port, M4_IN2_Pin,
            &htim2);

  Servo_Init(&servo1, &htim8, TIM_CHANNEL_1, Servo_1_GPIO_Port, Servo_1_Pin);
 800583c:	2340      	movs	r3, #64	@ 0x40
 800583e:	9300      	str	r3, [sp, #0]
 8005840:	4b75      	ldr	r3, [pc, #468]	@ (8005a18 <main+0x388>)
 8005842:	2200      	movs	r2, #0
 8005844:	4976      	ldr	r1, [pc, #472]	@ (8005a20 <main+0x390>)
 8005846:	4877      	ldr	r0, [pc, #476]	@ (8005a24 <main+0x394>)
 8005848:	f7ff fb24 	bl	8004e94 <Servo_Init>
  Servo_Init(&servo2, &htim8, TIM_CHANNEL_2, Servo_2_GPIO_Port, Servo_2_Pin);
 800584c:	2380      	movs	r3, #128	@ 0x80
 800584e:	9300      	str	r3, [sp, #0]
 8005850:	4b71      	ldr	r3, [pc, #452]	@ (8005a18 <main+0x388>)
 8005852:	2204      	movs	r2, #4
 8005854:	4972      	ldr	r1, [pc, #456]	@ (8005a20 <main+0x390>)
 8005856:	4874      	ldr	r0, [pc, #464]	@ (8005a28 <main+0x398>)
 8005858:	f7ff fb1c 	bl	8004e94 <Servo_Init>
  Servo_Init(&servo3, &htim9, TIM_CHANNEL_1, Servo_3_GPIO_Port, Servo_3_Pin);
 800585c:	2320      	movs	r3, #32
 800585e:	9300      	str	r3, [sp, #0]
 8005860:	4b66      	ldr	r3, [pc, #408]	@ (80059fc <main+0x36c>)
 8005862:	2200      	movs	r2, #0
 8005864:	4971      	ldr	r1, [pc, #452]	@ (8005a2c <main+0x39c>)
 8005866:	4872      	ldr	r0, [pc, #456]	@ (8005a30 <main+0x3a0>)
 8005868:	f7ff fb14 	bl	8004e94 <Servo_Init>
  Servo_Init(&servo4, &htim9, TIM_CHANNEL_2, Servo_4_GPIO_Port, Servo_4_Pin);
 800586c:	2340      	movs	r3, #64	@ 0x40
 800586e:	9300      	str	r3, [sp, #0]
 8005870:	4b62      	ldr	r3, [pc, #392]	@ (80059fc <main+0x36c>)
 8005872:	2204      	movs	r2, #4
 8005874:	496d      	ldr	r1, [pc, #436]	@ (8005a2c <main+0x39c>)
 8005876:	486f      	ldr	r0, [pc, #444]	@ (8005a34 <main+0x3a4>)
 8005878:	f7ff fb0c 	bl	8004e94 <Servo_Init>
  Servo_Init(&servo5, &htim10, TIM_CHANNEL_1, Servo_5_GPIO_Port, Servo_5_Pin);
 800587c:	2340      	movs	r3, #64	@ 0x40
 800587e:	9300      	str	r3, [sp, #0]
 8005880:	4b6d      	ldr	r3, [pc, #436]	@ (8005a38 <main+0x3a8>)
 8005882:	2200      	movs	r2, #0
 8005884:	496d      	ldr	r1, [pc, #436]	@ (8005a3c <main+0x3ac>)
 8005886:	486e      	ldr	r0, [pc, #440]	@ (8005a40 <main+0x3b0>)
 8005888:	f7ff fb04 	bl	8004e94 <Servo_Init>

  prev_time = HAL_GetTick();
 800588c:	f003 fec0 	bl	8009610 <HAL_GetTick>
 8005890:	4603      	mov	r3, r0
 8005892:	4a6c      	ldr	r2, [pc, #432]	@ (8005a44 <main+0x3b4>)
 8005894:	6013      	str	r3, [r2, #0]

  /*------------------------------------MPU6050 DMP-------------------------------------*/
    OLED_ShowString(3,1,"yaw:");
 8005896:	4a6c      	ldr	r2, [pc, #432]	@ (8005a48 <main+0x3b8>)
 8005898:	2101      	movs	r1, #1
 800589a:	2003      	movs	r0, #3
 800589c:	f7ff fa28 	bl	8004cf0 <OLED_ShowString>
    OLED_ShowString(3,9,"TAR:");
 80058a0:	4a6a      	ldr	r2, [pc, #424]	@ (8005a4c <main+0x3bc>)
 80058a2:	2109      	movs	r1, #9
 80058a4:	2003      	movs	r0, #3
 80058a6:	f7ff fa23 	bl	8004cf0 <OLED_ShowString>

  
  // 
  target_yaw = yaw;
 80058aa:	4b69      	ldr	r3, [pc, #420]	@ (8005a50 <main+0x3c0>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a69      	ldr	r2, [pc, #420]	@ (8005a54 <main+0x3c4>)
 80058b0:	6013      	str	r3, [r2, #0]
  
  // PID
  PID_Reset(&pid_yaw);
 80058b2:	4869      	ldr	r0, [pc, #420]	@ (8005a58 <main+0x3c8>)
 80058b4:	f002 f908 	bl	8007ac8 <PID_Reset>
  PID_Reset(&pid_encoder);
 80058b8:	4868      	ldr	r0, [pc, #416]	@ (8005a5c <main+0x3cc>)
 80058ba:	f002 f905 	bl	8007ac8 <PID_Reset>
  OLED_Clear_Part(1,1,5);
 80058be:	2205      	movs	r2, #5
 80058c0:	2101      	movs	r1, #1
 80058c2:	2001      	movs	r0, #1
 80058c4:	f7ff f970 	bl	8004ba8 <OLED_Clear_Part>
  OLED_ShowString(1, 6, "mm");
 80058c8:	4a65      	ldr	r2, [pc, #404]	@ (8005a60 <main+0x3d0>)
 80058ca:	2106      	movs	r1, #6
 80058cc:	2001      	movs	r0, #1
 80058ce:	f7ff fa0f 	bl	8004cf0 <OLED_ShowString>
  OLED_ShowString(1, 14, "mm");
 80058d2:	4a63      	ldr	r2, [pc, #396]	@ (8005a60 <main+0x3d0>)
 80058d4:	210e      	movs	r1, #14
 80058d6:	2001      	movs	r0, #1
 80058d8:	f7ff fa0a 	bl	8004cf0 <OLED_ShowString>
  OLED_ShowString(2, 6, "mm");
 80058dc:	4a60      	ldr	r2, [pc, #384]	@ (8005a60 <main+0x3d0>)
 80058de:	2106      	movs	r1, #6
 80058e0:	2002      	movs	r0, #2
 80058e2:	f7ff fa05 	bl	8004cf0 <OLED_ShowString>
  OLED_ShowString(2, 14, "mm");
 80058e6:	4a5e      	ldr	r2, [pc, #376]	@ (8005a60 <main+0x3d0>)
 80058e8:	210e      	movs	r1, #14
 80058ea:	2002      	movs	r0, #2
 80058ec:	f7ff fa00 	bl	8004cf0 <OLED_ShowString>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    uint32_t current_time = HAL_GetTick();
 80058f0:	f003 fe8e 	bl	8009610 <HAL_GetTick>
 80058f4:	64f8      	str	r0, [r7, #76]	@ 0x4c
    
    // 
    // HAL_Delay(50);  // 50ms

    /*----------------------------------------------------------------------------US100-------------------------------------------------------------*/
    US100_GetAllValidDistances(distances);
 80058f6:	485b      	ldr	r0, [pc, #364]	@ (8005a64 <main+0x3d4>)
 80058f8:	f003 faac 	bl	8008e54 <US100_GetAllValidDistances>
    
    if (current_time - oled_prev_time >= 100) {  // 100ms
 80058fc:	4b5a      	ldr	r3, [pc, #360]	@ (8005a68 <main+0x3d8>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005902:	1ad3      	subs	r3, r2, r3
 8005904:	2b63      	cmp	r3, #99	@ 0x63
 8005906:	d932      	bls.n	800596e <main+0x2de>
        // 
        OLED_ShowNum(1, 1, distances[0], 5);  // 
 8005908:	4b56      	ldr	r3, [pc, #344]	@ (8005a64 <main+0x3d4>)
 800590a:	edd3 7a00 	vldr	s15, [r3]
 800590e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005912:	2305      	movs	r3, #5
 8005914:	ee17 2a90 	vmov	r2, s15
 8005918:	2101      	movs	r1, #1
 800591a:	2001      	movs	r0, #1
 800591c:	f7ff fa26 	bl	8004d6c <OLED_ShowNum>
        OLED_ShowNum(1, 9, distances[1], 5);  // 
 8005920:	4b50      	ldr	r3, [pc, #320]	@ (8005a64 <main+0x3d4>)
 8005922:	edd3 7a01 	vldr	s15, [r3, #4]
 8005926:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800592a:	2305      	movs	r3, #5
 800592c:	ee17 2a90 	vmov	r2, s15
 8005930:	2109      	movs	r1, #9
 8005932:	2001      	movs	r0, #1
 8005934:	f7ff fa1a 	bl	8004d6c <OLED_ShowNum>
        OLED_ShowNum(2, 1, distances[2], 5);  // 
 8005938:	4b4a      	ldr	r3, [pc, #296]	@ (8005a64 <main+0x3d4>)
 800593a:	edd3 7a02 	vldr	s15, [r3, #8]
 800593e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005942:	2305      	movs	r3, #5
 8005944:	ee17 2a90 	vmov	r2, s15
 8005948:	2101      	movs	r1, #1
 800594a:	2002      	movs	r0, #2
 800594c:	f7ff fa0e 	bl	8004d6c <OLED_ShowNum>
        OLED_ShowNum(2, 9, distances[3], 5);  // 
 8005950:	4b44      	ldr	r3, [pc, #272]	@ (8005a64 <main+0x3d4>)
 8005952:	edd3 7a03 	vldr	s15, [r3, #12]
 8005956:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800595a:	2305      	movs	r3, #5
 800595c:	ee17 2a90 	vmov	r2, s15
 8005960:	2109      	movs	r1, #9
 8005962:	2002      	movs	r0, #2
 8005964:	f7ff fa02 	bl	8004d6c <OLED_ShowNum>
        oled_prev_time = current_time;
 8005968:	4a3f      	ldr	r2, [pc, #252]	@ (8005a68 <main+0x3d8>)
 800596a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800596c:	6013      	str	r3, [r2, #0]
    }

    if(delay_flag) 
 800596e:	4b3f      	ldr	r3, [pc, #252]	@ (8005a6c <main+0x3dc>)
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d006      	beq.n	8005984 <main+0x2f4>
    {
      HAL_Delay(500);
 8005976:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800597a:	f003 fe55 	bl	8009628 <HAL_Delay>
      delay_flag=false;
 800597e:	4b3b      	ldr	r3, [pc, #236]	@ (8005a6c <main+0x3dc>)
 8005980:	2200      	movs	r2, #0
 8005982:	701a      	strb	r2, [r3, #0]
    /*------------------------------------------------------------------------------------------------------------------------------------------------*/
    // straight_us100(distances[0]);
    // Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, 60, &yaw, &target_yaw);
    // Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, 60, &yaw, &target_yaw);
    // Update_Target_Yaw(&yaw, &target_yaw);
    OLED_ShowChar(3,5,yaw >= 0 ? '+' : '-'); 
 8005984:	4b32      	ldr	r3, [pc, #200]	@ (8005a50 <main+0x3c0>)
 8005986:	edd3 7a00 	vldr	s15, [r3]
 800598a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800598e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005992:	db01      	blt.n	8005998 <main+0x308>
 8005994:	232b      	movs	r3, #43	@ 0x2b
 8005996:	e000      	b.n	800599a <main+0x30a>
 8005998:	232d      	movs	r3, #45	@ 0x2d
 800599a:	461a      	mov	r2, r3
 800599c:	2105      	movs	r1, #5
 800599e:	2003      	movs	r0, #3
 80059a0:	f7ff f94e 	bl	8004c40 <OLED_ShowChar>
    OLED_ShowChar(3,13,target_yaw >= 0 ? '+' : '-'); 
 80059a4:	4b2b      	ldr	r3, [pc, #172]	@ (8005a54 <main+0x3c4>)
 80059a6:	edd3 7a00 	vldr	s15, [r3]
 80059aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80059ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059b2:	db5d      	blt.n	8005a70 <main+0x3e0>
 80059b4:	232b      	movs	r3, #43	@ 0x2b
 80059b6:	e05c      	b.n	8005a72 <main+0x3e2>
 80059b8:	20000440 	.word	0x20000440
 80059bc:	20000910 	.word	0x20000910
 80059c0:	20000442 	.word	0x20000442
 80059c4:	20000880 	.word	0x20000880
 80059c8:	200006a8 	.word	0x200006a8
 80059cc:	66666667 	.word	0x66666667
 80059d0:	08011240 	.word	0x08011240
 80059d4:	0801124c 	.word	0x0801124c
 80059d8:	08011254 	.word	0x08011254
 80059dc:	200008c8 	.word	0x200008c8
 80059e0:	200004bc 	.word	0x200004bc
 80059e4:	200004a8 	.word	0x200004a8
 80059e8:	200009a0 	.word	0x200009a0
 80059ec:	200004e4 	.word	0x200004e4
 80059f0:	20000958 	.word	0x20000958
 80059f4:	200004d0 	.word	0x200004d0
 80059f8:	20000540 	.word	0x20000540
 80059fc:	40021000 	.word	0x40021000
 8005a00:	40021800 	.word	0x40021800
 8005a04:	20000660 	.word	0x20000660
 8005a08:	20000618 	.word	0x20000618
 8005a0c:	40020c00 	.word	0x40020c00
 8005a10:	200005d0 	.word	0x200005d0
 8005a14:	40020400 	.word	0x40020400
 8005a18:	40020800 	.word	0x40020800
 8005a1c:	20000588 	.word	0x20000588
 8005a20:	200006f0 	.word	0x200006f0
 8005a24:	20000444 	.word	0x20000444
 8005a28:	20000458 	.word	0x20000458
 8005a2c:	20000738 	.word	0x20000738
 8005a30:	2000046c 	.word	0x2000046c
 8005a34:	20000480 	.word	0x20000480
 8005a38:	40021400 	.word	0x40021400
 8005a3c:	20000780 	.word	0x20000780
 8005a40:	20000494 	.word	0x20000494
 8005a44:	2000040c 	.word	0x2000040c
 8005a48:	08011258 	.word	0x08011258
 8005a4c:	08011260 	.word	0x08011260
 8005a50:	2000050c 	.word	0x2000050c
 8005a54:	20000508 	.word	0x20000508
 8005a58:	20000074 	.word	0x20000074
 8005a5c:	2000005c 	.word	0x2000005c
 8005a60:	08011268 	.word	0x08011268
 8005a64:	20000038 	.word	0x20000038
 8005a68:	20000410 	.word	0x20000410
 8005a6c:	2000004d 	.word	0x2000004d
 8005a70:	232d      	movs	r3, #45	@ 0x2d
 8005a72:	461a      	mov	r2, r3
 8005a74:	210d      	movs	r1, #13
 8005a76:	2003      	movs	r0, #3
 8005a78:	f7ff f8e2 	bl	8004c40 <OLED_ShowChar>
    OLED_ShowNum(3,14,fabsf(target_yaw),3);
 8005a7c:	4bb6      	ldr	r3, [pc, #728]	@ (8005d58 <main+0x6c8>)
 8005a7e:	edd3 7a00 	vldr	s15, [r3]
 8005a82:	eef0 7ae7 	vabs.f32	s15, s15
 8005a86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	ee17 2a90 	vmov	r2, s15
 8005a90:	210e      	movs	r1, #14
 8005a92:	2003      	movs	r0, #3
 8005a94:	f7ff f96a 	bl	8004d6c <OLED_ShowNum>
    OLED_ShowNum(3,6,fabsf(yaw),3);
 8005a98:	4bb0      	ldr	r3, [pc, #704]	@ (8005d5c <main+0x6cc>)
 8005a9a:	edd3 7a00 	vldr	s15, [r3]
 8005a9e:	eef0 7ae7 	vabs.f32	s15, s15
 8005aa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	ee17 2a90 	vmov	r2, s15
 8005aac:	2106      	movs	r1, #6
 8005aae:	2003      	movs	r0, #3
 8005ab0:	f7ff f95c 	bl	8004d6c <OLED_ShowNum>
    
    OLED_ShowNum(4,1,path,2);  // 
 8005ab4:	4baa      	ldr	r3, [pc, #680]	@ (8005d60 <main+0x6d0>)
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	2302      	movs	r3, #2
 8005aba:	2101      	movs	r1, #1
 8005abc:	2004      	movs	r0, #4
 8005abe:	f7ff f955 	bl	8004d6c <OLED_ShowNum>
    // OLED_ShowNum(4,4,time,4); OLED_ShowNum(4,10,time_start,4);

    switch (path)
 8005ac2:	4ba7      	ldr	r3, [pc, #668]	@ (8005d60 <main+0x6d0>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2b0c      	cmp	r3, #12
 8005ac8:	f63f af12 	bhi.w	80058f0 <main+0x260>
 8005acc:	a201      	add	r2, pc, #4	@ (adr r2, 8005ad4 <main+0x444>)
 8005ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ad2:	bf00      	nop
 8005ad4:	08005b09 	.word	0x08005b09
 8005ad8:	08005beb 	.word	0x08005beb
 8005adc:	08005cc7 	.word	0x08005cc7
 8005ae0:	08005eb1 	.word	0x08005eb1
 8005ae4:	08005f8b 	.word	0x08005f8b
 8005ae8:	08006179 	.word	0x08006179
 8005aec:	08006255 	.word	0x08006255
 8005af0:	08006441 	.word	0x08006441
 8005af4:	08006513 	.word	0x08006513
 8005af8:	080066f7 	.word	0x080066f7
 8005afc:	080067cb 	.word	0x080067cb
 8005b00:	080069a7 	.word	0x080069a7
 8005b04:	08006a79 	.word	0x08006a79
    {
    case 0:
      if (distances[1]>=70&& meandistances(distances)[1]>=70) 
 8005b08:	4b96      	ldr	r3, [pc, #600]	@ (8005d64 <main+0x6d4>)
 8005b0a:	edd3 7a01 	vldr	s15, [r3, #4]
 8005b0e:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8005d68 <main+0x6d8>
 8005b12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b1a:	db1b      	blt.n	8005b54 <main+0x4c4>
 8005b1c:	4891      	ldr	r0, [pc, #580]	@ (8005d64 <main+0x6d4>)
 8005b1e:	f7ff fccb 	bl	80054b8 <meandistances>
 8005b22:	4603      	mov	r3, r0
 8005b24:	3304      	adds	r3, #4
 8005b26:	edd3 7a00 	vldr	s15, [r3]
 8005b2a:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8005d68 <main+0x6d8>
 8005b2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b36:	db0d      	blt.n	8005b54 <main+0x4c4>
      {
        Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, 30, &yaw, &target_yaw);
 8005b38:	4b87      	ldr	r3, [pc, #540]	@ (8005d58 <main+0x6c8>)
 8005b3a:	9302      	str	r3, [sp, #8]
 8005b3c:	4b87      	ldr	r3, [pc, #540]	@ (8005d5c <main+0x6cc>)
 8005b3e:	9301      	str	r3, [sp, #4]
 8005b40:	231e      	movs	r3, #30
 8005b42:	9300      	str	r3, [sp, #0]
 8005b44:	2303      	movs	r3, #3
 8005b46:	2202      	movs	r2, #2
 8005b48:	2101      	movs	r1, #1
 8005b4a:	2000      	movs	r0, #0
 8005b4c:	f001 fd1c 	bl	8007588 <Motor_Straight>
          PID_Reset(&pid_position);
          flag = true;
        }
        
      }
      break;
 8005b50:	f001 b883 	b.w	8006c5a <main+0x15ca>
      }else if (distances[1]<=30&& meandistances(distances)[1]<=30 )
 8005b54:	4b83      	ldr	r3, [pc, #524]	@ (8005d64 <main+0x6d4>)
 8005b56:	edd3 7a01 	vldr	s15, [r3, #4]
 8005b5a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8005b5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b66:	d901      	bls.n	8005b6c <main+0x4dc>
      break;
 8005b68:	f001 b877 	b.w	8006c5a <main+0x15ca>
      }else if (distances[1]<=30&& meandistances(distances)[1]<=30 )
 8005b6c:	487d      	ldr	r0, [pc, #500]	@ (8005d64 <main+0x6d4>)
 8005b6e:	f7ff fca3 	bl	80054b8 <meandistances>
 8005b72:	4603      	mov	r3, r0
 8005b74:	3304      	adds	r3, #4
 8005b76:	edd3 7a00 	vldr	s15, [r3]
 8005b7a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8005b7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b86:	d901      	bls.n	8005b8c <main+0x4fc>
      break;
 8005b88:	f001 b867 	b.w	8006c5a <main+0x15ca>
        if(flag){
 8005b8c:	4b77      	ldr	r3, [pc, #476]	@ (8005d6c <main+0x6dc>)
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d007      	beq.n	8005ba4 <main+0x514>
          time_start = HAL_GetTick();
 8005b94:	f003 fd3c 	bl	8009610 <HAL_GetTick>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	4a75      	ldr	r2, [pc, #468]	@ (8005d70 <main+0x6e0>)
 8005b9c:	6013      	str	r3, [r2, #0]
          flag = false;
 8005b9e:	4b73      	ldr	r3, [pc, #460]	@ (8005d6c <main+0x6dc>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	701a      	strb	r2, [r3, #0]
        time = HAL_GetTick();
 8005ba4:	f003 fd34 	bl	8009610 <HAL_GetTick>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	4a72      	ldr	r2, [pc, #456]	@ (8005d74 <main+0x6e4>)
 8005bac:	6013      	str	r3, [r2, #0]
        if(time - time_start >=100){
 8005bae:	4b71      	ldr	r3, [pc, #452]	@ (8005d74 <main+0x6e4>)
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	4b6f      	ldr	r3, [pc, #444]	@ (8005d70 <main+0x6e0>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	2b63      	cmp	r3, #99	@ 0x63
 8005bba:	f241 804e 	bls.w	8006c5a <main+0x15ca>
          path +=1;
 8005bbe:	4b68      	ldr	r3, [pc, #416]	@ (8005d60 <main+0x6d0>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	3301      	adds	r3, #1
 8005bc4:	4a66      	ldr	r2, [pc, #408]	@ (8005d60 <main+0x6d0>)
 8005bc6:	6013      	str	r3, [r2, #0]
          PID_Reset(&pid_yaw);        
 8005bc8:	486b      	ldr	r0, [pc, #428]	@ (8005d78 <main+0x6e8>)
 8005bca:	f001 ff7d 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_rear);
 8005bce:	486b      	ldr	r0, [pc, #428]	@ (8005d7c <main+0x6ec>)
 8005bd0:	f001 ff7a 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_front);
 8005bd4:	486a      	ldr	r0, [pc, #424]	@ (8005d80 <main+0x6f0>)
 8005bd6:	f001 ff77 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_position);
 8005bda:	486a      	ldr	r0, [pc, #424]	@ (8005d84 <main+0x6f4>)
 8005bdc:	f001 ff74 	bl	8007ac8 <PID_Reset>
          flag = true;
 8005be0:	4b62      	ldr	r3, [pc, #392]	@ (8005d6c <main+0x6dc>)
 8005be2:	2201      	movs	r2, #1
 8005be4:	701a      	strb	r2, [r3, #0]
      break;
 8005be6:	f001 b838 	b.w	8006c5a <main+0x15ca>
    
    case 1:
      if (distances[3]>=70&& meandistances(distances)[3]>=70)
 8005bea:	4b5e      	ldr	r3, [pc, #376]	@ (8005d64 <main+0x6d4>)
 8005bec:	edd3 7a03 	vldr	s15, [r3, #12]
 8005bf0:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8005d68 <main+0x6d8>
 8005bf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bfc:	db1b      	blt.n	8005c36 <main+0x5a6>
 8005bfe:	4859      	ldr	r0, [pc, #356]	@ (8005d64 <main+0x6d4>)
 8005c00:	f7ff fc5a 	bl	80054b8 <meandistances>
 8005c04:	4603      	mov	r3, r0
 8005c06:	330c      	adds	r3, #12
 8005c08:	edd3 7a00 	vldr	s15, [r3]
 8005c0c:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8005d68 <main+0x6d8>
 8005c10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c18:	db0d      	blt.n	8005c36 <main+0x5a6>
      {
        Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, 30, &yaw, &target_yaw);
 8005c1a:	4b4f      	ldr	r3, [pc, #316]	@ (8005d58 <main+0x6c8>)
 8005c1c:	9302      	str	r3, [sp, #8]
 8005c1e:	4b4f      	ldr	r3, [pc, #316]	@ (8005d5c <main+0x6cc>)
 8005c20:	9301      	str	r3, [sp, #4]
 8005c22:	231e      	movs	r3, #30
 8005c24:	9300      	str	r3, [sp, #0]
 8005c26:	2303      	movs	r3, #3
 8005c28:	2202      	movs	r2, #2
 8005c2a:	2101      	movs	r1, #1
 8005c2c:	2000      	movs	r0, #0
 8005c2e:	f001 fa87 	bl	8007140 <Motor_Rightward>
          PID_Reset(&pid_front);
          PID_Reset(&pid_position);
        }
        
      }
      break;
 8005c32:	f001 b815 	b.w	8006c60 <main+0x15d0>
      }else if (distances[3]<=30&& meandistances(distances)[3]<=30)
 8005c36:	4b4b      	ldr	r3, [pc, #300]	@ (8005d64 <main+0x6d4>)
 8005c38:	edd3 7a03 	vldr	s15, [r3, #12]
 8005c3c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8005c40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c48:	d901      	bls.n	8005c4e <main+0x5be>
      break;
 8005c4a:	f001 b809 	b.w	8006c60 <main+0x15d0>
      }else if (distances[3]<=30&& meandistances(distances)[3]<=30)
 8005c4e:	4845      	ldr	r0, [pc, #276]	@ (8005d64 <main+0x6d4>)
 8005c50:	f7ff fc32 	bl	80054b8 <meandistances>
 8005c54:	4603      	mov	r3, r0
 8005c56:	330c      	adds	r3, #12
 8005c58:	edd3 7a00 	vldr	s15, [r3]
 8005c5c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8005c60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c68:	d901      	bls.n	8005c6e <main+0x5de>
      break;
 8005c6a:	f000 bff9 	b.w	8006c60 <main+0x15d0>
        if(flag){
 8005c6e:	4b3f      	ldr	r3, [pc, #252]	@ (8005d6c <main+0x6dc>)
 8005c70:	781b      	ldrb	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d007      	beq.n	8005c86 <main+0x5f6>
          time_start = HAL_GetTick();
 8005c76:	f003 fccb 	bl	8009610 <HAL_GetTick>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	4a3c      	ldr	r2, [pc, #240]	@ (8005d70 <main+0x6e0>)
 8005c7e:	6013      	str	r3, [r2, #0]
          flag = false;
 8005c80:	4b3a      	ldr	r3, [pc, #232]	@ (8005d6c <main+0x6dc>)
 8005c82:	2200      	movs	r2, #0
 8005c84:	701a      	strb	r2, [r3, #0]
        uint32_t time = HAL_GetTick();
 8005c86:	f003 fcc3 	bl	8009610 <HAL_GetTick>
 8005c8a:	6078      	str	r0, [r7, #4]
        if(time - time_start >=100){
 8005c8c:	4b38      	ldr	r3, [pc, #224]	@ (8005d70 <main+0x6e0>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	2b63      	cmp	r3, #99	@ 0x63
 8005c96:	f240 87e3 	bls.w	8006c60 <main+0x15d0>
          path +=1;
 8005c9a:	4b31      	ldr	r3, [pc, #196]	@ (8005d60 <main+0x6d0>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	4a2f      	ldr	r2, [pc, #188]	@ (8005d60 <main+0x6d0>)
 8005ca2:	6013      	str	r3, [r2, #0]
          flag = true;
 8005ca4:	4b31      	ldr	r3, [pc, #196]	@ (8005d6c <main+0x6dc>)
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	701a      	strb	r2, [r3, #0]
          PID_Reset(&pid_yaw);        
 8005caa:	4833      	ldr	r0, [pc, #204]	@ (8005d78 <main+0x6e8>)
 8005cac:	f001 ff0c 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_rear);
 8005cb0:	4832      	ldr	r0, [pc, #200]	@ (8005d7c <main+0x6ec>)
 8005cb2:	f001 ff09 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_front);
 8005cb6:	4832      	ldr	r0, [pc, #200]	@ (8005d80 <main+0x6f0>)
 8005cb8:	f001 ff06 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_position);
 8005cbc:	4831      	ldr	r0, [pc, #196]	@ (8005d84 <main+0x6f4>)
 8005cbe:	f001 ff03 	bl	8007ac8 <PID_Reset>
      break;
 8005cc2:	f000 bfcd 	b.w	8006c60 <main+0x15d0>
    
    case 2:
      if (path_change!=2)
 8005cc6:	4b30      	ldr	r3, [pc, #192]	@ (8005d88 <main+0x6f8>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2b02      	cmp	r3, #2
 8005ccc:	f000 80d7 	beq.w	8005e7e <main+0x7ee>
      {
        if ((distances[0]>=70&& meandistances(distances)[0]>=70 && path_change==0)||(distances[0]<=70&& meandistances(distances)[0]<=70&& path_change==1))
 8005cd0:	4b24      	ldr	r3, [pc, #144]	@ (8005d64 <main+0x6d4>)
 8005cd2:	edd3 7a00 	vldr	s15, [r3]
 8005cd6:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8005d68 <main+0x6d8>
 8005cda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ce2:	db10      	blt.n	8005d06 <main+0x676>
 8005ce4:	481f      	ldr	r0, [pc, #124]	@ (8005d64 <main+0x6d4>)
 8005ce6:	f7ff fbe7 	bl	80054b8 <meandistances>
 8005cea:	4603      	mov	r3, r0
 8005cec:	edd3 7a00 	vldr	s15, [r3]
 8005cf0:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8005d68 <main+0x6d8>
 8005cf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cfc:	db03      	blt.n	8005d06 <main+0x676>
 8005cfe:	4b22      	ldr	r3, [pc, #136]	@ (8005d88 <main+0x6f8>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d01a      	beq.n	8005d3c <main+0x6ac>
 8005d06:	4b17      	ldr	r3, [pc, #92]	@ (8005d64 <main+0x6d4>)
 8005d08:	edd3 7a00 	vldr	s15, [r3]
 8005d0c:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8005d68 <main+0x6d8>
 8005d10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d18:	d838      	bhi.n	8005d8c <main+0x6fc>
 8005d1a:	4812      	ldr	r0, [pc, #72]	@ (8005d64 <main+0x6d4>)
 8005d1c:	f7ff fbcc 	bl	80054b8 <meandistances>
 8005d20:	4603      	mov	r3, r0
 8005d22:	edd3 7a00 	vldr	s15, [r3]
 8005d26:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8005d68 <main+0x6d8>
 8005d2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d32:	d82b      	bhi.n	8005d8c <main+0x6fc>
 8005d34:	4b14      	ldr	r3, [pc, #80]	@ (8005d88 <main+0x6f8>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d127      	bne.n	8005d8c <main+0x6fc>
        {
          Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 8005d3c:	4b06      	ldr	r3, [pc, #24]	@ (8005d58 <main+0x6c8>)
 8005d3e:	9302      	str	r3, [sp, #8]
 8005d40:	4b06      	ldr	r3, [pc, #24]	@ (8005d5c <main+0x6cc>)
 8005d42:	9301      	str	r3, [sp, #4]
 8005d44:	f06f 031d 	mvn.w	r3, #29
 8005d48:	9300      	str	r3, [sp, #0]
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	2202      	movs	r2, #2
 8005d4e:	2101      	movs	r1, #1
 8005d50:	2000      	movs	r0, #0
 8005d52:	f001 fc19 	bl	8007588 <Motor_Straight>
 8005d56:	e0a9      	b.n	8005eac <main+0x81c>
 8005d58:	20000508 	.word	0x20000508
 8005d5c:	2000050c 	.word	0x2000050c
 8005d60:	20000414 	.word	0x20000414
 8005d64:	20000038 	.word	0x20000038
 8005d68:	428c0000 	.word	0x428c0000
 8005d6c:	2000004c 	.word	0x2000004c
 8005d70:	20000420 	.word	0x20000420
 8005d74:	2000043c 	.word	0x2000043c
 8005d78:	20000074 	.word	0x20000074
 8005d7c:	200000a4 	.word	0x200000a4
 8005d80:	2000008c 	.word	0x2000008c
 8005d84:	200000bc 	.word	0x200000bc
 8005d88:	20000418 	.word	0x20000418
        }else if (distances[0]<=70&& meandistances(distances)[0]<=70 && path_change==0)
 8005d8c:	4ba4      	ldr	r3, [pc, #656]	@ (8006020 <main+0x990>)
 8005d8e:	edd3 7a00 	vldr	s15, [r3]
 8005d92:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 8006024 <main+0x994>
 8005d96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d9e:	d82e      	bhi.n	8005dfe <main+0x76e>
 8005da0:	489f      	ldr	r0, [pc, #636]	@ (8006020 <main+0x990>)
 8005da2:	f7ff fb89 	bl	80054b8 <meandistances>
 8005da6:	4603      	mov	r3, r0
 8005da8:	edd3 7a00 	vldr	s15, [r3]
 8005dac:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8006024 <main+0x994>
 8005db0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005db8:	d821      	bhi.n	8005dfe <main+0x76e>
 8005dba:	4b9b      	ldr	r3, [pc, #620]	@ (8006028 <main+0x998>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d11d      	bne.n	8005dfe <main+0x76e>
        {
          if(flag){
 8005dc2:	4b9a      	ldr	r3, [pc, #616]	@ (800602c <main+0x99c>)
 8005dc4:	781b      	ldrb	r3, [r3, #0]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d007      	beq.n	8005dda <main+0x74a>
            time_start = HAL_GetTick();
 8005dca:	f003 fc21 	bl	8009610 <HAL_GetTick>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	4a97      	ldr	r2, [pc, #604]	@ (8006030 <main+0x9a0>)
 8005dd2:	6013      	str	r3, [r2, #0]
            flag = false;
 8005dd4:	4b95      	ldr	r3, [pc, #596]	@ (800602c <main+0x99c>)
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	701a      	strb	r2, [r3, #0]
          }
          uint32_t time = HAL_GetTick();
 8005dda:	f003 fc19 	bl	8009610 <HAL_GetTick>
 8005dde:	60f8      	str	r0, [r7, #12]
          if(time - time_start >=100){
 8005de0:	4b93      	ldr	r3, [pc, #588]	@ (8006030 <main+0x9a0>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	2b63      	cmp	r3, #99	@ 0x63
 8005dea:	d95e      	bls.n	8005eaa <main+0x81a>
            path_change+=1;
 8005dec:	4b8e      	ldr	r3, [pc, #568]	@ (8006028 <main+0x998>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	3301      	adds	r3, #1
 8005df2:	4a8d      	ldr	r2, [pc, #564]	@ (8006028 <main+0x998>)
 8005df4:	6013      	str	r3, [r2, #0]
            flag = true;
 8005df6:	4b8d      	ldr	r3, [pc, #564]	@ (800602c <main+0x99c>)
 8005df8:	2201      	movs	r2, #1
 8005dfa:	701a      	strb	r2, [r3, #0]
        {
 8005dfc:	e055      	b.n	8005eaa <main+0x81a>
          }
        }else if (distances[0]>=70&& meandistances(distances)[0]>=70&& path_change==1)
 8005dfe:	4b88      	ldr	r3, [pc, #544]	@ (8006020 <main+0x990>)
 8005e00:	edd3 7a00 	vldr	s15, [r3]
 8005e04:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8006024 <main+0x994>
 8005e08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e10:	da01      	bge.n	8005e16 <main+0x786>
        PID_Reset(&pid_rear);
        PID_Reset(&pid_front);
        PID_Reset(&pid_position);
      }
        
      break;
 8005e12:	f000 bf28 	b.w	8006c66 <main+0x15d6>
        }else if (distances[0]>=70&& meandistances(distances)[0]>=70&& path_change==1)
 8005e16:	4882      	ldr	r0, [pc, #520]	@ (8006020 <main+0x990>)
 8005e18:	f7ff fb4e 	bl	80054b8 <meandistances>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	edd3 7a00 	vldr	s15, [r3]
 8005e22:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8006024 <main+0x994>
 8005e26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e2e:	da01      	bge.n	8005e34 <main+0x7a4>
      break;
 8005e30:	f000 bf19 	b.w	8006c66 <main+0x15d6>
        }else if (distances[0]>=70&& meandistances(distances)[0]>=70&& path_change==1)
 8005e34:	4b7c      	ldr	r3, [pc, #496]	@ (8006028 <main+0x998>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	f040 8714 	bne.w	8006c66 <main+0x15d6>
          if(flag){
 8005e3e:	4b7b      	ldr	r3, [pc, #492]	@ (800602c <main+0x99c>)
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d007      	beq.n	8005e56 <main+0x7c6>
            time_start = HAL_GetTick();
 8005e46:	f003 fbe3 	bl	8009610 <HAL_GetTick>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	4a78      	ldr	r2, [pc, #480]	@ (8006030 <main+0x9a0>)
 8005e4e:	6013      	str	r3, [r2, #0]
            flag = false;
 8005e50:	4b76      	ldr	r3, [pc, #472]	@ (800602c <main+0x99c>)
 8005e52:	2200      	movs	r2, #0
 8005e54:	701a      	strb	r2, [r3, #0]
          uint32_t time = HAL_GetTick();
 8005e56:	f003 fbdb 	bl	8009610 <HAL_GetTick>
 8005e5a:	60b8      	str	r0, [r7, #8]
          if(time - time_start >=100){
 8005e5c:	4b74      	ldr	r3, [pc, #464]	@ (8006030 <main+0x9a0>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68ba      	ldr	r2, [r7, #8]
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	2b63      	cmp	r3, #99	@ 0x63
 8005e66:	f240 86fe 	bls.w	8006c66 <main+0x15d6>
            path_change+=1;
 8005e6a:	4b6f      	ldr	r3, [pc, #444]	@ (8006028 <main+0x998>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	3301      	adds	r3, #1
 8005e70:	4a6d      	ldr	r2, [pc, #436]	@ (8006028 <main+0x998>)
 8005e72:	6013      	str	r3, [r2, #0]
            flag = true;
 8005e74:	4b6d      	ldr	r3, [pc, #436]	@ (800602c <main+0x99c>)
 8005e76:	2201      	movs	r2, #1
 8005e78:	701a      	strb	r2, [r3, #0]
      break;
 8005e7a:	f000 bef4 	b.w	8006c66 <main+0x15d6>
        path_change = 0;
 8005e7e:	4b6a      	ldr	r3, [pc, #424]	@ (8006028 <main+0x998>)
 8005e80:	2200      	movs	r2, #0
 8005e82:	601a      	str	r2, [r3, #0]
        path +=1;
 8005e84:	4b6b      	ldr	r3, [pc, #428]	@ (8006034 <main+0x9a4>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	4a6a      	ldr	r2, [pc, #424]	@ (8006034 <main+0x9a4>)
 8005e8c:	6013      	str	r3, [r2, #0]
        PID_Reset(&pid_yaw);        
 8005e8e:	486a      	ldr	r0, [pc, #424]	@ (8006038 <main+0x9a8>)
 8005e90:	f001 fe1a 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_rear);
 8005e94:	4869      	ldr	r0, [pc, #420]	@ (800603c <main+0x9ac>)
 8005e96:	f001 fe17 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_front);
 8005e9a:	4869      	ldr	r0, [pc, #420]	@ (8006040 <main+0x9b0>)
 8005e9c:	f001 fe14 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_position);
 8005ea0:	4868      	ldr	r0, [pc, #416]	@ (8006044 <main+0x9b4>)
 8005ea2:	f001 fe11 	bl	8007ac8 <PID_Reset>
      break;
 8005ea6:	f000 bede 	b.w	8006c66 <main+0x15d6>
        {
 8005eaa:	bf00      	nop
      break;
 8005eac:	f000 bedb 	b.w	8006c66 <main+0x15d6>

    case 3:
      if (distances[0]>=70&& meandistances(distances)[0]>=70)
 8005eb0:	4b5b      	ldr	r3, [pc, #364]	@ (8006020 <main+0x990>)
 8005eb2:	edd3 7a00 	vldr	s15, [r3]
 8005eb6:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8006024 <main+0x994>
 8005eba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ec2:	db1b      	blt.n	8005efc <main+0x86c>
 8005ec4:	4856      	ldr	r0, [pc, #344]	@ (8006020 <main+0x990>)
 8005ec6:	f7ff faf7 	bl	80054b8 <meandistances>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	edd3 7a00 	vldr	s15, [r3]
 8005ed0:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8006024 <main+0x994>
 8005ed4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005edc:	db0e      	blt.n	8005efc <main+0x86c>
      {
        Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 8005ede:	4b5a      	ldr	r3, [pc, #360]	@ (8006048 <main+0x9b8>)
 8005ee0:	9302      	str	r3, [sp, #8]
 8005ee2:	4b5a      	ldr	r3, [pc, #360]	@ (800604c <main+0x9bc>)
 8005ee4:	9301      	str	r3, [sp, #4]
 8005ee6:	f06f 031d 	mvn.w	r3, #29
 8005eea:	9300      	str	r3, [sp, #0]
 8005eec:	2303      	movs	r3, #3
 8005eee:	2202      	movs	r2, #2
 8005ef0:	2101      	movs	r1, #1
 8005ef2:	2000      	movs	r0, #0
 8005ef4:	f001 f924 	bl	8007140 <Motor_Rightward>
          PID_Reset(&pid_front);
          PID_Reset(&pid_position);
        }
        
      }
      break;
 8005ef8:	f000 beb8 	b.w	8006c6c <main+0x15dc>
      }else if (distances[0]<=30 && meandistances(distances)[0]<=30 )
 8005efc:	4b48      	ldr	r3, [pc, #288]	@ (8006020 <main+0x990>)
 8005efe:	edd3 7a00 	vldr	s15, [r3]
 8005f02:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8005f06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f0e:	d901      	bls.n	8005f14 <main+0x884>
      break;
 8005f10:	f000 beac 	b.w	8006c6c <main+0x15dc>
      }else if (distances[0]<=30 && meandistances(distances)[0]<=30 )
 8005f14:	4842      	ldr	r0, [pc, #264]	@ (8006020 <main+0x990>)
 8005f16:	f7ff facf 	bl	80054b8 <meandistances>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	edd3 7a00 	vldr	s15, [r3]
 8005f20:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8005f24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f2c:	d901      	bls.n	8005f32 <main+0x8a2>
      break;
 8005f2e:	f000 be9d 	b.w	8006c6c <main+0x15dc>
        if(flag){
 8005f32:	4b3e      	ldr	r3, [pc, #248]	@ (800602c <main+0x99c>)
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d007      	beq.n	8005f4a <main+0x8ba>
          time_start = HAL_GetTick();
 8005f3a:	f003 fb69 	bl	8009610 <HAL_GetTick>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	4a3b      	ldr	r2, [pc, #236]	@ (8006030 <main+0x9a0>)
 8005f42:	6013      	str	r3, [r2, #0]
          flag = false;
 8005f44:	4b39      	ldr	r3, [pc, #228]	@ (800602c <main+0x99c>)
 8005f46:	2200      	movs	r2, #0
 8005f48:	701a      	strb	r2, [r3, #0]
        uint32_t time = HAL_GetTick();
 8005f4a:	f003 fb61 	bl	8009610 <HAL_GetTick>
 8005f4e:	6138      	str	r0, [r7, #16]
        if(time - time_start >=100){
 8005f50:	4b37      	ldr	r3, [pc, #220]	@ (8006030 <main+0x9a0>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	693a      	ldr	r2, [r7, #16]
 8005f56:	1ad3      	subs	r3, r2, r3
 8005f58:	2b63      	cmp	r3, #99	@ 0x63
 8005f5a:	f240 8687 	bls.w	8006c6c <main+0x15dc>
          path +=1;
 8005f5e:	4b35      	ldr	r3, [pc, #212]	@ (8006034 <main+0x9a4>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	3301      	adds	r3, #1
 8005f64:	4a33      	ldr	r2, [pc, #204]	@ (8006034 <main+0x9a4>)
 8005f66:	6013      	str	r3, [r2, #0]
          flag = true;
 8005f68:	4b30      	ldr	r3, [pc, #192]	@ (800602c <main+0x99c>)
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	701a      	strb	r2, [r3, #0]
          PID_Reset(&pid_yaw);        
 8005f6e:	4832      	ldr	r0, [pc, #200]	@ (8006038 <main+0x9a8>)
 8005f70:	f001 fdaa 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_rear);
 8005f74:	4831      	ldr	r0, [pc, #196]	@ (800603c <main+0x9ac>)
 8005f76:	f001 fda7 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_front);
 8005f7a:	4831      	ldr	r0, [pc, #196]	@ (8006040 <main+0x9b0>)
 8005f7c:	f001 fda4 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_position);
 8005f80:	4830      	ldr	r0, [pc, #192]	@ (8006044 <main+0x9b4>)
 8005f82:	f001 fda1 	bl	8007ac8 <PID_Reset>
      break;
 8005f86:	f000 be71 	b.w	8006c6c <main+0x15dc>

    case 4:

      if (path_change!=2)
 8005f8a:	4b27      	ldr	r3, [pc, #156]	@ (8006028 <main+0x998>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	f000 80d9 	beq.w	8006146 <main+0xab6>
      {
        if ((distances[3]>=70 && meandistances(distances)[3]>=70  && path_change==0)||(distances[3]<=70 && meandistances(distances)[3]<=70 && path_change==1))
 8005f94:	4b22      	ldr	r3, [pc, #136]	@ (8006020 <main+0x990>)
 8005f96:	edd3 7a03 	vldr	s15, [r3, #12]
 8005f9a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8006024 <main+0x994>
 8005f9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fa6:	db11      	blt.n	8005fcc <main+0x93c>
 8005fa8:	481d      	ldr	r0, [pc, #116]	@ (8006020 <main+0x990>)
 8005faa:	f7ff fa85 	bl	80054b8 <meandistances>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	330c      	adds	r3, #12
 8005fb2:	edd3 7a00 	vldr	s15, [r3]
 8005fb6:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8006024 <main+0x994>
 8005fba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fc2:	db03      	blt.n	8005fcc <main+0x93c>
 8005fc4:	4b18      	ldr	r3, [pc, #96]	@ (8006028 <main+0x998>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d01b      	beq.n	8006004 <main+0x974>
 8005fcc:	4b14      	ldr	r3, [pc, #80]	@ (8006020 <main+0x990>)
 8005fce:	edd3 7a03 	vldr	s15, [r3, #12]
 8005fd2:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8006024 <main+0x994>
 8005fd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fde:	d837      	bhi.n	8006050 <main+0x9c0>
 8005fe0:	480f      	ldr	r0, [pc, #60]	@ (8006020 <main+0x990>)
 8005fe2:	f7ff fa69 	bl	80054b8 <meandistances>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	330c      	adds	r3, #12
 8005fea:	edd3 7a00 	vldr	s15, [r3]
 8005fee:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8006024 <main+0x994>
 8005ff2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ffa:	d829      	bhi.n	8006050 <main+0x9c0>
 8005ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8006028 <main+0x998>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d125      	bne.n	8006050 <main+0x9c0>
        {
          Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 8006004:	4b10      	ldr	r3, [pc, #64]	@ (8006048 <main+0x9b8>)
 8006006:	9302      	str	r3, [sp, #8]
 8006008:	4b10      	ldr	r3, [pc, #64]	@ (800604c <main+0x9bc>)
 800600a:	9301      	str	r3, [sp, #4]
 800600c:	f06f 031d 	mvn.w	r3, #29
 8006010:	9300      	str	r3, [sp, #0]
 8006012:	2303      	movs	r3, #3
 8006014:	2202      	movs	r2, #2
 8006016:	2101      	movs	r1, #1
 8006018:	2000      	movs	r0, #0
 800601a:	f001 fab5 	bl	8007588 <Motor_Straight>
 800601e:	e0a9      	b.n	8006174 <main+0xae4>
 8006020:	20000038 	.word	0x20000038
 8006024:	428c0000 	.word	0x428c0000
 8006028:	20000418 	.word	0x20000418
 800602c:	2000004c 	.word	0x2000004c
 8006030:	20000420 	.word	0x20000420
 8006034:	20000414 	.word	0x20000414
 8006038:	20000074 	.word	0x20000074
 800603c:	200000a4 	.word	0x200000a4
 8006040:	2000008c 	.word	0x2000008c
 8006044:	200000bc 	.word	0x200000bc
 8006048:	20000508 	.word	0x20000508
 800604c:	2000050c 	.word	0x2000050c
        }else if (distances[3]<=70&& meandistances(distances)[3]<=70&& path_change==0)
 8006050:	4ba5      	ldr	r3, [pc, #660]	@ (80062e8 <main+0xc58>)
 8006052:	edd3 7a03 	vldr	s15, [r3, #12]
 8006056:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 80062ec <main+0xc5c>
 800605a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800605e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006062:	d82f      	bhi.n	80060c4 <main+0xa34>
 8006064:	48a0      	ldr	r0, [pc, #640]	@ (80062e8 <main+0xc58>)
 8006066:	f7ff fa27 	bl	80054b8 <meandistances>
 800606a:	4603      	mov	r3, r0
 800606c:	330c      	adds	r3, #12
 800606e:	edd3 7a00 	vldr	s15, [r3]
 8006072:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 80062ec <main+0xc5c>
 8006076:	eef4 7ac7 	vcmpe.f32	s15, s14
 800607a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800607e:	d821      	bhi.n	80060c4 <main+0xa34>
 8006080:	4b9b      	ldr	r3, [pc, #620]	@ (80062f0 <main+0xc60>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d11d      	bne.n	80060c4 <main+0xa34>
        {
          if(flag){
 8006088:	4b9a      	ldr	r3, [pc, #616]	@ (80062f4 <main+0xc64>)
 800608a:	781b      	ldrb	r3, [r3, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d007      	beq.n	80060a0 <main+0xa10>
            time_start = HAL_GetTick();
 8006090:	f003 fabe 	bl	8009610 <HAL_GetTick>
 8006094:	4603      	mov	r3, r0
 8006096:	4a98      	ldr	r2, [pc, #608]	@ (80062f8 <main+0xc68>)
 8006098:	6013      	str	r3, [r2, #0]
            flag = false;
 800609a:	4b96      	ldr	r3, [pc, #600]	@ (80062f4 <main+0xc64>)
 800609c:	2200      	movs	r2, #0
 800609e:	701a      	strb	r2, [r3, #0]
          }
          uint32_t time = HAL_GetTick();
 80060a0:	f003 fab6 	bl	8009610 <HAL_GetTick>
 80060a4:	61b8      	str	r0, [r7, #24]
          if(time - time_start >=100){
 80060a6:	4b94      	ldr	r3, [pc, #592]	@ (80062f8 <main+0xc68>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	69ba      	ldr	r2, [r7, #24]
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	2b63      	cmp	r3, #99	@ 0x63
 80060b0:	d95f      	bls.n	8006172 <main+0xae2>
            path_change+=1;
 80060b2:	4b8f      	ldr	r3, [pc, #572]	@ (80062f0 <main+0xc60>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	3301      	adds	r3, #1
 80060b8:	4a8d      	ldr	r2, [pc, #564]	@ (80062f0 <main+0xc60>)
 80060ba:	6013      	str	r3, [r2, #0]
            flag = true;
 80060bc:	4b8d      	ldr	r3, [pc, #564]	@ (80062f4 <main+0xc64>)
 80060be:	2201      	movs	r2, #1
 80060c0:	701a      	strb	r2, [r3, #0]
        {
 80060c2:	e056      	b.n	8006172 <main+0xae2>
          }
        }else if (distances[3]>=70&& meandistances(distances)[3]>=70&& path_change==1)
 80060c4:	4b88      	ldr	r3, [pc, #544]	@ (80062e8 <main+0xc58>)
 80060c6:	edd3 7a03 	vldr	s15, [r3, #12]
 80060ca:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 80062ec <main+0xc5c>
 80060ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80060d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060d6:	da01      	bge.n	80060dc <main+0xa4c>
        PID_Reset(&pid_rear);
        PID_Reset(&pid_front);
        PID_Reset(&pid_position);
      }
        
      break;
 80060d8:	f000 bdcb 	b.w	8006c72 <main+0x15e2>
        }else if (distances[3]>=70&& meandistances(distances)[3]>=70&& path_change==1)
 80060dc:	4882      	ldr	r0, [pc, #520]	@ (80062e8 <main+0xc58>)
 80060de:	f7ff f9eb 	bl	80054b8 <meandistances>
 80060e2:	4603      	mov	r3, r0
 80060e4:	330c      	adds	r3, #12
 80060e6:	edd3 7a00 	vldr	s15, [r3]
 80060ea:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80062ec <main+0xc5c>
 80060ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80060f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060f6:	da01      	bge.n	80060fc <main+0xa6c>
      break;
 80060f8:	f000 bdbb 	b.w	8006c72 <main+0x15e2>
        }else if (distances[3]>=70&& meandistances(distances)[3]>=70&& path_change==1)
 80060fc:	4b7c      	ldr	r3, [pc, #496]	@ (80062f0 <main+0xc60>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2b01      	cmp	r3, #1
 8006102:	f040 85b6 	bne.w	8006c72 <main+0x15e2>
          if(flag){
 8006106:	4b7b      	ldr	r3, [pc, #492]	@ (80062f4 <main+0xc64>)
 8006108:	781b      	ldrb	r3, [r3, #0]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d007      	beq.n	800611e <main+0xa8e>
            time_start = HAL_GetTick();
 800610e:	f003 fa7f 	bl	8009610 <HAL_GetTick>
 8006112:	4603      	mov	r3, r0
 8006114:	4a78      	ldr	r2, [pc, #480]	@ (80062f8 <main+0xc68>)
 8006116:	6013      	str	r3, [r2, #0]
            flag = false;
 8006118:	4b76      	ldr	r3, [pc, #472]	@ (80062f4 <main+0xc64>)
 800611a:	2200      	movs	r2, #0
 800611c:	701a      	strb	r2, [r3, #0]
          uint32_t time = HAL_GetTick();
 800611e:	f003 fa77 	bl	8009610 <HAL_GetTick>
 8006122:	6178      	str	r0, [r7, #20]
          if(time - time_start >=100){
 8006124:	4b74      	ldr	r3, [pc, #464]	@ (80062f8 <main+0xc68>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	1ad3      	subs	r3, r2, r3
 800612c:	2b63      	cmp	r3, #99	@ 0x63
 800612e:	f240 85a0 	bls.w	8006c72 <main+0x15e2>
            path_change+=1;
 8006132:	4b6f      	ldr	r3, [pc, #444]	@ (80062f0 <main+0xc60>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3301      	adds	r3, #1
 8006138:	4a6d      	ldr	r2, [pc, #436]	@ (80062f0 <main+0xc60>)
 800613a:	6013      	str	r3, [r2, #0]
            flag = true;
 800613c:	4b6d      	ldr	r3, [pc, #436]	@ (80062f4 <main+0xc64>)
 800613e:	2201      	movs	r2, #1
 8006140:	701a      	strb	r2, [r3, #0]
      break;
 8006142:	f000 bd96 	b.w	8006c72 <main+0x15e2>
        path_change = 0;
 8006146:	4b6a      	ldr	r3, [pc, #424]	@ (80062f0 <main+0xc60>)
 8006148:	2200      	movs	r2, #0
 800614a:	601a      	str	r2, [r3, #0]
        path +=1;
 800614c:	4b6b      	ldr	r3, [pc, #428]	@ (80062fc <main+0xc6c>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	3301      	adds	r3, #1
 8006152:	4a6a      	ldr	r2, [pc, #424]	@ (80062fc <main+0xc6c>)
 8006154:	6013      	str	r3, [r2, #0]
        PID_Reset(&pid_yaw);        
 8006156:	486a      	ldr	r0, [pc, #424]	@ (8006300 <main+0xc70>)
 8006158:	f001 fcb6 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_rear);
 800615c:	4869      	ldr	r0, [pc, #420]	@ (8006304 <main+0xc74>)
 800615e:	f001 fcb3 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_front);
 8006162:	4869      	ldr	r0, [pc, #420]	@ (8006308 <main+0xc78>)
 8006164:	f001 fcb0 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_position);
 8006168:	4868      	ldr	r0, [pc, #416]	@ (800630c <main+0xc7c>)
 800616a:	f001 fcad 	bl	8007ac8 <PID_Reset>
      break;
 800616e:	f000 bd80 	b.w	8006c72 <main+0x15e2>
        {
 8006172:	bf00      	nop
      break;
 8006174:	f000 bd7d 	b.w	8006c72 <main+0x15e2>

    case 5:
      if (distances[3]>=70&& meandistances(distances)[3]>=700)
 8006178:	4b5b      	ldr	r3, [pc, #364]	@ (80062e8 <main+0xc58>)
 800617a:	edd3 7a03 	vldr	s15, [r3, #12]
 800617e:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 80062ec <main+0xc5c>
 8006182:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800618a:	db1b      	blt.n	80061c4 <main+0xb34>
 800618c:	4856      	ldr	r0, [pc, #344]	@ (80062e8 <main+0xc58>)
 800618e:	f7ff f993 	bl	80054b8 <meandistances>
 8006192:	4603      	mov	r3, r0
 8006194:	330c      	adds	r3, #12
 8006196:	edd3 7a00 	vldr	s15, [r3]
 800619a:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8006310 <main+0xc80>
 800619e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80061a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061a6:	db0d      	blt.n	80061c4 <main+0xb34>
      {
        Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, 30, &yaw, &target_yaw);
 80061a8:	4b5a      	ldr	r3, [pc, #360]	@ (8006314 <main+0xc84>)
 80061aa:	9302      	str	r3, [sp, #8]
 80061ac:	4b5a      	ldr	r3, [pc, #360]	@ (8006318 <main+0xc88>)
 80061ae:	9301      	str	r3, [sp, #4]
 80061b0:	231e      	movs	r3, #30
 80061b2:	9300      	str	r3, [sp, #0]
 80061b4:	2303      	movs	r3, #3
 80061b6:	2202      	movs	r2, #2
 80061b8:	2101      	movs	r1, #1
 80061ba:	2000      	movs	r0, #0
 80061bc:	f000 ffc0 	bl	8007140 <Motor_Rightward>
          PID_Reset(&pid_front);
          PID_Reset(&pid_position);
        }
        
      }
      break;
 80061c0:	f000 bd5a 	b.w	8006c78 <main+0x15e8>
      }else if (distances[3]<=30 && meandistances(distances)[3]<=30)
 80061c4:	4b48      	ldr	r3, [pc, #288]	@ (80062e8 <main+0xc58>)
 80061c6:	edd3 7a03 	vldr	s15, [r3, #12]
 80061ca:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80061ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80061d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061d6:	d901      	bls.n	80061dc <main+0xb4c>
      break;
 80061d8:	f000 bd4e 	b.w	8006c78 <main+0x15e8>
      }else if (distances[3]<=30 && meandistances(distances)[3]<=30)
 80061dc:	4842      	ldr	r0, [pc, #264]	@ (80062e8 <main+0xc58>)
 80061de:	f7ff f96b 	bl	80054b8 <meandistances>
 80061e2:	4603      	mov	r3, r0
 80061e4:	330c      	adds	r3, #12
 80061e6:	edd3 7a00 	vldr	s15, [r3]
 80061ea:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80061ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80061f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061f6:	d901      	bls.n	80061fc <main+0xb6c>
      break;
 80061f8:	f000 bd3e 	b.w	8006c78 <main+0x15e8>
        if(flag){
 80061fc:	4b3d      	ldr	r3, [pc, #244]	@ (80062f4 <main+0xc64>)
 80061fe:	781b      	ldrb	r3, [r3, #0]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d007      	beq.n	8006214 <main+0xb84>
          time_start = HAL_GetTick();
 8006204:	f003 fa04 	bl	8009610 <HAL_GetTick>
 8006208:	4603      	mov	r3, r0
 800620a:	4a3b      	ldr	r2, [pc, #236]	@ (80062f8 <main+0xc68>)
 800620c:	6013      	str	r3, [r2, #0]
          flag = false;
 800620e:	4b39      	ldr	r3, [pc, #228]	@ (80062f4 <main+0xc64>)
 8006210:	2200      	movs	r2, #0
 8006212:	701a      	strb	r2, [r3, #0]
        uint32_t time = HAL_GetTick();
 8006214:	f003 f9fc 	bl	8009610 <HAL_GetTick>
 8006218:	61f8      	str	r0, [r7, #28]
        if(time - time_start >=100){
 800621a:	4b37      	ldr	r3, [pc, #220]	@ (80062f8 <main+0xc68>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	69fa      	ldr	r2, [r7, #28]
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	2b63      	cmp	r3, #99	@ 0x63
 8006224:	f240 8528 	bls.w	8006c78 <main+0x15e8>
          path +=1;
 8006228:	4b34      	ldr	r3, [pc, #208]	@ (80062fc <main+0xc6c>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	3301      	adds	r3, #1
 800622e:	4a33      	ldr	r2, [pc, #204]	@ (80062fc <main+0xc6c>)
 8006230:	6013      	str	r3, [r2, #0]
          flag = true;
 8006232:	4b30      	ldr	r3, [pc, #192]	@ (80062f4 <main+0xc64>)
 8006234:	2201      	movs	r2, #1
 8006236:	701a      	strb	r2, [r3, #0]
          PID_Reset(&pid_yaw);        
 8006238:	4831      	ldr	r0, [pc, #196]	@ (8006300 <main+0xc70>)
 800623a:	f001 fc45 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_rear);
 800623e:	4831      	ldr	r0, [pc, #196]	@ (8006304 <main+0xc74>)
 8006240:	f001 fc42 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_front);
 8006244:	4830      	ldr	r0, [pc, #192]	@ (8006308 <main+0xc78>)
 8006246:	f001 fc3f 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_position);
 800624a:	4830      	ldr	r0, [pc, #192]	@ (800630c <main+0xc7c>)
 800624c:	f001 fc3c 	bl	8007ac8 <PID_Reset>
      break;
 8006250:	f000 bd12 	b.w	8006c78 <main+0x15e8>

      case 6:
      if (path_change!=2)
 8006254:	4b26      	ldr	r3, [pc, #152]	@ (80062f0 <main+0xc60>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	2b02      	cmp	r3, #2
 800625a:	f000 80d8 	beq.w	800640e <main+0xd7e>
      {
        if ((distances[0]>=70 && meandistances(distances)[0]>=70 && path_change==0)||(distances[0]<=70 && meandistances(distances)[0]<=70 && path_change==1))
 800625e:	4b22      	ldr	r3, [pc, #136]	@ (80062e8 <main+0xc58>)
 8006260:	edd3 7a00 	vldr	s15, [r3]
 8006264:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80062ec <main+0xc5c>
 8006268:	eef4 7ac7 	vcmpe.f32	s15, s14
 800626c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006270:	db10      	blt.n	8006294 <main+0xc04>
 8006272:	481d      	ldr	r0, [pc, #116]	@ (80062e8 <main+0xc58>)
 8006274:	f7ff f920 	bl	80054b8 <meandistances>
 8006278:	4603      	mov	r3, r0
 800627a:	edd3 7a00 	vldr	s15, [r3]
 800627e:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80062ec <main+0xc5c>
 8006282:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800628a:	db03      	blt.n	8006294 <main+0xc04>
 800628c:	4b18      	ldr	r3, [pc, #96]	@ (80062f0 <main+0xc60>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d01a      	beq.n	80062ca <main+0xc3a>
 8006294:	4b14      	ldr	r3, [pc, #80]	@ (80062e8 <main+0xc58>)
 8006296:	edd3 7a00 	vldr	s15, [r3]
 800629a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80062ec <main+0xc5c>
 800629e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062a6:	d839      	bhi.n	800631c <main+0xc8c>
 80062a8:	480f      	ldr	r0, [pc, #60]	@ (80062e8 <main+0xc58>)
 80062aa:	f7ff f905 	bl	80054b8 <meandistances>
 80062ae:	4603      	mov	r3, r0
 80062b0:	edd3 7a00 	vldr	s15, [r3]
 80062b4:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80062ec <main+0xc5c>
 80062b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062c0:	d82c      	bhi.n	800631c <main+0xc8c>
 80062c2:	4b0b      	ldr	r3, [pc, #44]	@ (80062f0 <main+0xc60>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d128      	bne.n	800631c <main+0xc8c>
        {
          Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 80062ca:	4b12      	ldr	r3, [pc, #72]	@ (8006314 <main+0xc84>)
 80062cc:	9302      	str	r3, [sp, #8]
 80062ce:	4b12      	ldr	r3, [pc, #72]	@ (8006318 <main+0xc88>)
 80062d0:	9301      	str	r3, [sp, #4]
 80062d2:	f06f 031d 	mvn.w	r3, #29
 80062d6:	9300      	str	r3, [sp, #0]
 80062d8:	2303      	movs	r3, #3
 80062da:	2202      	movs	r2, #2
 80062dc:	2101      	movs	r1, #1
 80062de:	2000      	movs	r0, #0
 80062e0:	f001 f952 	bl	8007588 <Motor_Straight>
 80062e4:	e0aa      	b.n	800643c <main+0xdac>
 80062e6:	bf00      	nop
 80062e8:	20000038 	.word	0x20000038
 80062ec:	428c0000 	.word	0x428c0000
 80062f0:	20000418 	.word	0x20000418
 80062f4:	2000004c 	.word	0x2000004c
 80062f8:	20000420 	.word	0x20000420
 80062fc:	20000414 	.word	0x20000414
 8006300:	20000074 	.word	0x20000074
 8006304:	200000a4 	.word	0x200000a4
 8006308:	2000008c 	.word	0x2000008c
 800630c:	200000bc 	.word	0x200000bc
 8006310:	442f0000 	.word	0x442f0000
 8006314:	20000508 	.word	0x20000508
 8006318:	2000050c 	.word	0x2000050c
        }else if (distances[0]<=70 && meandistances(distances)[0]<=70 && path_change==0)
 800631c:	4ba2      	ldr	r3, [pc, #648]	@ (80065a8 <main+0xf18>)
 800631e:	edd3 7a00 	vldr	s15, [r3]
 8006322:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 80065ac <main+0xf1c>
 8006326:	eef4 7ac7 	vcmpe.f32	s15, s14
 800632a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800632e:	d82e      	bhi.n	800638e <main+0xcfe>
 8006330:	489d      	ldr	r0, [pc, #628]	@ (80065a8 <main+0xf18>)
 8006332:	f7ff f8c1 	bl	80054b8 <meandistances>
 8006336:	4603      	mov	r3, r0
 8006338:	edd3 7a00 	vldr	s15, [r3]
 800633c:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 80065ac <main+0xf1c>
 8006340:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006348:	d821      	bhi.n	800638e <main+0xcfe>
 800634a:	4b99      	ldr	r3, [pc, #612]	@ (80065b0 <main+0xf20>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d11d      	bne.n	800638e <main+0xcfe>
        {
          if(flag){
 8006352:	4b98      	ldr	r3, [pc, #608]	@ (80065b4 <main+0xf24>)
 8006354:	781b      	ldrb	r3, [r3, #0]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d007      	beq.n	800636a <main+0xcda>
            time_start = HAL_GetTick();
 800635a:	f003 f959 	bl	8009610 <HAL_GetTick>
 800635e:	4603      	mov	r3, r0
 8006360:	4a95      	ldr	r2, [pc, #596]	@ (80065b8 <main+0xf28>)
 8006362:	6013      	str	r3, [r2, #0]
            flag = false;
 8006364:	4b93      	ldr	r3, [pc, #588]	@ (80065b4 <main+0xf24>)
 8006366:	2200      	movs	r2, #0
 8006368:	701a      	strb	r2, [r3, #0]
          }
          uint32_t time = HAL_GetTick();
 800636a:	f003 f951 	bl	8009610 <HAL_GetTick>
 800636e:	6278      	str	r0, [r7, #36]	@ 0x24
          if(time - time_start >=100){
 8006370:	4b91      	ldr	r3, [pc, #580]	@ (80065b8 <main+0xf28>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006376:	1ad3      	subs	r3, r2, r3
 8006378:	2b63      	cmp	r3, #99	@ 0x63
 800637a:	d95e      	bls.n	800643a <main+0xdaa>
            path_change+=1;
 800637c:	4b8c      	ldr	r3, [pc, #560]	@ (80065b0 <main+0xf20>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	3301      	adds	r3, #1
 8006382:	4a8b      	ldr	r2, [pc, #556]	@ (80065b0 <main+0xf20>)
 8006384:	6013      	str	r3, [r2, #0]
            flag = true;
 8006386:	4b8b      	ldr	r3, [pc, #556]	@ (80065b4 <main+0xf24>)
 8006388:	2201      	movs	r2, #1
 800638a:	701a      	strb	r2, [r3, #0]
        {
 800638c:	e055      	b.n	800643a <main+0xdaa>
          }
        }else if (distances[0]>=70 && meandistances(distances)[0]>=70 && path_change==1)
 800638e:	4b86      	ldr	r3, [pc, #536]	@ (80065a8 <main+0xf18>)
 8006390:	edd3 7a00 	vldr	s15, [r3]
 8006394:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 80065ac <main+0xf1c>
 8006398:	eef4 7ac7 	vcmpe.f32	s15, s14
 800639c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063a0:	da01      	bge.n	80063a6 <main+0xd16>
        PID_Reset(&pid_rear);
        PID_Reset(&pid_front);
        PID_Reset(&pid_position);
      }
        
      break;
 80063a2:	f000 bc6c 	b.w	8006c7e <main+0x15ee>
        }else if (distances[0]>=70 && meandistances(distances)[0]>=70 && path_change==1)
 80063a6:	4880      	ldr	r0, [pc, #512]	@ (80065a8 <main+0xf18>)
 80063a8:	f7ff f886 	bl	80054b8 <meandistances>
 80063ac:	4603      	mov	r3, r0
 80063ae:	edd3 7a00 	vldr	s15, [r3]
 80063b2:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 80065ac <main+0xf1c>
 80063b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063be:	da01      	bge.n	80063c4 <main+0xd34>
      break;
 80063c0:	f000 bc5d 	b.w	8006c7e <main+0x15ee>
        }else if (distances[0]>=70 && meandistances(distances)[0]>=70 && path_change==1)
 80063c4:	4b7a      	ldr	r3, [pc, #488]	@ (80065b0 <main+0xf20>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	f040 8458 	bne.w	8006c7e <main+0x15ee>
          if(flag){
 80063ce:	4b79      	ldr	r3, [pc, #484]	@ (80065b4 <main+0xf24>)
 80063d0:	781b      	ldrb	r3, [r3, #0]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d007      	beq.n	80063e6 <main+0xd56>
            time_start = HAL_GetTick();
 80063d6:	f003 f91b 	bl	8009610 <HAL_GetTick>
 80063da:	4603      	mov	r3, r0
 80063dc:	4a76      	ldr	r2, [pc, #472]	@ (80065b8 <main+0xf28>)
 80063de:	6013      	str	r3, [r2, #0]
            flag = false;
 80063e0:	4b74      	ldr	r3, [pc, #464]	@ (80065b4 <main+0xf24>)
 80063e2:	2200      	movs	r2, #0
 80063e4:	701a      	strb	r2, [r3, #0]
          uint32_t time = HAL_GetTick();
 80063e6:	f003 f913 	bl	8009610 <HAL_GetTick>
 80063ea:	6238      	str	r0, [r7, #32]
          if(time - time_start >=100){
 80063ec:	4b72      	ldr	r3, [pc, #456]	@ (80065b8 <main+0xf28>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	6a3a      	ldr	r2, [r7, #32]
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	2b63      	cmp	r3, #99	@ 0x63
 80063f6:	f240 8442 	bls.w	8006c7e <main+0x15ee>
            path_change+=1;
 80063fa:	4b6d      	ldr	r3, [pc, #436]	@ (80065b0 <main+0xf20>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	3301      	adds	r3, #1
 8006400:	4a6b      	ldr	r2, [pc, #428]	@ (80065b0 <main+0xf20>)
 8006402:	6013      	str	r3, [r2, #0]
            flag = true;
 8006404:	4b6b      	ldr	r3, [pc, #428]	@ (80065b4 <main+0xf24>)
 8006406:	2201      	movs	r2, #1
 8006408:	701a      	strb	r2, [r3, #0]
      break;
 800640a:	f000 bc38 	b.w	8006c7e <main+0x15ee>
        path_change = 0;
 800640e:	4b68      	ldr	r3, [pc, #416]	@ (80065b0 <main+0xf20>)
 8006410:	2200      	movs	r2, #0
 8006412:	601a      	str	r2, [r3, #0]
        path +=1;
 8006414:	4b69      	ldr	r3, [pc, #420]	@ (80065bc <main+0xf2c>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	3301      	adds	r3, #1
 800641a:	4a68      	ldr	r2, [pc, #416]	@ (80065bc <main+0xf2c>)
 800641c:	6013      	str	r3, [r2, #0]
        PID_Reset(&pid_yaw);        
 800641e:	4868      	ldr	r0, [pc, #416]	@ (80065c0 <main+0xf30>)
 8006420:	f001 fb52 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_rear);
 8006424:	4867      	ldr	r0, [pc, #412]	@ (80065c4 <main+0xf34>)
 8006426:	f001 fb4f 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_front);
 800642a:	4867      	ldr	r0, [pc, #412]	@ (80065c8 <main+0xf38>)
 800642c:	f001 fb4c 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_position);
 8006430:	4866      	ldr	r0, [pc, #408]	@ (80065cc <main+0xf3c>)
 8006432:	f001 fb49 	bl	8007ac8 <PID_Reset>
      break;
 8006436:	f000 bc22 	b.w	8006c7e <main+0x15ee>
        {
 800643a:	bf00      	nop
      break;
 800643c:	f000 bc1f 	b.w	8006c7e <main+0x15ee>

    case 7:
      if (distances[0]>=70 && meandistances(distances)[0]>=70)
 8006440:	4b59      	ldr	r3, [pc, #356]	@ (80065a8 <main+0xf18>)
 8006442:	edd3 7a00 	vldr	s15, [r3]
 8006446:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80065ac <main+0xf1c>
 800644a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800644e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006452:	db1a      	blt.n	800648a <main+0xdfa>
 8006454:	4854      	ldr	r0, [pc, #336]	@ (80065a8 <main+0xf18>)
 8006456:	f7ff f82f 	bl	80054b8 <meandistances>
 800645a:	4603      	mov	r3, r0
 800645c:	edd3 7a00 	vldr	s15, [r3]
 8006460:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80065ac <main+0xf1c>
 8006464:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800646c:	db0d      	blt.n	800648a <main+0xdfa>
      {
        Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 800646e:	4b58      	ldr	r3, [pc, #352]	@ (80065d0 <main+0xf40>)
 8006470:	9302      	str	r3, [sp, #8]
 8006472:	4b58      	ldr	r3, [pc, #352]	@ (80065d4 <main+0xf44>)
 8006474:	9301      	str	r3, [sp, #4]
 8006476:	f06f 031d 	mvn.w	r3, #29
 800647a:	9300      	str	r3, [sp, #0]
 800647c:	2303      	movs	r3, #3
 800647e:	2202      	movs	r2, #2
 8006480:	2101      	movs	r1, #1
 8006482:	2000      	movs	r0, #0
 8006484:	f000 fe5c 	bl	8007140 <Motor_Rightward>
          PID_Reset(&pid_front);
          PID_Reset(&pid_position);
        }
        
      }
      break;
 8006488:	e3fc      	b.n	8006c84 <main+0x15f4>
      }else if (distances[0]<=30 && meandistances(distances)[0]<=30)
 800648a:	4b47      	ldr	r3, [pc, #284]	@ (80065a8 <main+0xf18>)
 800648c:	edd3 7a00 	vldr	s15, [r3]
 8006490:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8006494:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800649c:	d900      	bls.n	80064a0 <main+0xe10>
      break;
 800649e:	e3f1      	b.n	8006c84 <main+0x15f4>
      }else if (distances[0]<=30 && meandistances(distances)[0]<=30)
 80064a0:	4841      	ldr	r0, [pc, #260]	@ (80065a8 <main+0xf18>)
 80064a2:	f7ff f809 	bl	80054b8 <meandistances>
 80064a6:	4603      	mov	r3, r0
 80064a8:	edd3 7a00 	vldr	s15, [r3]
 80064ac:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80064b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80064b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064b8:	d900      	bls.n	80064bc <main+0xe2c>
      break;
 80064ba:	e3e3      	b.n	8006c84 <main+0x15f4>
        if(flag){
 80064bc:	4b3d      	ldr	r3, [pc, #244]	@ (80065b4 <main+0xf24>)
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d007      	beq.n	80064d4 <main+0xe44>
          time_start = HAL_GetTick();
 80064c4:	f003 f8a4 	bl	8009610 <HAL_GetTick>
 80064c8:	4603      	mov	r3, r0
 80064ca:	4a3b      	ldr	r2, [pc, #236]	@ (80065b8 <main+0xf28>)
 80064cc:	6013      	str	r3, [r2, #0]
          flag = false;
 80064ce:	4b39      	ldr	r3, [pc, #228]	@ (80065b4 <main+0xf24>)
 80064d0:	2200      	movs	r2, #0
 80064d2:	701a      	strb	r2, [r3, #0]
        uint32_t time = HAL_GetTick();
 80064d4:	f003 f89c 	bl	8009610 <HAL_GetTick>
 80064d8:	62b8      	str	r0, [r7, #40]	@ 0x28
        if(time - time_start >=100){
 80064da:	4b37      	ldr	r3, [pc, #220]	@ (80065b8 <main+0xf28>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	2b63      	cmp	r3, #99	@ 0x63
 80064e4:	f240 83ce 	bls.w	8006c84 <main+0x15f4>
          path +=1;
 80064e8:	4b34      	ldr	r3, [pc, #208]	@ (80065bc <main+0xf2c>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	3301      	adds	r3, #1
 80064ee:	4a33      	ldr	r2, [pc, #204]	@ (80065bc <main+0xf2c>)
 80064f0:	6013      	str	r3, [r2, #0]
          flag = true;
 80064f2:	4b30      	ldr	r3, [pc, #192]	@ (80065b4 <main+0xf24>)
 80064f4:	2201      	movs	r2, #1
 80064f6:	701a      	strb	r2, [r3, #0]
          PID_Reset(&pid_yaw);        
 80064f8:	4831      	ldr	r0, [pc, #196]	@ (80065c0 <main+0xf30>)
 80064fa:	f001 fae5 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_rear);
 80064fe:	4831      	ldr	r0, [pc, #196]	@ (80065c4 <main+0xf34>)
 8006500:	f001 fae2 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_front);
 8006504:	4830      	ldr	r0, [pc, #192]	@ (80065c8 <main+0xf38>)
 8006506:	f001 fadf 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_position);
 800650a:	4830      	ldr	r0, [pc, #192]	@ (80065cc <main+0xf3c>)
 800650c:	f001 fadc 	bl	8007ac8 <PID_Reset>
      break;
 8006510:	e3b8      	b.n	8006c84 <main+0x15f4>

    case 8:

      if (path_change!=2)
 8006512:	4b27      	ldr	r3, [pc, #156]	@ (80065b0 <main+0xf20>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	2b02      	cmp	r3, #2
 8006518:	f000 80d6 	beq.w	80066c8 <main+0x1038>
      {
        if ((distances[3]>=70 && meandistances(distances)[3]>=70 && path_change==0)||(distances[3]<=70 && meandistances(distances)[3]<=70 && path_change==1))
 800651c:	4b22      	ldr	r3, [pc, #136]	@ (80065a8 <main+0xf18>)
 800651e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006522:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80065ac <main+0xf1c>
 8006526:	eef4 7ac7 	vcmpe.f32	s15, s14
 800652a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800652e:	db11      	blt.n	8006554 <main+0xec4>
 8006530:	481d      	ldr	r0, [pc, #116]	@ (80065a8 <main+0xf18>)
 8006532:	f7fe ffc1 	bl	80054b8 <meandistances>
 8006536:	4603      	mov	r3, r0
 8006538:	330c      	adds	r3, #12
 800653a:	edd3 7a00 	vldr	s15, [r3]
 800653e:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80065ac <main+0xf1c>
 8006542:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800654a:	db03      	blt.n	8006554 <main+0xec4>
 800654c:	4b18      	ldr	r3, [pc, #96]	@ (80065b0 <main+0xf20>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d01b      	beq.n	800658c <main+0xefc>
 8006554:	4b14      	ldr	r3, [pc, #80]	@ (80065a8 <main+0xf18>)
 8006556:	edd3 7a03 	vldr	s15, [r3, #12]
 800655a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80065ac <main+0xf1c>
 800655e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006566:	d837      	bhi.n	80065d8 <main+0xf48>
 8006568:	480f      	ldr	r0, [pc, #60]	@ (80065a8 <main+0xf18>)
 800656a:	f7fe ffa5 	bl	80054b8 <meandistances>
 800656e:	4603      	mov	r3, r0
 8006570:	330c      	adds	r3, #12
 8006572:	edd3 7a00 	vldr	s15, [r3]
 8006576:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80065ac <main+0xf1c>
 800657a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800657e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006582:	d829      	bhi.n	80065d8 <main+0xf48>
 8006584:	4b0a      	ldr	r3, [pc, #40]	@ (80065b0 <main+0xf20>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2b01      	cmp	r3, #1
 800658a:	d125      	bne.n	80065d8 <main+0xf48>
        {
          Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 800658c:	4b10      	ldr	r3, [pc, #64]	@ (80065d0 <main+0xf40>)
 800658e:	9302      	str	r3, [sp, #8]
 8006590:	4b10      	ldr	r3, [pc, #64]	@ (80065d4 <main+0xf44>)
 8006592:	9301      	str	r3, [sp, #4]
 8006594:	f06f 031d 	mvn.w	r3, #29
 8006598:	9300      	str	r3, [sp, #0]
 800659a:	2303      	movs	r3, #3
 800659c:	2202      	movs	r2, #2
 800659e:	2101      	movs	r1, #1
 80065a0:	2000      	movs	r0, #0
 80065a2:	f000 fff1 	bl	8007588 <Motor_Straight>
 80065a6:	e0a5      	b.n	80066f4 <main+0x1064>
 80065a8:	20000038 	.word	0x20000038
 80065ac:	428c0000 	.word	0x428c0000
 80065b0:	20000418 	.word	0x20000418
 80065b4:	2000004c 	.word	0x2000004c
 80065b8:	20000420 	.word	0x20000420
 80065bc:	20000414 	.word	0x20000414
 80065c0:	20000074 	.word	0x20000074
 80065c4:	200000a4 	.word	0x200000a4
 80065c8:	2000008c 	.word	0x2000008c
 80065cc:	200000bc 	.word	0x200000bc
 80065d0:	20000508 	.word	0x20000508
 80065d4:	2000050c 	.word	0x2000050c
        }else if (distances[3]<=70 && meandistances(distances)[3]<=70 && path_change==0)
 80065d8:	4ba0      	ldr	r3, [pc, #640]	@ (800685c <main+0x11cc>)
 80065da:	edd3 7a03 	vldr	s15, [r3, #12]
 80065de:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8006860 <main+0x11d0>
 80065e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ea:	d82f      	bhi.n	800664c <main+0xfbc>
 80065ec:	489b      	ldr	r0, [pc, #620]	@ (800685c <main+0x11cc>)
 80065ee:	f7fe ff63 	bl	80054b8 <meandistances>
 80065f2:	4603      	mov	r3, r0
 80065f4:	330c      	adds	r3, #12
 80065f6:	edd3 7a00 	vldr	s15, [r3]
 80065fa:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8006860 <main+0x11d0>
 80065fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006606:	d821      	bhi.n	800664c <main+0xfbc>
 8006608:	4b96      	ldr	r3, [pc, #600]	@ (8006864 <main+0x11d4>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d11d      	bne.n	800664c <main+0xfbc>
        {
          if(flag){
 8006610:	4b95      	ldr	r3, [pc, #596]	@ (8006868 <main+0x11d8>)
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d007      	beq.n	8006628 <main+0xf98>
            time_start = HAL_GetTick();
 8006618:	f002 fffa 	bl	8009610 <HAL_GetTick>
 800661c:	4603      	mov	r3, r0
 800661e:	4a93      	ldr	r2, [pc, #588]	@ (800686c <main+0x11dc>)
 8006620:	6013      	str	r3, [r2, #0]
            flag = false;
 8006622:	4b91      	ldr	r3, [pc, #580]	@ (8006868 <main+0x11d8>)
 8006624:	2200      	movs	r2, #0
 8006626:	701a      	strb	r2, [r3, #0]
          }
          uint32_t time = HAL_GetTick();
 8006628:	f002 fff2 	bl	8009610 <HAL_GetTick>
 800662c:	6338      	str	r0, [r7, #48]	@ 0x30
          if(time - time_start >=100){
 800662e:	4b8f      	ldr	r3, [pc, #572]	@ (800686c <main+0x11dc>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	2b63      	cmp	r3, #99	@ 0x63
 8006638:	d95b      	bls.n	80066f2 <main+0x1062>
            path_change+=1;
 800663a:	4b8a      	ldr	r3, [pc, #552]	@ (8006864 <main+0x11d4>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	3301      	adds	r3, #1
 8006640:	4a88      	ldr	r2, [pc, #544]	@ (8006864 <main+0x11d4>)
 8006642:	6013      	str	r3, [r2, #0]
            flag = true;
 8006644:	4b88      	ldr	r3, [pc, #544]	@ (8006868 <main+0x11d8>)
 8006646:	2201      	movs	r2, #1
 8006648:	701a      	strb	r2, [r3, #0]
        {
 800664a:	e052      	b.n	80066f2 <main+0x1062>
          }
        }else if (distances[3]>=70 && meandistances(distances)[3]>=70 && path_change==1)
 800664c:	4b83      	ldr	r3, [pc, #524]	@ (800685c <main+0x11cc>)
 800664e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006652:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8006860 <main+0x11d0>
 8006656:	eef4 7ac7 	vcmpe.f32	s15, s14
 800665a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800665e:	da00      	bge.n	8006662 <main+0xfd2>
        PID_Reset(&pid_rear);
        PID_Reset(&pid_front);
        PID_Reset(&pid_position);
      }
        
      break;
 8006660:	e313      	b.n	8006c8a <main+0x15fa>
        }else if (distances[3]>=70 && meandistances(distances)[3]>=70 && path_change==1)
 8006662:	487e      	ldr	r0, [pc, #504]	@ (800685c <main+0x11cc>)
 8006664:	f7fe ff28 	bl	80054b8 <meandistances>
 8006668:	4603      	mov	r3, r0
 800666a:	330c      	adds	r3, #12
 800666c:	edd3 7a00 	vldr	s15, [r3]
 8006670:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8006860 <main+0x11d0>
 8006674:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800667c:	da00      	bge.n	8006680 <main+0xff0>
      break;
 800667e:	e304      	b.n	8006c8a <main+0x15fa>
        }else if (distances[3]>=70 && meandistances(distances)[3]>=70 && path_change==1)
 8006680:	4b78      	ldr	r3, [pc, #480]	@ (8006864 <main+0x11d4>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2b01      	cmp	r3, #1
 8006686:	f040 8300 	bne.w	8006c8a <main+0x15fa>
          if(flag){
 800668a:	4b77      	ldr	r3, [pc, #476]	@ (8006868 <main+0x11d8>)
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d007      	beq.n	80066a2 <main+0x1012>
            time_start = HAL_GetTick();
 8006692:	f002 ffbd 	bl	8009610 <HAL_GetTick>
 8006696:	4603      	mov	r3, r0
 8006698:	4a74      	ldr	r2, [pc, #464]	@ (800686c <main+0x11dc>)
 800669a:	6013      	str	r3, [r2, #0]
            flag = false;
 800669c:	4b72      	ldr	r3, [pc, #456]	@ (8006868 <main+0x11d8>)
 800669e:	2200      	movs	r2, #0
 80066a0:	701a      	strb	r2, [r3, #0]
          uint32_t time = HAL_GetTick();
 80066a2:	f002 ffb5 	bl	8009610 <HAL_GetTick>
 80066a6:	62f8      	str	r0, [r7, #44]	@ 0x2c
          if(time - time_start >=100){
 80066a8:	4b70      	ldr	r3, [pc, #448]	@ (800686c <main+0x11dc>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066ae:	1ad3      	subs	r3, r2, r3
 80066b0:	2b63      	cmp	r3, #99	@ 0x63
 80066b2:	f240 82ea 	bls.w	8006c8a <main+0x15fa>
            path_change+=1;
 80066b6:	4b6b      	ldr	r3, [pc, #428]	@ (8006864 <main+0x11d4>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	3301      	adds	r3, #1
 80066bc:	4a69      	ldr	r2, [pc, #420]	@ (8006864 <main+0x11d4>)
 80066be:	6013      	str	r3, [r2, #0]
            flag = true;
 80066c0:	4b69      	ldr	r3, [pc, #420]	@ (8006868 <main+0x11d8>)
 80066c2:	2201      	movs	r2, #1
 80066c4:	701a      	strb	r2, [r3, #0]
      break;
 80066c6:	e2e0      	b.n	8006c8a <main+0x15fa>
        path_change = 0;
 80066c8:	4b66      	ldr	r3, [pc, #408]	@ (8006864 <main+0x11d4>)
 80066ca:	2200      	movs	r2, #0
 80066cc:	601a      	str	r2, [r3, #0]
        path +=1;
 80066ce:	4b68      	ldr	r3, [pc, #416]	@ (8006870 <main+0x11e0>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	3301      	adds	r3, #1
 80066d4:	4a66      	ldr	r2, [pc, #408]	@ (8006870 <main+0x11e0>)
 80066d6:	6013      	str	r3, [r2, #0]
        PID_Reset(&pid_yaw);        
 80066d8:	4866      	ldr	r0, [pc, #408]	@ (8006874 <main+0x11e4>)
 80066da:	f001 f9f5 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_rear);
 80066de:	4866      	ldr	r0, [pc, #408]	@ (8006878 <main+0x11e8>)
 80066e0:	f001 f9f2 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_front);
 80066e4:	4865      	ldr	r0, [pc, #404]	@ (800687c <main+0x11ec>)
 80066e6:	f001 f9ef 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_position);
 80066ea:	4865      	ldr	r0, [pc, #404]	@ (8006880 <main+0x11f0>)
 80066ec:	f001 f9ec 	bl	8007ac8 <PID_Reset>
      break;
 80066f0:	e2cb      	b.n	8006c8a <main+0x15fa>
        {
 80066f2:	bf00      	nop
      break;
 80066f4:	e2c9      	b.n	8006c8a <main+0x15fa>

    case 9:
      if (distances[3]>=70 && meandistances(distances)[3]>=70)
 80066f6:	4b59      	ldr	r3, [pc, #356]	@ (800685c <main+0x11cc>)
 80066f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80066fc:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8006860 <main+0x11d0>
 8006700:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006708:	db1a      	blt.n	8006740 <main+0x10b0>
 800670a:	4854      	ldr	r0, [pc, #336]	@ (800685c <main+0x11cc>)
 800670c:	f7fe fed4 	bl	80054b8 <meandistances>
 8006710:	4603      	mov	r3, r0
 8006712:	330c      	adds	r3, #12
 8006714:	edd3 7a00 	vldr	s15, [r3]
 8006718:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8006860 <main+0x11d0>
 800671c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006724:	db0c      	blt.n	8006740 <main+0x10b0>
      {
        Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, 30, &yaw, &target_yaw);
 8006726:	4b57      	ldr	r3, [pc, #348]	@ (8006884 <main+0x11f4>)
 8006728:	9302      	str	r3, [sp, #8]
 800672a:	4b57      	ldr	r3, [pc, #348]	@ (8006888 <main+0x11f8>)
 800672c:	9301      	str	r3, [sp, #4]
 800672e:	231e      	movs	r3, #30
 8006730:	9300      	str	r3, [sp, #0]
 8006732:	2303      	movs	r3, #3
 8006734:	2202      	movs	r2, #2
 8006736:	2101      	movs	r1, #1
 8006738:	2000      	movs	r0, #0
 800673a:	f000 fd01 	bl	8007140 <Motor_Rightward>
          PID_Reset(&pid_front);
          PID_Reset(&pid_position);
        }
        
      }
      break;
 800673e:	e2a7      	b.n	8006c90 <main+0x1600>
      }else if (distances[3]<=30 && meandistances(distances)[3]<=30)
 8006740:	4b46      	ldr	r3, [pc, #280]	@ (800685c <main+0x11cc>)
 8006742:	edd3 7a03 	vldr	s15, [r3, #12]
 8006746:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800674a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800674e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006752:	d900      	bls.n	8006756 <main+0x10c6>
      break;
 8006754:	e29c      	b.n	8006c90 <main+0x1600>
      }else if (distances[3]<=30 && meandistances(distances)[3]<=30)
 8006756:	4841      	ldr	r0, [pc, #260]	@ (800685c <main+0x11cc>)
 8006758:	f7fe feae 	bl	80054b8 <meandistances>
 800675c:	4603      	mov	r3, r0
 800675e:	330c      	adds	r3, #12
 8006760:	edd3 7a00 	vldr	s15, [r3]
 8006764:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8006768:	eef4 7ac7 	vcmpe.f32	s15, s14
 800676c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006770:	d900      	bls.n	8006774 <main+0x10e4>
      break;
 8006772:	e28d      	b.n	8006c90 <main+0x1600>
        if(flag){
 8006774:	4b3c      	ldr	r3, [pc, #240]	@ (8006868 <main+0x11d8>)
 8006776:	781b      	ldrb	r3, [r3, #0]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d007      	beq.n	800678c <main+0x10fc>
          time_start = HAL_GetTick();
 800677c:	f002 ff48 	bl	8009610 <HAL_GetTick>
 8006780:	4603      	mov	r3, r0
 8006782:	4a3a      	ldr	r2, [pc, #232]	@ (800686c <main+0x11dc>)
 8006784:	6013      	str	r3, [r2, #0]
          flag = false;
 8006786:	4b38      	ldr	r3, [pc, #224]	@ (8006868 <main+0x11d8>)
 8006788:	2200      	movs	r2, #0
 800678a:	701a      	strb	r2, [r3, #0]
        uint32_t time = HAL_GetTick();
 800678c:	f002 ff40 	bl	8009610 <HAL_GetTick>
 8006790:	6378      	str	r0, [r7, #52]	@ 0x34
        if(time - time_start >=100){
 8006792:	4b36      	ldr	r3, [pc, #216]	@ (800686c <main+0x11dc>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006798:	1ad3      	subs	r3, r2, r3
 800679a:	2b63      	cmp	r3, #99	@ 0x63
 800679c:	f240 8278 	bls.w	8006c90 <main+0x1600>
          path +=1;
 80067a0:	4b33      	ldr	r3, [pc, #204]	@ (8006870 <main+0x11e0>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	3301      	adds	r3, #1
 80067a6:	4a32      	ldr	r2, [pc, #200]	@ (8006870 <main+0x11e0>)
 80067a8:	6013      	str	r3, [r2, #0]
          flag = true;
 80067aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006868 <main+0x11d8>)
 80067ac:	2201      	movs	r2, #1
 80067ae:	701a      	strb	r2, [r3, #0]
          PID_Reset(&pid_yaw);        
 80067b0:	4830      	ldr	r0, [pc, #192]	@ (8006874 <main+0x11e4>)
 80067b2:	f001 f989 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_rear);
 80067b6:	4830      	ldr	r0, [pc, #192]	@ (8006878 <main+0x11e8>)
 80067b8:	f001 f986 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_front);
 80067bc:	482f      	ldr	r0, [pc, #188]	@ (800687c <main+0x11ec>)
 80067be:	f001 f983 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_position);
 80067c2:	482f      	ldr	r0, [pc, #188]	@ (8006880 <main+0x11f0>)
 80067c4:	f001 f980 	bl	8007ac8 <PID_Reset>
      break;
 80067c8:	e262      	b.n	8006c90 <main+0x1600>

    case 10:
      if (path_change!=2)
 80067ca:	4b26      	ldr	r3, [pc, #152]	@ (8006864 <main+0x11d4>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2b02      	cmp	r3, #2
 80067d0:	f000 80d2 	beq.w	8006978 <main+0x12e8>
      {
        if ((distances[0]>=70 && meandistances(distances)[0]>=70 && path_change==0)||(distances[0]<=70 && meandistances(distances)[0]<=70 && path_change==1))
 80067d4:	4b21      	ldr	r3, [pc, #132]	@ (800685c <main+0x11cc>)
 80067d6:	edd3 7a00 	vldr	s15, [r3]
 80067da:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8006860 <main+0x11d0>
 80067de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067e6:	db10      	blt.n	800680a <main+0x117a>
 80067e8:	481c      	ldr	r0, [pc, #112]	@ (800685c <main+0x11cc>)
 80067ea:	f7fe fe65 	bl	80054b8 <meandistances>
 80067ee:	4603      	mov	r3, r0
 80067f0:	edd3 7a00 	vldr	s15, [r3]
 80067f4:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8006860 <main+0x11d0>
 80067f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006800:	db03      	blt.n	800680a <main+0x117a>
 8006802:	4b18      	ldr	r3, [pc, #96]	@ (8006864 <main+0x11d4>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d01a      	beq.n	8006840 <main+0x11b0>
 800680a:	4b14      	ldr	r3, [pc, #80]	@ (800685c <main+0x11cc>)
 800680c:	edd3 7a00 	vldr	s15, [r3]
 8006810:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8006860 <main+0x11d0>
 8006814:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800681c:	d836      	bhi.n	800688c <main+0x11fc>
 800681e:	480f      	ldr	r0, [pc, #60]	@ (800685c <main+0x11cc>)
 8006820:	f7fe fe4a 	bl	80054b8 <meandistances>
 8006824:	4603      	mov	r3, r0
 8006826:	edd3 7a00 	vldr	s15, [r3]
 800682a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8006860 <main+0x11d0>
 800682e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006836:	d829      	bhi.n	800688c <main+0x11fc>
 8006838:	4b0a      	ldr	r3, [pc, #40]	@ (8006864 <main+0x11d4>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2b01      	cmp	r3, #1
 800683e:	d125      	bne.n	800688c <main+0x11fc>
        {
          Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 8006840:	4b10      	ldr	r3, [pc, #64]	@ (8006884 <main+0x11f4>)
 8006842:	9302      	str	r3, [sp, #8]
 8006844:	4b10      	ldr	r3, [pc, #64]	@ (8006888 <main+0x11f8>)
 8006846:	9301      	str	r3, [sp, #4]
 8006848:	f06f 031d 	mvn.w	r3, #29
 800684c:	9300      	str	r3, [sp, #0]
 800684e:	2303      	movs	r3, #3
 8006850:	2202      	movs	r2, #2
 8006852:	2101      	movs	r1, #1
 8006854:	2000      	movs	r0, #0
 8006856:	f000 fe97 	bl	8007588 <Motor_Straight>
 800685a:	e0a3      	b.n	80069a4 <main+0x1314>
 800685c:	20000038 	.word	0x20000038
 8006860:	428c0000 	.word	0x428c0000
 8006864:	20000418 	.word	0x20000418
 8006868:	2000004c 	.word	0x2000004c
 800686c:	20000420 	.word	0x20000420
 8006870:	20000414 	.word	0x20000414
 8006874:	20000074 	.word	0x20000074
 8006878:	200000a4 	.word	0x200000a4
 800687c:	2000008c 	.word	0x2000008c
 8006880:	200000bc 	.word	0x200000bc
 8006884:	20000508 	.word	0x20000508
 8006888:	2000050c 	.word	0x2000050c
        }else if (distances[0]<=70 && meandistances(distances)[0]<=70 && path_change==0)
 800688c:	4ba0      	ldr	r3, [pc, #640]	@ (8006b10 <main+0x1480>)
 800688e:	edd3 7a00 	vldr	s15, [r3]
 8006892:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8006b14 <main+0x1484>
 8006896:	eef4 7ac7 	vcmpe.f32	s15, s14
 800689a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800689e:	d82e      	bhi.n	80068fe <main+0x126e>
 80068a0:	489b      	ldr	r0, [pc, #620]	@ (8006b10 <main+0x1480>)
 80068a2:	f7fe fe09 	bl	80054b8 <meandistances>
 80068a6:	4603      	mov	r3, r0
 80068a8:	edd3 7a00 	vldr	s15, [r3]
 80068ac:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8006b14 <main+0x1484>
 80068b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80068b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068b8:	d821      	bhi.n	80068fe <main+0x126e>
 80068ba:	4b97      	ldr	r3, [pc, #604]	@ (8006b18 <main+0x1488>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d11d      	bne.n	80068fe <main+0x126e>
        {
          if(flag){
 80068c2:	4b96      	ldr	r3, [pc, #600]	@ (8006b1c <main+0x148c>)
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d007      	beq.n	80068da <main+0x124a>
            time_start = HAL_GetTick();
 80068ca:	f002 fea1 	bl	8009610 <HAL_GetTick>
 80068ce:	4603      	mov	r3, r0
 80068d0:	4a93      	ldr	r2, [pc, #588]	@ (8006b20 <main+0x1490>)
 80068d2:	6013      	str	r3, [r2, #0]
            flag = false;
 80068d4:	4b91      	ldr	r3, [pc, #580]	@ (8006b1c <main+0x148c>)
 80068d6:	2200      	movs	r2, #0
 80068d8:	701a      	strb	r2, [r3, #0]
          }
          uint32_t time = HAL_GetTick();
 80068da:	f002 fe99 	bl	8009610 <HAL_GetTick>
 80068de:	63f8      	str	r0, [r7, #60]	@ 0x3c
          if(time - time_start >=100){
 80068e0:	4b8f      	ldr	r3, [pc, #572]	@ (8006b20 <main+0x1490>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80068e6:	1ad3      	subs	r3, r2, r3
 80068e8:	2b63      	cmp	r3, #99	@ 0x63
 80068ea:	d95a      	bls.n	80069a2 <main+0x1312>
            path_change+=1;
 80068ec:	4b8a      	ldr	r3, [pc, #552]	@ (8006b18 <main+0x1488>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	3301      	adds	r3, #1
 80068f2:	4a89      	ldr	r2, [pc, #548]	@ (8006b18 <main+0x1488>)
 80068f4:	6013      	str	r3, [r2, #0]
            flag = true;
 80068f6:	4b89      	ldr	r3, [pc, #548]	@ (8006b1c <main+0x148c>)
 80068f8:	2201      	movs	r2, #1
 80068fa:	701a      	strb	r2, [r3, #0]
        {
 80068fc:	e051      	b.n	80069a2 <main+0x1312>
          }
        }else if (distances[0]>=70 && meandistances(distances)[0]>=70 && path_change==1)
 80068fe:	4b84      	ldr	r3, [pc, #528]	@ (8006b10 <main+0x1480>)
 8006900:	edd3 7a00 	vldr	s15, [r3]
 8006904:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8006b14 <main+0x1484>
 8006908:	eef4 7ac7 	vcmpe.f32	s15, s14
 800690c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006910:	da00      	bge.n	8006914 <main+0x1284>
        PID_Reset(&pid_rear);
        PID_Reset(&pid_front);
        PID_Reset(&pid_position);
      }
        
      break;
 8006912:	e1c0      	b.n	8006c96 <main+0x1606>
        }else if (distances[0]>=70 && meandistances(distances)[0]>=70 && path_change==1)
 8006914:	487e      	ldr	r0, [pc, #504]	@ (8006b10 <main+0x1480>)
 8006916:	f7fe fdcf 	bl	80054b8 <meandistances>
 800691a:	4603      	mov	r3, r0
 800691c:	edd3 7a00 	vldr	s15, [r3]
 8006920:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8006b14 <main+0x1484>
 8006924:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800692c:	da00      	bge.n	8006930 <main+0x12a0>
      break;
 800692e:	e1b2      	b.n	8006c96 <main+0x1606>
        }else if (distances[0]>=70 && meandistances(distances)[0]>=70 && path_change==1)
 8006930:	4b79      	ldr	r3, [pc, #484]	@ (8006b18 <main+0x1488>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2b01      	cmp	r3, #1
 8006936:	f040 81ae 	bne.w	8006c96 <main+0x1606>
          if(flag){
 800693a:	4b78      	ldr	r3, [pc, #480]	@ (8006b1c <main+0x148c>)
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d007      	beq.n	8006952 <main+0x12c2>
            time_start = HAL_GetTick();
 8006942:	f002 fe65 	bl	8009610 <HAL_GetTick>
 8006946:	4603      	mov	r3, r0
 8006948:	4a75      	ldr	r2, [pc, #468]	@ (8006b20 <main+0x1490>)
 800694a:	6013      	str	r3, [r2, #0]
            flag = false;
 800694c:	4b73      	ldr	r3, [pc, #460]	@ (8006b1c <main+0x148c>)
 800694e:	2200      	movs	r2, #0
 8006950:	701a      	strb	r2, [r3, #0]
          uint32_t time = HAL_GetTick();
 8006952:	f002 fe5d 	bl	8009610 <HAL_GetTick>
 8006956:	63b8      	str	r0, [r7, #56]	@ 0x38
          if(time - time_start >=100){
 8006958:	4b71      	ldr	r3, [pc, #452]	@ (8006b20 <main+0x1490>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	2b63      	cmp	r3, #99	@ 0x63
 8006962:	f240 8198 	bls.w	8006c96 <main+0x1606>
            path_change+=1;
 8006966:	4b6c      	ldr	r3, [pc, #432]	@ (8006b18 <main+0x1488>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	3301      	adds	r3, #1
 800696c:	4a6a      	ldr	r2, [pc, #424]	@ (8006b18 <main+0x1488>)
 800696e:	6013      	str	r3, [r2, #0]
            flag = true;
 8006970:	4b6a      	ldr	r3, [pc, #424]	@ (8006b1c <main+0x148c>)
 8006972:	2201      	movs	r2, #1
 8006974:	701a      	strb	r2, [r3, #0]
      break;
 8006976:	e18e      	b.n	8006c96 <main+0x1606>
        path_change = 0;
 8006978:	4b67      	ldr	r3, [pc, #412]	@ (8006b18 <main+0x1488>)
 800697a:	2200      	movs	r2, #0
 800697c:	601a      	str	r2, [r3, #0]
        path +=1;
 800697e:	4b69      	ldr	r3, [pc, #420]	@ (8006b24 <main+0x1494>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	3301      	adds	r3, #1
 8006984:	4a67      	ldr	r2, [pc, #412]	@ (8006b24 <main+0x1494>)
 8006986:	6013      	str	r3, [r2, #0]
        PID_Reset(&pid_yaw);        
 8006988:	4867      	ldr	r0, [pc, #412]	@ (8006b28 <main+0x1498>)
 800698a:	f001 f89d 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_rear);
 800698e:	4867      	ldr	r0, [pc, #412]	@ (8006b2c <main+0x149c>)
 8006990:	f001 f89a 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_front);
 8006994:	4866      	ldr	r0, [pc, #408]	@ (8006b30 <main+0x14a0>)
 8006996:	f001 f897 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_position);
 800699a:	4866      	ldr	r0, [pc, #408]	@ (8006b34 <main+0x14a4>)
 800699c:	f001 f894 	bl	8007ac8 <PID_Reset>
      break;
 80069a0:	e179      	b.n	8006c96 <main+0x1606>
        {
 80069a2:	bf00      	nop
      break;
 80069a4:	e177      	b.n	8006c96 <main+0x1606>

    case 11:
      if (distances[0]>=70 && meandistances(distances)[0]>=70)
 80069a6:	4b5a      	ldr	r3, [pc, #360]	@ (8006b10 <main+0x1480>)
 80069a8:	edd3 7a00 	vldr	s15, [r3]
 80069ac:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8006b14 <main+0x1484>
 80069b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069b8:	db1a      	blt.n	80069f0 <main+0x1360>
 80069ba:	4855      	ldr	r0, [pc, #340]	@ (8006b10 <main+0x1480>)
 80069bc:	f7fe fd7c 	bl	80054b8 <meandistances>
 80069c0:	4603      	mov	r3, r0
 80069c2:	edd3 7a00 	vldr	s15, [r3]
 80069c6:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8006b14 <main+0x1484>
 80069ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069d2:	db0d      	blt.n	80069f0 <main+0x1360>
      {
        Motor_Rightward(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 80069d4:	4b58      	ldr	r3, [pc, #352]	@ (8006b38 <main+0x14a8>)
 80069d6:	9302      	str	r3, [sp, #8]
 80069d8:	4b58      	ldr	r3, [pc, #352]	@ (8006b3c <main+0x14ac>)
 80069da:	9301      	str	r3, [sp, #4]
 80069dc:	f06f 031d 	mvn.w	r3, #29
 80069e0:	9300      	str	r3, [sp, #0]
 80069e2:	2303      	movs	r3, #3
 80069e4:	2202      	movs	r2, #2
 80069e6:	2101      	movs	r1, #1
 80069e8:	2000      	movs	r0, #0
 80069ea:	f000 fba9 	bl	8007140 <Motor_Rightward>
          PID_Reset(&pid_front);
          PID_Reset(&pid_position);
        }
        
      }
      break;
 80069ee:	e155      	b.n	8006c9c <main+0x160c>
      }else if (distances[0]<=30 && meandistances(distances)[0]<=30)
 80069f0:	4b47      	ldr	r3, [pc, #284]	@ (8006b10 <main+0x1480>)
 80069f2:	edd3 7a00 	vldr	s15, [r3]
 80069f6:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80069fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a02:	d900      	bls.n	8006a06 <main+0x1376>
      break;
 8006a04:	e14a      	b.n	8006c9c <main+0x160c>
      }else if (distances[0]<=30 && meandistances(distances)[0]<=30)
 8006a06:	4842      	ldr	r0, [pc, #264]	@ (8006b10 <main+0x1480>)
 8006a08:	f7fe fd56 	bl	80054b8 <meandistances>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	edd3 7a00 	vldr	s15, [r3]
 8006a12:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8006a16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a1e:	d900      	bls.n	8006a22 <main+0x1392>
      break;
 8006a20:	e13c      	b.n	8006c9c <main+0x160c>
        if(flag){
 8006a22:	4b3e      	ldr	r3, [pc, #248]	@ (8006b1c <main+0x148c>)
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d007      	beq.n	8006a3a <main+0x13aa>
          time_start = HAL_GetTick();
 8006a2a:	f002 fdf1 	bl	8009610 <HAL_GetTick>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	4a3b      	ldr	r2, [pc, #236]	@ (8006b20 <main+0x1490>)
 8006a32:	6013      	str	r3, [r2, #0]
          flag = false;
 8006a34:	4b39      	ldr	r3, [pc, #228]	@ (8006b1c <main+0x148c>)
 8006a36:	2200      	movs	r2, #0
 8006a38:	701a      	strb	r2, [r3, #0]
        uint32_t time = HAL_GetTick();
 8006a3a:	f002 fde9 	bl	8009610 <HAL_GetTick>
 8006a3e:	6438      	str	r0, [r7, #64]	@ 0x40
        if(time - time_start >=100){
 8006a40:	4b37      	ldr	r3, [pc, #220]	@ (8006b20 <main+0x1490>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	2b63      	cmp	r3, #99	@ 0x63
 8006a4a:	f240 8127 	bls.w	8006c9c <main+0x160c>
          path +=1;
 8006a4e:	4b35      	ldr	r3, [pc, #212]	@ (8006b24 <main+0x1494>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3301      	adds	r3, #1
 8006a54:	4a33      	ldr	r2, [pc, #204]	@ (8006b24 <main+0x1494>)
 8006a56:	6013      	str	r3, [r2, #0]
          flag = true;
 8006a58:	4b30      	ldr	r3, [pc, #192]	@ (8006b1c <main+0x148c>)
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	701a      	strb	r2, [r3, #0]
          PID_Reset(&pid_yaw);        
 8006a5e:	4832      	ldr	r0, [pc, #200]	@ (8006b28 <main+0x1498>)
 8006a60:	f001 f832 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_rear);
 8006a64:	4831      	ldr	r0, [pc, #196]	@ (8006b2c <main+0x149c>)
 8006a66:	f001 f82f 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_front);
 8006a6a:	4831      	ldr	r0, [pc, #196]	@ (8006b30 <main+0x14a0>)
 8006a6c:	f001 f82c 	bl	8007ac8 <PID_Reset>
          PID_Reset(&pid_position);
 8006a70:	4830      	ldr	r0, [pc, #192]	@ (8006b34 <main+0x14a4>)
 8006a72:	f001 f829 	bl	8007ac8 <PID_Reset>
      break;
 8006a76:	e111      	b.n	8006c9c <main+0x160c>

    case 12:

      if (path_change!=2)
 8006a78:	4b27      	ldr	r3, [pc, #156]	@ (8006b18 <main+0x1488>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2b02      	cmp	r3, #2
 8006a7e:	f000 80d5 	beq.w	8006c2c <main+0x159c>
      {
        if ((distances[3]>=70 && meandistances(distances)[3]>=70 && path_change==0)||(distances[3]<=70 && meandistances(distances)[3]<=70 && path_change==1))
 8006a82:	4b23      	ldr	r3, [pc, #140]	@ (8006b10 <main+0x1480>)
 8006a84:	edd3 7a03 	vldr	s15, [r3, #12]
 8006a88:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8006b14 <main+0x1484>
 8006a8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a94:	db11      	blt.n	8006aba <main+0x142a>
 8006a96:	481e      	ldr	r0, [pc, #120]	@ (8006b10 <main+0x1480>)
 8006a98:	f7fe fd0e 	bl	80054b8 <meandistances>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	330c      	adds	r3, #12
 8006aa0:	edd3 7a00 	vldr	s15, [r3]
 8006aa4:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8006b14 <main+0x1484>
 8006aa8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ab0:	db03      	blt.n	8006aba <main+0x142a>
 8006ab2:	4b19      	ldr	r3, [pc, #100]	@ (8006b18 <main+0x1488>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d01b      	beq.n	8006af2 <main+0x1462>
 8006aba:	4b15      	ldr	r3, [pc, #84]	@ (8006b10 <main+0x1480>)
 8006abc:	edd3 7a03 	vldr	s15, [r3, #12]
 8006ac0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8006b14 <main+0x1484>
 8006ac4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006acc:	d838      	bhi.n	8006b40 <main+0x14b0>
 8006ace:	4810      	ldr	r0, [pc, #64]	@ (8006b10 <main+0x1480>)
 8006ad0:	f7fe fcf2 	bl	80054b8 <meandistances>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	330c      	adds	r3, #12
 8006ad8:	edd3 7a00 	vldr	s15, [r3]
 8006adc:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8006b14 <main+0x1484>
 8006ae0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ae8:	d82a      	bhi.n	8006b40 <main+0x14b0>
 8006aea:	4b0b      	ldr	r3, [pc, #44]	@ (8006b18 <main+0x1488>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d126      	bne.n	8006b40 <main+0x14b0>
        {
          Motor_Straight(MOTOR_1, MOTOR_2, MOTOR_3, MOTOR_4, -30, &yaw, &target_yaw);
 8006af2:	4b11      	ldr	r3, [pc, #68]	@ (8006b38 <main+0x14a8>)
 8006af4:	9302      	str	r3, [sp, #8]
 8006af6:	4b11      	ldr	r3, [pc, #68]	@ (8006b3c <main+0x14ac>)
 8006af8:	9301      	str	r3, [sp, #4]
 8006afa:	f06f 031d 	mvn.w	r3, #29
 8006afe:	9300      	str	r3, [sp, #0]
 8006b00:	2303      	movs	r3, #3
 8006b02:	2202      	movs	r2, #2
 8006b04:	2101      	movs	r1, #1
 8006b06:	2000      	movs	r0, #0
 8006b08:	f000 fd3e 	bl	8007588 <Motor_Straight>
 8006b0c:	e0a4      	b.n	8006c58 <main+0x15c8>
 8006b0e:	bf00      	nop
 8006b10:	20000038 	.word	0x20000038
 8006b14:	428c0000 	.word	0x428c0000
 8006b18:	20000418 	.word	0x20000418
 8006b1c:	2000004c 	.word	0x2000004c
 8006b20:	20000420 	.word	0x20000420
 8006b24:	20000414 	.word	0x20000414
 8006b28:	20000074 	.word	0x20000074
 8006b2c:	200000a4 	.word	0x200000a4
 8006b30:	2000008c 	.word	0x2000008c
 8006b34:	200000bc 	.word	0x200000bc
 8006b38:	20000508 	.word	0x20000508
 8006b3c:	2000050c 	.word	0x2000050c
        }else if (distances[3]<=70 && meandistances(distances)[3]<=70 && path_change==0)
 8006b40:	4b59      	ldr	r3, [pc, #356]	@ (8006ca8 <main+0x1618>)
 8006b42:	edd3 7a03 	vldr	s15, [r3, #12]
 8006b46:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8006cac <main+0x161c>
 8006b4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b52:	d82f      	bhi.n	8006bb4 <main+0x1524>
 8006b54:	4854      	ldr	r0, [pc, #336]	@ (8006ca8 <main+0x1618>)
 8006b56:	f7fe fcaf 	bl	80054b8 <meandistances>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	330c      	adds	r3, #12
 8006b5e:	edd3 7a00 	vldr	s15, [r3]
 8006b62:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8006cac <main+0x161c>
 8006b66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b6e:	d821      	bhi.n	8006bb4 <main+0x1524>
 8006b70:	4b4f      	ldr	r3, [pc, #316]	@ (8006cb0 <main+0x1620>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d11d      	bne.n	8006bb4 <main+0x1524>
        {
          if(flag){
 8006b78:	4b4e      	ldr	r3, [pc, #312]	@ (8006cb4 <main+0x1624>)
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d007      	beq.n	8006b90 <main+0x1500>
            time_start = HAL_GetTick();
 8006b80:	f002 fd46 	bl	8009610 <HAL_GetTick>
 8006b84:	4603      	mov	r3, r0
 8006b86:	4a4c      	ldr	r2, [pc, #304]	@ (8006cb8 <main+0x1628>)
 8006b88:	6013      	str	r3, [r2, #0]
            flag = false;
 8006b8a:	4b4a      	ldr	r3, [pc, #296]	@ (8006cb4 <main+0x1624>)
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	701a      	strb	r2, [r3, #0]
          }
          uint32_t time = HAL_GetTick();
 8006b90:	f002 fd3e 	bl	8009610 <HAL_GetTick>
 8006b94:	64b8      	str	r0, [r7, #72]	@ 0x48
          if(time - time_start >=100){
 8006b96:	4b48      	ldr	r3, [pc, #288]	@ (8006cb8 <main+0x1628>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b9c:	1ad3      	subs	r3, r2, r3
 8006b9e:	2b63      	cmp	r3, #99	@ 0x63
 8006ba0:	d959      	bls.n	8006c56 <main+0x15c6>
            path_change+=1;
 8006ba2:	4b43      	ldr	r3, [pc, #268]	@ (8006cb0 <main+0x1620>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	4a41      	ldr	r2, [pc, #260]	@ (8006cb0 <main+0x1620>)
 8006baa:	6013      	str	r3, [r2, #0]
            flag = true;
 8006bac:	4b41      	ldr	r3, [pc, #260]	@ (8006cb4 <main+0x1624>)
 8006bae:	2201      	movs	r2, #1
 8006bb0:	701a      	strb	r2, [r3, #0]
        {
 8006bb2:	e050      	b.n	8006c56 <main+0x15c6>
          }
        }else if (distances[3]>=70 && meandistances(distances)[3]>=70 && path_change==1)
 8006bb4:	4b3c      	ldr	r3, [pc, #240]	@ (8006ca8 <main+0x1618>)
 8006bb6:	edd3 7a03 	vldr	s15, [r3, #12]
 8006bba:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8006cac <main+0x161c>
 8006bbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bc6:	da00      	bge.n	8006bca <main+0x153a>
        PID_Reset(&pid_rear);
        PID_Reset(&pid_front);
        PID_Reset(&pid_position);
      }
        
      break;
 8006bc8:	e06b      	b.n	8006ca2 <main+0x1612>
        }else if (distances[3]>=70 && meandistances(distances)[3]>=70 && path_change==1)
 8006bca:	4837      	ldr	r0, [pc, #220]	@ (8006ca8 <main+0x1618>)
 8006bcc:	f7fe fc74 	bl	80054b8 <meandistances>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	330c      	adds	r3, #12
 8006bd4:	edd3 7a00 	vldr	s15, [r3]
 8006bd8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8006cac <main+0x161c>
 8006bdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006be4:	da00      	bge.n	8006be8 <main+0x1558>
      break;
 8006be6:	e05c      	b.n	8006ca2 <main+0x1612>
        }else if (distances[3]>=70 && meandistances(distances)[3]>=70 && path_change==1)
 8006be8:	4b31      	ldr	r3, [pc, #196]	@ (8006cb0 <main+0x1620>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d158      	bne.n	8006ca2 <main+0x1612>
          if(flag){
 8006bf0:	4b30      	ldr	r3, [pc, #192]	@ (8006cb4 <main+0x1624>)
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d007      	beq.n	8006c08 <main+0x1578>
            time_start = HAL_GetTick();
 8006bf8:	f002 fd0a 	bl	8009610 <HAL_GetTick>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	4a2e      	ldr	r2, [pc, #184]	@ (8006cb8 <main+0x1628>)
 8006c00:	6013      	str	r3, [r2, #0]
            flag = false;
 8006c02:	4b2c      	ldr	r3, [pc, #176]	@ (8006cb4 <main+0x1624>)
 8006c04:	2200      	movs	r2, #0
 8006c06:	701a      	strb	r2, [r3, #0]
          uint32_t time = HAL_GetTick();
 8006c08:	f002 fd02 	bl	8009610 <HAL_GetTick>
 8006c0c:	6478      	str	r0, [r7, #68]	@ 0x44
          if(time - time_start >=100){
 8006c0e:	4b2a      	ldr	r3, [pc, #168]	@ (8006cb8 <main+0x1628>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	2b63      	cmp	r3, #99	@ 0x63
 8006c18:	d943      	bls.n	8006ca2 <main+0x1612>
            path_change+=1;
 8006c1a:	4b25      	ldr	r3, [pc, #148]	@ (8006cb0 <main+0x1620>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	4a23      	ldr	r2, [pc, #140]	@ (8006cb0 <main+0x1620>)
 8006c22:	6013      	str	r3, [r2, #0]
            flag = true;
 8006c24:	4b23      	ldr	r3, [pc, #140]	@ (8006cb4 <main+0x1624>)
 8006c26:	2201      	movs	r2, #1
 8006c28:	701a      	strb	r2, [r3, #0]
      break;
 8006c2a:	e03a      	b.n	8006ca2 <main+0x1612>
        path_change = 0;
 8006c2c:	4b20      	ldr	r3, [pc, #128]	@ (8006cb0 <main+0x1620>)
 8006c2e:	2200      	movs	r2, #0
 8006c30:	601a      	str	r2, [r3, #0]
        path +=1;
 8006c32:	4b22      	ldr	r3, [pc, #136]	@ (8006cbc <main+0x162c>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	3301      	adds	r3, #1
 8006c38:	4a20      	ldr	r2, [pc, #128]	@ (8006cbc <main+0x162c>)
 8006c3a:	6013      	str	r3, [r2, #0]
        PID_Reset(&pid_yaw);        
 8006c3c:	4820      	ldr	r0, [pc, #128]	@ (8006cc0 <main+0x1630>)
 8006c3e:	f000 ff43 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_rear);
 8006c42:	4820      	ldr	r0, [pc, #128]	@ (8006cc4 <main+0x1634>)
 8006c44:	f000 ff40 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_front);
 8006c48:	481f      	ldr	r0, [pc, #124]	@ (8006cc8 <main+0x1638>)
 8006c4a:	f000 ff3d 	bl	8007ac8 <PID_Reset>
        PID_Reset(&pid_position);
 8006c4e:	481f      	ldr	r0, [pc, #124]	@ (8006ccc <main+0x163c>)
 8006c50:	f000 ff3a 	bl	8007ac8 <PID_Reset>
      break;
 8006c54:	e025      	b.n	8006ca2 <main+0x1612>
        {
 8006c56:	bf00      	nop
      break;
 8006c58:	e023      	b.n	8006ca2 <main+0x1612>
      break;
 8006c5a:	bf00      	nop
 8006c5c:	f7fe be48 	b.w	80058f0 <main+0x260>
      break;
 8006c60:	bf00      	nop
 8006c62:	f7fe be45 	b.w	80058f0 <main+0x260>
      break;
 8006c66:	bf00      	nop
 8006c68:	f7fe be42 	b.w	80058f0 <main+0x260>
      break;
 8006c6c:	bf00      	nop
 8006c6e:	f7fe be3f 	b.w	80058f0 <main+0x260>
      break;
 8006c72:	bf00      	nop
 8006c74:	f7fe be3c 	b.w	80058f0 <main+0x260>
      break;
 8006c78:	bf00      	nop
 8006c7a:	f7fe be39 	b.w	80058f0 <main+0x260>
      break;
 8006c7e:	bf00      	nop
 8006c80:	f7fe be36 	b.w	80058f0 <main+0x260>
      break;
 8006c84:	bf00      	nop
 8006c86:	f7fe be33 	b.w	80058f0 <main+0x260>
      break;
 8006c8a:	bf00      	nop
 8006c8c:	f7fe be30 	b.w	80058f0 <main+0x260>
      break;
 8006c90:	bf00      	nop
 8006c92:	f7fe be2d 	b.w	80058f0 <main+0x260>
      break;
 8006c96:	bf00      	nop
 8006c98:	f7fe be2a 	b.w	80058f0 <main+0x260>
      break;
 8006c9c:	bf00      	nop
 8006c9e:	f7fe be27 	b.w	80058f0 <main+0x260>
      break;
 8006ca2:	bf00      	nop
 8006ca4:	f7fe be24 	b.w	80058f0 <main+0x260>
 8006ca8:	20000038 	.word	0x20000038
 8006cac:	428c0000 	.word	0x428c0000
 8006cb0:	20000418 	.word	0x20000418
 8006cb4:	2000004c 	.word	0x2000004c
 8006cb8:	20000420 	.word	0x20000420
 8006cbc:	20000414 	.word	0x20000414
 8006cc0:	20000074 	.word	0x20000074
 8006cc4:	200000a4 	.word	0x200000a4
 8006cc8:	2000008c 	.word	0x2000008c
 8006ccc:	200000bc 	.word	0x200000bc

08006cd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b094      	sub	sp, #80	@ 0x50
 8006cd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006cd6:	f107 0320 	add.w	r3, r7, #32
 8006cda:	2230      	movs	r2, #48	@ 0x30
 8006cdc:	2100      	movs	r1, #0
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f007 fdb2 	bl	800e848 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006ce4:	f107 030c 	add.w	r3, r7, #12
 8006ce8:	2200      	movs	r2, #0
 8006cea:	601a      	str	r2, [r3, #0]
 8006cec:	605a      	str	r2, [r3, #4]
 8006cee:	609a      	str	r2, [r3, #8]
 8006cf0:	60da      	str	r2, [r3, #12]
 8006cf2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	60bb      	str	r3, [r7, #8]
 8006cf8:	4b28      	ldr	r3, [pc, #160]	@ (8006d9c <SystemClock_Config+0xcc>)
 8006cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cfc:	4a27      	ldr	r2, [pc, #156]	@ (8006d9c <SystemClock_Config+0xcc>)
 8006cfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d02:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d04:	4b25      	ldr	r3, [pc, #148]	@ (8006d9c <SystemClock_Config+0xcc>)
 8006d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d0c:	60bb      	str	r3, [r7, #8]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006d10:	2300      	movs	r3, #0
 8006d12:	607b      	str	r3, [r7, #4]
 8006d14:	4b22      	ldr	r3, [pc, #136]	@ (8006da0 <SystemClock_Config+0xd0>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a21      	ldr	r2, [pc, #132]	@ (8006da0 <SystemClock_Config+0xd0>)
 8006d1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006d1e:	6013      	str	r3, [r2, #0]
 8006d20:	4b1f      	ldr	r3, [pc, #124]	@ (8006da0 <SystemClock_Config+0xd0>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d28:	607b      	str	r3, [r7, #4]
 8006d2a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006d2c:	2302      	movs	r3, #2
 8006d2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006d30:	2301      	movs	r3, #1
 8006d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006d34:	2310      	movs	r3, #16
 8006d36:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006d38:	2302      	movs	r3, #2
 8006d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8006d40:	2308      	movs	r3, #8
 8006d42:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8006d44:	23a8      	movs	r3, #168	@ 0xa8
 8006d46:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006d48:	2302      	movs	r3, #2
 8006d4a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006d4c:	2304      	movs	r3, #4
 8006d4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006d50:	f107 0320 	add.w	r3, r7, #32
 8006d54:	4618      	mov	r0, r3
 8006d56:	f004 f9b9 	bl	800b0cc <HAL_RCC_OscConfig>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d001      	beq.n	8006d64 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8006d60:	f000 f820 	bl	8006da4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006d64:	230f      	movs	r3, #15
 8006d66:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006d68:	2302      	movs	r3, #2
 8006d6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006d70:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8006d74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006d76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d7a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006d7c:	f107 030c 	add.w	r3, r7, #12
 8006d80:	2105      	movs	r1, #5
 8006d82:	4618      	mov	r0, r3
 8006d84:	f004 fc1a 	bl	800b5bc <HAL_RCC_ClockConfig>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d001      	beq.n	8006d92 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8006d8e:	f000 f809 	bl	8006da4 <Error_Handler>
  }
}
 8006d92:	bf00      	nop
 8006d94:	3750      	adds	r7, #80	@ 0x50
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	40023800 	.word	0x40023800
 8006da0:	40007000 	.word	0x40007000

08006da4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006da4:	b480      	push	{r7}
 8006da6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006da8:	b672      	cpsid	i
}
 8006daa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006dac:	bf00      	nop
 8006dae:	e7fd      	b.n	8006dac <Error_Handler+0x8>

08006db0 <Motor_Init>:
void Motor_Init(Motor_ID id,
                TIM_HandleTypeDef* pwm_tim, uint32_t pwm_ch,
                GPIO_TypeDef* in1_port, uint16_t in1_pin,
                GPIO_TypeDef* in2_port, uint16_t in2_pin,
                TIM_HandleTypeDef* encoder_tim)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b084      	sub	sp, #16
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	60b9      	str	r1, [r7, #8]
 8006db8:	607a      	str	r2, [r7, #4]
 8006dba:	603b      	str	r3, [r7, #0]
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	73fb      	strb	r3, [r7, #15]
    motors[id].pwm_tim = pwm_tim;
 8006dc0:	7bfa      	ldrb	r2, [r7, #15]
 8006dc2:	4938      	ldr	r1, [pc, #224]	@ (8006ea4 <Motor_Init+0xf4>)
 8006dc4:	4613      	mov	r3, r2
 8006dc6:	00db      	lsls	r3, r3, #3
 8006dc8:	4413      	add	r3, r2
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	440b      	add	r3, r1
 8006dce:	68ba      	ldr	r2, [r7, #8]
 8006dd0:	601a      	str	r2, [r3, #0]
    motors[id].pwm_channel = pwm_ch;
 8006dd2:	7bfa      	ldrb	r2, [r7, #15]
 8006dd4:	4933      	ldr	r1, [pc, #204]	@ (8006ea4 <Motor_Init+0xf4>)
 8006dd6:	4613      	mov	r3, r2
 8006dd8:	00db      	lsls	r3, r3, #3
 8006dda:	4413      	add	r3, r2
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	440b      	add	r3, r1
 8006de0:	3304      	adds	r3, #4
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	601a      	str	r2, [r3, #0]

    motors[id].in1_port = in1_port;
 8006de6:	7bfa      	ldrb	r2, [r7, #15]
 8006de8:	492e      	ldr	r1, [pc, #184]	@ (8006ea4 <Motor_Init+0xf4>)
 8006dea:	4613      	mov	r3, r2
 8006dec:	00db      	lsls	r3, r3, #3
 8006dee:	4413      	add	r3, r2
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	440b      	add	r3, r1
 8006df4:	3308      	adds	r3, #8
 8006df6:	683a      	ldr	r2, [r7, #0]
 8006df8:	601a      	str	r2, [r3, #0]
    motors[id].in1_pin = in1_pin;
 8006dfa:	7bfa      	ldrb	r2, [r7, #15]
 8006dfc:	4929      	ldr	r1, [pc, #164]	@ (8006ea4 <Motor_Init+0xf4>)
 8006dfe:	4613      	mov	r3, r2
 8006e00:	00db      	lsls	r3, r3, #3
 8006e02:	4413      	add	r3, r2
 8006e04:	009b      	lsls	r3, r3, #2
 8006e06:	440b      	add	r3, r1
 8006e08:	330c      	adds	r3, #12
 8006e0a:	8b3a      	ldrh	r2, [r7, #24]
 8006e0c:	801a      	strh	r2, [r3, #0]
    motors[id].in2_port = in2_port;
 8006e0e:	7bfa      	ldrb	r2, [r7, #15]
 8006e10:	4924      	ldr	r1, [pc, #144]	@ (8006ea4 <Motor_Init+0xf4>)
 8006e12:	4613      	mov	r3, r2
 8006e14:	00db      	lsls	r3, r3, #3
 8006e16:	4413      	add	r3, r2
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	440b      	add	r3, r1
 8006e1c:	3310      	adds	r3, #16
 8006e1e:	69fa      	ldr	r2, [r7, #28]
 8006e20:	601a      	str	r2, [r3, #0]
    motors[id].in2_pin = in2_pin;
 8006e22:	7bfa      	ldrb	r2, [r7, #15]
 8006e24:	491f      	ldr	r1, [pc, #124]	@ (8006ea4 <Motor_Init+0xf4>)
 8006e26:	4613      	mov	r3, r2
 8006e28:	00db      	lsls	r3, r3, #3
 8006e2a:	4413      	add	r3, r2
 8006e2c:	009b      	lsls	r3, r3, #2
 8006e2e:	440b      	add	r3, r1
 8006e30:	3314      	adds	r3, #20
 8006e32:	8c3a      	ldrh	r2, [r7, #32]
 8006e34:	801a      	strh	r2, [r3, #0]

    motors[id].encoder_tim = encoder_tim;
 8006e36:	7bfa      	ldrb	r2, [r7, #15]
 8006e38:	491a      	ldr	r1, [pc, #104]	@ (8006ea4 <Motor_Init+0xf4>)
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	00db      	lsls	r3, r3, #3
 8006e3e:	4413      	add	r3, r2
 8006e40:	009b      	lsls	r3, r3, #2
 8006e42:	440b      	add	r3, r1
 8006e44:	3318      	adds	r3, #24
 8006e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e48:	601a      	str	r2, [r3, #0]
    motors[id].encoder_offset = 0;
 8006e4a:	7bfa      	ldrb	r2, [r7, #15]
 8006e4c:	4915      	ldr	r1, [pc, #84]	@ (8006ea4 <Motor_Init+0xf4>)
 8006e4e:	4613      	mov	r3, r2
 8006e50:	00db      	lsls	r3, r3, #3
 8006e52:	4413      	add	r3, r2
 8006e54:	009b      	lsls	r3, r3, #2
 8006e56:	440b      	add	r3, r1
 8006e58:	331c      	adds	r3, #28
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	601a      	str	r2, [r3, #0]
    motors[id].encoder_total = 0;
 8006e5e:	7bfa      	ldrb	r2, [r7, #15]
 8006e60:	4910      	ldr	r1, [pc, #64]	@ (8006ea4 <Motor_Init+0xf4>)
 8006e62:	4613      	mov	r3, r2
 8006e64:	00db      	lsls	r3, r3, #3
 8006e66:	4413      	add	r3, r2
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	440b      	add	r3, r1
 8006e6c:	3320      	adds	r3, #32
 8006e6e:	2200      	movs	r2, #0
 8006e70:	601a      	str	r2, [r3, #0]

    HAL_TIM_PWM_Start(pwm_tim, pwm_ch);
 8006e72:	6879      	ldr	r1, [r7, #4]
 8006e74:	68b8      	ldr	r0, [r7, #8]
 8006e76:	f004 fe93 	bl	800bba0 <HAL_TIM_PWM_Start>
    HAL_TIM_Encoder_Start(encoder_tim, TIM_CHANNEL_1|TIM_CHANNEL_2);
 8006e7a:	2104      	movs	r1, #4
 8006e7c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006e7e:	f004 fffd 	bl	800be7c <HAL_TIM_Encoder_Start>
    motors[id].encoder_offset = (int32_t)__HAL_TIM_GET_COUNTER(encoder_tim);
 8006e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e88:	7bfa      	ldrb	r2, [r7, #15]
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	4905      	ldr	r1, [pc, #20]	@ (8006ea4 <Motor_Init+0xf4>)
 8006e8e:	4613      	mov	r3, r2
 8006e90:	00db      	lsls	r3, r3, #3
 8006e92:	4413      	add	r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	440b      	add	r3, r1
 8006e98:	331c      	adds	r3, #28
 8006e9a:	6018      	str	r0, [r3, #0]
}
 8006e9c:	bf00      	nop
 8006e9e:	3710      	adds	r7, #16
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	2000037c 	.word	0x2000037c

08006ea8 <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_ID id, int16_t speed)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	4603      	mov	r3, r0
 8006eb0:	460a      	mov	r2, r1
 8006eb2:	71fb      	strb	r3, [r7, #7]
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	80bb      	strh	r3, [r7, #4]
    speed = (speed > 100) ? 100 : (speed < -100) ? -100 : speed;
 8006eb8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006ebc:	2b64      	cmp	r3, #100	@ 0x64
 8006ebe:	dc08      	bgt.n	8006ed2 <Motor_SetSpeed+0x2a>
 8006ec0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006ec4:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	bfb8      	it	lt
 8006ecc:	4613      	movlt	r3, r2
 8006ece:	b21b      	sxth	r3, r3
 8006ed0:	e000      	b.n	8006ed4 <Motor_SetSpeed+0x2c>
 8006ed2:	2364      	movs	r3, #100	@ 0x64
 8006ed4:	80bb      	strh	r3, [r7, #4]

    if(speed >= 0) {
 8006ed6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	db2c      	blt.n	8006f38 <Motor_SetSpeed+0x90>
        HAL_GPIO_WritePin(motors[id].in1_port, motors[id].in1_pin, GPIO_PIN_SET);
 8006ede:	79fa      	ldrb	r2, [r7, #7]
 8006ee0:	495e      	ldr	r1, [pc, #376]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8006ee2:	4613      	mov	r3, r2
 8006ee4:	00db      	lsls	r3, r3, #3
 8006ee6:	4413      	add	r3, r2
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	440b      	add	r3, r1
 8006eec:	3308      	adds	r3, #8
 8006eee:	6818      	ldr	r0, [r3, #0]
 8006ef0:	79fa      	ldrb	r2, [r7, #7]
 8006ef2:	495a      	ldr	r1, [pc, #360]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8006ef4:	4613      	mov	r3, r2
 8006ef6:	00db      	lsls	r3, r3, #3
 8006ef8:	4413      	add	r3, r2
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	440b      	add	r3, r1
 8006efe:	330c      	adds	r3, #12
 8006f00:	881b      	ldrh	r3, [r3, #0]
 8006f02:	2201      	movs	r2, #1
 8006f04:	4619      	mov	r1, r3
 8006f06:	f002 ff0b 	bl	8009d20 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[id].in2_port, motors[id].in2_pin, GPIO_PIN_RESET);
 8006f0a:	79fa      	ldrb	r2, [r7, #7]
 8006f0c:	4953      	ldr	r1, [pc, #332]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8006f0e:	4613      	mov	r3, r2
 8006f10:	00db      	lsls	r3, r3, #3
 8006f12:	4413      	add	r3, r2
 8006f14:	009b      	lsls	r3, r3, #2
 8006f16:	440b      	add	r3, r1
 8006f18:	3310      	adds	r3, #16
 8006f1a:	6818      	ldr	r0, [r3, #0]
 8006f1c:	79fa      	ldrb	r2, [r7, #7]
 8006f1e:	494f      	ldr	r1, [pc, #316]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8006f20:	4613      	mov	r3, r2
 8006f22:	00db      	lsls	r3, r3, #3
 8006f24:	4413      	add	r3, r2
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	440b      	add	r3, r1
 8006f2a:	3314      	adds	r3, #20
 8006f2c:	881b      	ldrh	r3, [r3, #0]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	4619      	mov	r1, r3
 8006f32:	f002 fef5 	bl	8009d20 <HAL_GPIO_WritePin>
 8006f36:	e02f      	b.n	8006f98 <Motor_SetSpeed+0xf0>
    } else {
        HAL_GPIO_WritePin(motors[id].in1_port, motors[id].in1_pin, GPIO_PIN_RESET);
 8006f38:	79fa      	ldrb	r2, [r7, #7]
 8006f3a:	4948      	ldr	r1, [pc, #288]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	00db      	lsls	r3, r3, #3
 8006f40:	4413      	add	r3, r2
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	440b      	add	r3, r1
 8006f46:	3308      	adds	r3, #8
 8006f48:	6818      	ldr	r0, [r3, #0]
 8006f4a:	79fa      	ldrb	r2, [r7, #7]
 8006f4c:	4943      	ldr	r1, [pc, #268]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8006f4e:	4613      	mov	r3, r2
 8006f50:	00db      	lsls	r3, r3, #3
 8006f52:	4413      	add	r3, r2
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	440b      	add	r3, r1
 8006f58:	330c      	adds	r3, #12
 8006f5a:	881b      	ldrh	r3, [r3, #0]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	4619      	mov	r1, r3
 8006f60:	f002 fede 	bl	8009d20 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[id].in2_port, motors[id].in2_pin, GPIO_PIN_SET);
 8006f64:	79fa      	ldrb	r2, [r7, #7]
 8006f66:	493d      	ldr	r1, [pc, #244]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8006f68:	4613      	mov	r3, r2
 8006f6a:	00db      	lsls	r3, r3, #3
 8006f6c:	4413      	add	r3, r2
 8006f6e:	009b      	lsls	r3, r3, #2
 8006f70:	440b      	add	r3, r1
 8006f72:	3310      	adds	r3, #16
 8006f74:	6818      	ldr	r0, [r3, #0]
 8006f76:	79fa      	ldrb	r2, [r7, #7]
 8006f78:	4938      	ldr	r1, [pc, #224]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	00db      	lsls	r3, r3, #3
 8006f7e:	4413      	add	r3, r2
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	440b      	add	r3, r1
 8006f84:	3314      	adds	r3, #20
 8006f86:	881b      	ldrh	r3, [r3, #0]
 8006f88:	2201      	movs	r2, #1
 8006f8a:	4619      	mov	r1, r3
 8006f8c:	f002 fec8 	bl	8009d20 <HAL_GPIO_WritePin>
        speed = -speed;
 8006f90:	88bb      	ldrh	r3, [r7, #4]
 8006f92:	425b      	negs	r3, r3
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	80bb      	strh	r3, [r7, #4]
    }

    uint32_t duty = (speed * 9999) / 100;
 8006f98:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006f9c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8006fa0:	fb02 f303 	mul.w	r3, r2, r3
 8006fa4:	4a2e      	ldr	r2, [pc, #184]	@ (8007060 <Motor_SetSpeed+0x1b8>)
 8006fa6:	fb82 1203 	smull	r1, r2, r2, r3
 8006faa:	1152      	asrs	r2, r2, #5
 8006fac:	17db      	asrs	r3, r3, #31
 8006fae:	1ad3      	subs	r3, r2, r3
 8006fb0:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8006fb2:	79fa      	ldrb	r2, [r7, #7]
 8006fb4:	4929      	ldr	r1, [pc, #164]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	00db      	lsls	r3, r3, #3
 8006fba:	4413      	add	r3, r2
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	440b      	add	r3, r1
 8006fc0:	3304      	adds	r3, #4
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d10b      	bne.n	8006fe0 <Motor_SetSpeed+0x138>
 8006fc8:	79fa      	ldrb	r2, [r7, #7]
 8006fca:	4924      	ldr	r1, [pc, #144]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8006fcc:	4613      	mov	r3, r2
 8006fce:	00db      	lsls	r3, r3, #3
 8006fd0:	4413      	add	r3, r2
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	440b      	add	r3, r1
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	68fa      	ldr	r2, [r7, #12]
 8006fdc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8006fde:	e038      	b.n	8007052 <Motor_SetSpeed+0x1aa>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8006fe0:	79fa      	ldrb	r2, [r7, #7]
 8006fe2:	491e      	ldr	r1, [pc, #120]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8006fe4:	4613      	mov	r3, r2
 8006fe6:	00db      	lsls	r3, r3, #3
 8006fe8:	4413      	add	r3, r2
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	440b      	add	r3, r1
 8006fee:	3304      	adds	r3, #4
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2b04      	cmp	r3, #4
 8006ff4:	d10b      	bne.n	800700e <Motor_SetSpeed+0x166>
 8006ff6:	79fa      	ldrb	r2, [r7, #7]
 8006ff8:	4918      	ldr	r1, [pc, #96]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8006ffa:	4613      	mov	r3, r2
 8006ffc:	00db      	lsls	r3, r3, #3
 8006ffe:	4413      	add	r3, r2
 8007000:	009b      	lsls	r3, r3, #2
 8007002:	440b      	add	r3, r1
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800700c:	e021      	b.n	8007052 <Motor_SetSpeed+0x1aa>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 800700e:	79fa      	ldrb	r2, [r7, #7]
 8007010:	4912      	ldr	r1, [pc, #72]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8007012:	4613      	mov	r3, r2
 8007014:	00db      	lsls	r3, r3, #3
 8007016:	4413      	add	r3, r2
 8007018:	009b      	lsls	r3, r3, #2
 800701a:	440b      	add	r3, r1
 800701c:	3304      	adds	r3, #4
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2b08      	cmp	r3, #8
 8007022:	d10b      	bne.n	800703c <Motor_SetSpeed+0x194>
 8007024:	79fa      	ldrb	r2, [r7, #7]
 8007026:	490d      	ldr	r1, [pc, #52]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8007028:	4613      	mov	r3, r2
 800702a:	00db      	lsls	r3, r3, #3
 800702c:	4413      	add	r3, r2
 800702e:	009b      	lsls	r3, r3, #2
 8007030:	440b      	add	r3, r1
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800703a:	e00a      	b.n	8007052 <Motor_SetSpeed+0x1aa>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 800703c:	79fa      	ldrb	r2, [r7, #7]
 800703e:	4907      	ldr	r1, [pc, #28]	@ (800705c <Motor_SetSpeed+0x1b4>)
 8007040:	4613      	mov	r3, r2
 8007042:	00db      	lsls	r3, r3, #3
 8007044:	4413      	add	r3, r2
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	440b      	add	r3, r1
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8007052:	bf00      	nop
 8007054:	3710      	adds	r7, #16
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
 800705a:	bf00      	nop
 800705c:	2000037c 	.word	0x2000037c
 8007060:	51eb851f 	.word	0x51eb851f

08007064 <Motor_GetEncoder>:

int32_t Motor_GetEncoder(Motor_ID id)
{
 8007064:	b480      	push	{r7}
 8007066:	b085      	sub	sp, #20
 8007068:	af00      	add	r7, sp, #0
 800706a:	4603      	mov	r3, r0
 800706c:	71fb      	strb	r3, [r7, #7]
    int32_t current_cnt = (int32_t)__HAL_TIM_GET_COUNTER(motors[id].encoder_tim);
 800706e:	79fa      	ldrb	r2, [r7, #7]
 8007070:	492a      	ldr	r1, [pc, #168]	@ (800711c <Motor_GetEncoder+0xb8>)
 8007072:	4613      	mov	r3, r2
 8007074:	00db      	lsls	r3, r3, #3
 8007076:	4413      	add	r3, r2
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	440b      	add	r3, r1
 800707c:	3318      	adds	r3, #24
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007084:	60bb      	str	r3, [r7, #8]
    int32_t diff = current_cnt - motors[id].encoder_offset;
 8007086:	79fa      	ldrb	r2, [r7, #7]
 8007088:	4924      	ldr	r1, [pc, #144]	@ (800711c <Motor_GetEncoder+0xb8>)
 800708a:	4613      	mov	r3, r2
 800708c:	00db      	lsls	r3, r3, #3
 800708e:	4413      	add	r3, r2
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	440b      	add	r3, r1
 8007094:	331c      	adds	r3, #28
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	68ba      	ldr	r2, [r7, #8]
 800709a:	1ad3      	subs	r3, r2, r3
 800709c:	60fb      	str	r3, [r7, #12]
    
    if (diff > 32767) diff -= 65536;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070a4:	db04      	blt.n	80070b0 <Motor_GetEncoder+0x4c>
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 80070ac:	60fb      	str	r3, [r7, #12]
 80070ae:	e007      	b.n	80070c0 <Motor_GetEncoder+0x5c>
    else if (diff < -32768) diff += 65536;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80070b6:	da03      	bge.n	80070c0 <Motor_GetEncoder+0x5c>
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80070be:	60fb      	str	r3, [r7, #12]
    
    motors[id].encoder_total += diff;
 80070c0:	79fa      	ldrb	r2, [r7, #7]
 80070c2:	4916      	ldr	r1, [pc, #88]	@ (800711c <Motor_GetEncoder+0xb8>)
 80070c4:	4613      	mov	r3, r2
 80070c6:	00db      	lsls	r3, r3, #3
 80070c8:	4413      	add	r3, r2
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	440b      	add	r3, r1
 80070ce:	3320      	adds	r3, #32
 80070d0:	6819      	ldr	r1, [r3, #0]
 80070d2:	79fa      	ldrb	r2, [r7, #7]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	4419      	add	r1, r3
 80070d8:	4810      	ldr	r0, [pc, #64]	@ (800711c <Motor_GetEncoder+0xb8>)
 80070da:	4613      	mov	r3, r2
 80070dc:	00db      	lsls	r3, r3, #3
 80070de:	4413      	add	r3, r2
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	4403      	add	r3, r0
 80070e4:	3320      	adds	r3, #32
 80070e6:	6019      	str	r1, [r3, #0]
    motors[id].encoder_offset = current_cnt;
 80070e8:	79fa      	ldrb	r2, [r7, #7]
 80070ea:	490c      	ldr	r1, [pc, #48]	@ (800711c <Motor_GetEncoder+0xb8>)
 80070ec:	4613      	mov	r3, r2
 80070ee:	00db      	lsls	r3, r3, #3
 80070f0:	4413      	add	r3, r2
 80070f2:	009b      	lsls	r3, r3, #2
 80070f4:	440b      	add	r3, r1
 80070f6:	331c      	adds	r3, #28
 80070f8:	68ba      	ldr	r2, [r7, #8]
 80070fa:	601a      	str	r2, [r3, #0]
    
    return motors[id].encoder_total;
 80070fc:	79fa      	ldrb	r2, [r7, #7]
 80070fe:	4907      	ldr	r1, [pc, #28]	@ (800711c <Motor_GetEncoder+0xb8>)
 8007100:	4613      	mov	r3, r2
 8007102:	00db      	lsls	r3, r3, #3
 8007104:	4413      	add	r3, r2
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	440b      	add	r3, r1
 800710a:	3320      	adds	r3, #32
 800710c:	681b      	ldr	r3, [r3, #0]
}
 800710e:	4618      	mov	r0, r3
 8007110:	3714      	adds	r7, #20
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	2000037c 	.word	0x2000037c

08007120 <Reset_Timer>:
    prev_counter = current_counter;
    return diff ; 
}

void Reset_Timer(void)
{
 8007120:	b480      	push	{r7}
 8007122:	af00      	add	r7, sp, #0
    prev_counter = __HAL_TIM_GET_COUNTER(&htim6);
 8007124:	4b04      	ldr	r3, [pc, #16]	@ (8007138 <Reset_Timer+0x18>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800712a:	4a04      	ldr	r2, [pc, #16]	@ (800713c <Reset_Timer+0x1c>)
 800712c:	6013      	str	r3, [r2, #0]
}
 800712e:	bf00      	nop
 8007130:	46bd      	mov	sp, r7
 8007132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007136:	4770      	bx	lr
 8007138:	200006a8 	.word	0x200006a8
 800713c:	20000510 	.word	0x20000510

08007140 <Motor_Rightward>:

void Motor_Rightward(Motor_ID id1, Motor_ID id2, Motor_ID id3, Motor_ID id4, int16_t speed, float* yaw, float* target_yaw) {
 8007140:	b590      	push	{r4, r7, lr}
 8007142:	b09f      	sub	sp, #124	@ 0x7c
 8007144:	af00      	add	r7, sp, #0
 8007146:	4604      	mov	r4, r0
 8007148:	4608      	mov	r0, r1
 800714a:	4611      	mov	r1, r2
 800714c:	461a      	mov	r2, r3
 800714e:	4623      	mov	r3, r4
 8007150:	71fb      	strb	r3, [r7, #7]
 8007152:	4603      	mov	r3, r0
 8007154:	71bb      	strb	r3, [r7, #6]
 8007156:	460b      	mov	r3, r1
 8007158:	717b      	strb	r3, [r7, #5]
 800715a:	4613      	mov	r3, r2
 800715c:	713b      	strb	r3, [r7, #4]
    //  HAL_GetTick 
    static uint32_t prev_tick = 0;
    uint32_t current_tick = HAL_GetTick();
 800715e:	f002 fa57 	bl	8009610 <HAL_GetTick>
 8007162:	66b8      	str	r0, [r7, #104]	@ 0x68
    float dt = (current_tick - prev_tick) / 1000.0f;  // 
 8007164:	4b87      	ldr	r3, [pc, #540]	@ (8007384 <Motor_Rightward+0x244>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800716a:	1ad3      	subs	r3, r2, r3
 800716c:	ee07 3a90 	vmov	s15, r3
 8007170:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007174:	eddf 6a84 	vldr	s13, [pc, #528]	@ 8007388 <Motor_Rightward+0x248>
 8007178:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800717c:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    prev_tick = current_tick;
 8007180:	4a80      	ldr	r2, [pc, #512]	@ (8007384 <Motor_Rightward+0x244>)
 8007182:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007184:	6013      	str	r3, [r2, #0]

    if (dt <= 0.001f) {
 8007186:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800718a:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800738c <Motor_Rightward+0x24c>
 800718e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007196:	d801      	bhi.n	800719c <Motor_Rightward+0x5c>
        dt = 0.001f;  // 1ms
 8007198:	4b7d      	ldr	r3, [pc, #500]	@ (8007390 <Motor_Rightward+0x250>)
 800719a:	677b      	str	r3, [r7, #116]	@ 0x74

    // 
    static int32_t prev_enc1 = 0, prev_enc2 = 0, prev_enc3 = 0, prev_enc4 = 0;

    // 
    int32_t enc1 = Motor_GetEncoder(id1);
 800719c:	79fb      	ldrb	r3, [r7, #7]
 800719e:	4618      	mov	r0, r3
 80071a0:	f7ff ff60 	bl	8007064 <Motor_GetEncoder>
 80071a4:	6678      	str	r0, [r7, #100]	@ 0x64
    int32_t enc2 = -Motor_GetEncoder(id2);
 80071a6:	79bb      	ldrb	r3, [r7, #6]
 80071a8:	4618      	mov	r0, r3
 80071aa:	f7ff ff5b 	bl	8007064 <Motor_GetEncoder>
 80071ae:	4603      	mov	r3, r0
 80071b0:	425b      	negs	r3, r3
 80071b2:	663b      	str	r3, [r7, #96]	@ 0x60
    int32_t enc3 = -Motor_GetEncoder(id3);
 80071b4:	797b      	ldrb	r3, [r7, #5]
 80071b6:	4618      	mov	r0, r3
 80071b8:	f7ff ff54 	bl	8007064 <Motor_GetEncoder>
 80071bc:	4603      	mov	r3, r0
 80071be:	425b      	negs	r3, r3
 80071c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    int32_t enc4 = Motor_GetEncoder(id4);
 80071c2:	793b      	ldrb	r3, [r7, #4]
 80071c4:	4618      	mov	r0, r3
 80071c6:	f7ff ff4d 	bl	8007064 <Motor_GetEncoder>
 80071ca:	65b8      	str	r0, [r7, #88]	@ 0x58

    // 
    float speed1 = (enc1 - prev_enc1) / dt;
 80071cc:	4b71      	ldr	r3, [pc, #452]	@ (8007394 <Motor_Rightward+0x254>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	ee07 3a90 	vmov	s15, r3
 80071d8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80071dc:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80071e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071e4:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float speed2 = (enc2 - prev_enc2) / dt;
 80071e8:	4b6b      	ldr	r3, [pc, #428]	@ (8007398 <Motor_Rightward+0x258>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80071ee:	1ad3      	subs	r3, r2, r3
 80071f0:	ee07 3a90 	vmov	s15, r3
 80071f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80071f8:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80071fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007200:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float speed3 = (enc3 - prev_enc3) / dt;
 8007204:	4b65      	ldr	r3, [pc, #404]	@ (800739c <Motor_Rightward+0x25c>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800720a:	1ad3      	subs	r3, r2, r3
 800720c:	ee07 3a90 	vmov	s15, r3
 8007210:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007214:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8007218:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800721c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float speed4 = (enc4 - prev_enc4) / dt;
 8007220:	4b5f      	ldr	r3, [pc, #380]	@ (80073a0 <Motor_Rightward+0x260>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007226:	1ad3      	subs	r3, r2, r3
 8007228:	ee07 3a90 	vmov	s15, r3
 800722c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007230:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8007234:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007238:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    // OLED_ShowNum(2,2,(int16_t)fabsf(speed3),4);  // 
    // OLED_ShowChar(2,9,speed4 >= 0 ? '+' : '-');  // 
    // OLED_ShowNum(2,10,(int16_t)fabsf(speed4),4);  // 

    // 
    prev_enc1 = enc1;
 800723c:	4a55      	ldr	r2, [pc, #340]	@ (8007394 <Motor_Rightward+0x254>)
 800723e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007240:	6013      	str	r3, [r2, #0]
    prev_enc2 = enc2;
 8007242:	4a55      	ldr	r2, [pc, #340]	@ (8007398 <Motor_Rightward+0x258>)
 8007244:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007246:	6013      	str	r3, [r2, #0]
    prev_enc3 = enc3;
 8007248:	4a54      	ldr	r2, [pc, #336]	@ (800739c <Motor_Rightward+0x25c>)
 800724a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800724c:	6013      	str	r3, [r2, #0]
    prev_enc4 = enc4;
 800724e:	4a54      	ldr	r2, [pc, #336]	@ (80073a0 <Motor_Rightward+0x260>)
 8007250:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007252:	6013      	str	r3, [r2, #0]

    // 
    float pitch, roll, current_yaw;
    if (MPU6050_DMP_Get_Data(&pitch, &roll, &current_yaw) != 0) {
 8007254:	f107 020c 	add.w	r2, r7, #12
 8007258:	f107 0110 	add.w	r1, r7, #16
 800725c:	f107 0314 	add.w	r3, r7, #20
 8007260:	4618      	mov	r0, r3
 8007262:	f7fd faf9 	bl	8004858 <MPU6050_DMP_Get_Data>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d014      	beq.n	8007296 <Motor_Rightward+0x156>
        Motor_SetSpeed(id1, 0);
 800726c:	79fb      	ldrb	r3, [r7, #7]
 800726e:	2100      	movs	r1, #0
 8007270:	4618      	mov	r0, r3
 8007272:	f7ff fe19 	bl	8006ea8 <Motor_SetSpeed>
        Motor_SetSpeed(id2, 0);
 8007276:	79bb      	ldrb	r3, [r7, #6]
 8007278:	2100      	movs	r1, #0
 800727a:	4618      	mov	r0, r3
 800727c:	f7ff fe14 	bl	8006ea8 <Motor_SetSpeed>
        Motor_SetSpeed(id3, 0);
 8007280:	797b      	ldrb	r3, [r7, #5]
 8007282:	2100      	movs	r1, #0
 8007284:	4618      	mov	r0, r3
 8007286:	f7ff fe0f 	bl	8006ea8 <Motor_SetSpeed>
        Motor_SetSpeed(id4, 0);
 800728a:	793b      	ldrb	r3, [r7, #4]
 800728c:	2100      	movs	r1, #0
 800728e:	4618      	mov	r0, r3
 8007290:	f7ff fe0a 	bl	8006ea8 <Motor_SetSpeed>
 8007294:	e168      	b.n	8007568 <Motor_Rightward+0x428>
        return;
    }
    *yaw = current_yaw;
 8007296:	68fa      	ldr	r2, [r7, #12]
 8007298:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800729c:	601a      	str	r2, [r3, #0]
        
    float yaw_error = *target_yaw - *yaw;
 800729e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80072a2:	ed93 7a00 	vldr	s14, [r3]
 80072a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80072aa:	edd3 7a00 	vldr	s15, [r3]
 80072ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80072b2:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    if (yaw_error > 180) yaw_error -= 360;
 80072b6:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80072ba:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80073a4 <Motor_Rightward+0x264>
 80072be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80072c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072c6:	dd08      	ble.n	80072da <Motor_Rightward+0x19a>
 80072c8:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80072cc:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80073a8 <Motor_Rightward+0x268>
 80072d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80072d4:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
 80072d8:	e010      	b.n	80072fc <Motor_Rightward+0x1bc>
    else if (yaw_error < -180) yaw_error += 360;
 80072da:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80072de:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80073ac <Motor_Rightward+0x26c>
 80072e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80072e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072ea:	d507      	bpl.n	80072fc <Motor_Rightward+0x1bc>
 80072ec:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80072f0:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80073a8 <Motor_Rightward+0x268>
 80072f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80072f8:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

    // 
    float front_speed_error = speed1 - speed4;  // -
 80072fc:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8007300:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8007304:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007308:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float rear_speed_error = speed2 - speed3;   // -
 800730c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8007310:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8007314:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007318:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float position_speed_error = (front_speed_error - rear_speed_error) / 2;  // 
 800731c:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8007320:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8007324:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007328:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800732c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007330:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    //  - 
    float base_speed = speed;
 8007334:	f9b7 3088 	ldrsh.w	r3, [r7, #136]	@ 0x88
 8007338:	ee07 3a90 	vmov	s15, r3
 800733c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007340:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    
    // PID
    float max_pid_output = base_speed * 0.3f;  // PID30%
 8007344:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8007348:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80073b0 <Motor_Rightward+0x270>
 800734c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007350:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    
    // PID
    float yaw_pid_output = 0.0f;
 8007354:	f04f 0300 	mov.w	r3, #0
 8007358:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (fabs(yaw_error) > 1.0f) {
 800735a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800735e:	eef0 7ae7 	vabs.f32	s15, s15
 8007362:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007366:	eef4 7ac7 	vcmpe.f32	s15, s14
 800736a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800736e:	dd23      	ble.n	80073b8 <Motor_Rightward+0x278>
        yaw_pid_output = PID_Calculate(&pid_yaw, yaw_error, dt);
 8007370:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 8007374:	ed97 0a1c 	vldr	s0, [r7, #112]	@ 0x70
 8007378:	480e      	ldr	r0, [pc, #56]	@ (80073b4 <Motor_Rightward+0x274>)
 800737a:	f000 fb29 	bl	80079d0 <PID_Calculate>
 800737e:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
 8007382:	e01c      	b.n	80073be <Motor_Rightward+0x27e>
 8007384:	20000514 	.word	0x20000514
 8007388:	447a0000 	.word	0x447a0000
 800738c:	3a83126f 	.word	0x3a83126f
 8007390:	3a83126f 	.word	0x3a83126f
 8007394:	20000518 	.word	0x20000518
 8007398:	2000051c 	.word	0x2000051c
 800739c:	20000520 	.word	0x20000520
 80073a0:	20000524 	.word	0x20000524
 80073a4:	43340000 	.word	0x43340000
 80073a8:	43b40000 	.word	0x43b40000
 80073ac:	c3340000 	.word	0xc3340000
 80073b0:	3e99999a 	.word	0x3e99999a
 80073b4:	20000074 	.word	0x20000074
        // yaw_pid_output = fmaxf(fminf(yaw_pid_output, max_pid_output*1), -max_pid_output*1);
    } else {
        // 1PID
        PID_Reset(&pid_yaw);
 80073b8:	486d      	ldr	r0, [pc, #436]	@ (8007570 <Motor_Rightward+0x430>)
 80073ba:	f000 fb85 	bl	8007ac8 <PID_Reset>
    }
    
    // PID
    float front_pid_output = PID_Calculate(&pid_front, front_speed_error, dt);
 80073be:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 80073c2:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 80073c6:	486b      	ldr	r0, [pc, #428]	@ (8007574 <Motor_Rightward+0x434>)
 80073c8:	f000 fb02 	bl	80079d0 <PID_Calculate>
 80073cc:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    float rear_pid_output = PID_Calculate(&pid_rear, rear_speed_error, dt);
 80073d0:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 80073d4:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 80073d8:	4867      	ldr	r0, [pc, #412]	@ (8007578 <Motor_Rightward+0x438>)
 80073da:	f000 faf9 	bl	80079d0 <PID_Calculate>
 80073de:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
    float position_pid_output = PID_Calculate(&pid_position, position_speed_error + yaw_pid_output, dt);
 80073e2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80073e6:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80073ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80073ee:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 80073f2:	eeb0 0a67 	vmov.f32	s0, s15
 80073f6:	4861      	ldr	r0, [pc, #388]	@ (800757c <Motor_Rightward+0x43c>)
 80073f8:	f000 faea 	bl	80079d0 <PID_Calculate>
 80073fc:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    // front_pid_output = fmaxf(fminf(front_pid_output, max_pid_output*1), -max_pid_output*1);
    // rear_pid_output = fmaxf(fminf(rear_pid_output, max_pid_output*1), -max_pid_output*1);
    // position_pid_output = fmaxf(fminf(position_pid_output, max_pid_output*1), -max_pid_output*1);
    
    //  - 
    float motor_speed1 = -(base_speed - front_pid_output - position_pid_output - yaw_pid_output);  // 
 8007400:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007404:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8007408:	ee37 7a67 	vsub.f32	s14, s14, s15
 800740c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8007410:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007414:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8007418:	ee77 7a67 	vsub.f32	s15, s14, s15
 800741c:	eef1 7a67 	vneg.f32	s15, s15
 8007420:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float motor_speed4 = (base_speed + front_pid_output - position_pid_output - yaw_pid_output);   // 
 8007424:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007428:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800742c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007430:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8007434:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007438:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800743c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007440:	edc7 7a08 	vstr	s15, [r7, #32]
    
    //  - 
    float motor_speed2 = (base_speed - rear_pid_output + position_pid_output + yaw_pid_output);   // 
 8007444:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007448:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800744c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007450:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8007454:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007458:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 800745c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007460:	edc7 7a07 	vstr	s15, [r7, #28]
    float motor_speed3 = -(base_speed + rear_pid_output + position_pid_output + yaw_pid_output);  // 
 8007464:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007468:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800746c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007470:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8007474:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007478:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800747c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007480:	eef1 7a67 	vneg.f32	s15, s15
 8007484:	edc7 7a06 	vstr	s15, [r7, #24]

    // 
    motor_speed1 = fmaxf(fminf(motor_speed1, 100.0f), -100.0f);
 8007488:	eddf 0a3d 	vldr	s1, [pc, #244]	@ 8007580 <Motor_Rightward+0x440>
 800748c:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8007490:	f009 f8cf 	bl	8010632 <fminf>
 8007494:	eef0 7a40 	vmov.f32	s15, s0
 8007498:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8007584 <Motor_Rightward+0x444>
 800749c:	eeb0 0a67 	vmov.f32	s0, s15
 80074a0:	f009 f8aa 	bl	80105f8 <fmaxf>
 80074a4:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    motor_speed2 = fmaxf(fminf(motor_speed2, 100.0f), -100.0f);
 80074a8:	eddf 0a35 	vldr	s1, [pc, #212]	@ 8007580 <Motor_Rightward+0x440>
 80074ac:	ed97 0a07 	vldr	s0, [r7, #28]
 80074b0:	f009 f8bf 	bl	8010632 <fminf>
 80074b4:	eef0 7a40 	vmov.f32	s15, s0
 80074b8:	eddf 0a32 	vldr	s1, [pc, #200]	@ 8007584 <Motor_Rightward+0x444>
 80074bc:	eeb0 0a67 	vmov.f32	s0, s15
 80074c0:	f009 f89a 	bl	80105f8 <fmaxf>
 80074c4:	ed87 0a07 	vstr	s0, [r7, #28]
    motor_speed3 = fmaxf(fminf(motor_speed3, 100.0f), -100.0f);
 80074c8:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 8007580 <Motor_Rightward+0x440>
 80074cc:	ed97 0a06 	vldr	s0, [r7, #24]
 80074d0:	f009 f8af 	bl	8010632 <fminf>
 80074d4:	eef0 7a40 	vmov.f32	s15, s0
 80074d8:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8007584 <Motor_Rightward+0x444>
 80074dc:	eeb0 0a67 	vmov.f32	s0, s15
 80074e0:	f009 f88a 	bl	80105f8 <fmaxf>
 80074e4:	ed87 0a06 	vstr	s0, [r7, #24]
    motor_speed4 = fmaxf(fminf(motor_speed4, 100.0f), -100.0f);
 80074e8:	eddf 0a25 	vldr	s1, [pc, #148]	@ 8007580 <Motor_Rightward+0x440>
 80074ec:	ed97 0a08 	vldr	s0, [r7, #32]
 80074f0:	f009 f89f 	bl	8010632 <fminf>
 80074f4:	eef0 7a40 	vmov.f32	s15, s0
 80074f8:	eddf 0a22 	vldr	s1, [pc, #136]	@ 8007584 <Motor_Rightward+0x444>
 80074fc:	eeb0 0a67 	vmov.f32	s0, s15
 8007500:	f009 f87a 	bl	80105f8 <fmaxf>
 8007504:	ed87 0a08 	vstr	s0, [r7, #32]

    // 
    Motor_SetSpeed(id1, motor_speed1);
 8007508:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800750c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007510:	ee17 3a90 	vmov	r3, s15
 8007514:	b21a      	sxth	r2, r3
 8007516:	79fb      	ldrb	r3, [r7, #7]
 8007518:	4611      	mov	r1, r2
 800751a:	4618      	mov	r0, r3
 800751c:	f7ff fcc4 	bl	8006ea8 <Motor_SetSpeed>
    Motor_SetSpeed(id2, motor_speed2);
 8007520:	edd7 7a07 	vldr	s15, [r7, #28]
 8007524:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007528:	ee17 3a90 	vmov	r3, s15
 800752c:	b21a      	sxth	r2, r3
 800752e:	79bb      	ldrb	r3, [r7, #6]
 8007530:	4611      	mov	r1, r2
 8007532:	4618      	mov	r0, r3
 8007534:	f7ff fcb8 	bl	8006ea8 <Motor_SetSpeed>
    Motor_SetSpeed(id3, motor_speed3);
 8007538:	edd7 7a06 	vldr	s15, [r7, #24]
 800753c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007540:	ee17 3a90 	vmov	r3, s15
 8007544:	b21a      	sxth	r2, r3
 8007546:	797b      	ldrb	r3, [r7, #5]
 8007548:	4611      	mov	r1, r2
 800754a:	4618      	mov	r0, r3
 800754c:	f7ff fcac 	bl	8006ea8 <Motor_SetSpeed>
    Motor_SetSpeed(id4, motor_speed4);
 8007550:	edd7 7a08 	vldr	s15, [r7, #32]
 8007554:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007558:	ee17 3a90 	vmov	r3, s15
 800755c:	b21a      	sxth	r2, r3
 800755e:	793b      	ldrb	r3, [r7, #4]
 8007560:	4611      	mov	r1, r2
 8007562:	4618      	mov	r0, r3
 8007564:	f7ff fca0 	bl	8006ea8 <Motor_SetSpeed>
}
 8007568:	377c      	adds	r7, #124	@ 0x7c
 800756a:	46bd      	mov	sp, r7
 800756c:	bd90      	pop	{r4, r7, pc}
 800756e:	bf00      	nop
 8007570:	20000074 	.word	0x20000074
 8007574:	2000008c 	.word	0x2000008c
 8007578:	200000a4 	.word	0x200000a4
 800757c:	200000bc 	.word	0x200000bc
 8007580:	42c80000 	.word	0x42c80000
 8007584:	c2c80000 	.word	0xc2c80000

08007588 <Motor_Straight>:

void Motor_Straight(Motor_ID id1, Motor_ID id2, Motor_ID id3, Motor_ID id4, int16_t speed, float* yaw, float* target_yaw) {
 8007588:	b590      	push	{r4, r7, lr}
 800758a:	b09f      	sub	sp, #124	@ 0x7c
 800758c:	af00      	add	r7, sp, #0
 800758e:	4604      	mov	r4, r0
 8007590:	4608      	mov	r0, r1
 8007592:	4611      	mov	r1, r2
 8007594:	461a      	mov	r2, r3
 8007596:	4623      	mov	r3, r4
 8007598:	71fb      	strb	r3, [r7, #7]
 800759a:	4603      	mov	r3, r0
 800759c:	71bb      	strb	r3, [r7, #6]
 800759e:	460b      	mov	r3, r1
 80075a0:	717b      	strb	r3, [r7, #5]
 80075a2:	4613      	mov	r3, r2
 80075a4:	713b      	strb	r3, [r7, #4]
    //  HAL_GetTick 
    static uint32_t prev_tick = 0;
    uint32_t current_tick = HAL_GetTick();
 80075a6:	f002 f833 	bl	8009610 <HAL_GetTick>
 80075aa:	66b8      	str	r0, [r7, #104]	@ 0x68
    float dt = (current_tick - prev_tick) / 1000.0f;  // 
 80075ac:	4b87      	ldr	r3, [pc, #540]	@ (80077cc <Motor_Straight+0x244>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80075b2:	1ad3      	subs	r3, r2, r3
 80075b4:	ee07 3a90 	vmov	s15, r3
 80075b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80075bc:	eddf 6a84 	vldr	s13, [pc, #528]	@ 80077d0 <Motor_Straight+0x248>
 80075c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80075c4:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    prev_tick = current_tick;
 80075c8:	4a80      	ldr	r2, [pc, #512]	@ (80077cc <Motor_Straight+0x244>)
 80075ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075cc:	6013      	str	r3, [r2, #0]
        
    // 
    if (dt <= 0.001f) {
 80075ce:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80075d2:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80077d4 <Motor_Straight+0x24c>
 80075d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80075da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075de:	d801      	bhi.n	80075e4 <Motor_Straight+0x5c>
        dt = 0.001f;  // 1ms
 80075e0:	4b7d      	ldr	r3, [pc, #500]	@ (80077d8 <Motor_Straight+0x250>)
 80075e2:	677b      	str	r3, [r7, #116]	@ 0x74

    // 
    static int32_t prev_enc1 = 0, prev_enc2 = 0, prev_enc3 = 0, prev_enc4 = 0;

    // 
    int32_t enc1 = Motor_GetEncoder(id1);
 80075e4:	79fb      	ldrb	r3, [r7, #7]
 80075e6:	4618      	mov	r0, r3
 80075e8:	f7ff fd3c 	bl	8007064 <Motor_GetEncoder>
 80075ec:	6678      	str	r0, [r7, #100]	@ 0x64
    int32_t enc2 = -Motor_GetEncoder(id2);
 80075ee:	79bb      	ldrb	r3, [r7, #6]
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7ff fd37 	bl	8007064 <Motor_GetEncoder>
 80075f6:	4603      	mov	r3, r0
 80075f8:	425b      	negs	r3, r3
 80075fa:	663b      	str	r3, [r7, #96]	@ 0x60
    int32_t enc3 = Motor_GetEncoder(id3);
 80075fc:	797b      	ldrb	r3, [r7, #5]
 80075fe:	4618      	mov	r0, r3
 8007600:	f7ff fd30 	bl	8007064 <Motor_GetEncoder>
 8007604:	65f8      	str	r0, [r7, #92]	@ 0x5c
    int32_t enc4 = -Motor_GetEncoder(id4);
 8007606:	793b      	ldrb	r3, [r7, #4]
 8007608:	4618      	mov	r0, r3
 800760a:	f7ff fd2b 	bl	8007064 <Motor_GetEncoder>
 800760e:	4603      	mov	r3, r0
 8007610:	425b      	negs	r3, r3
 8007612:	65bb      	str	r3, [r7, #88]	@ 0x58

    // 
    float speed1 = (enc1 - prev_enc1) / dt;
 8007614:	4b71      	ldr	r3, [pc, #452]	@ (80077dc <Motor_Straight+0x254>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800761a:	1ad3      	subs	r3, r2, r3
 800761c:	ee07 3a90 	vmov	s15, r3
 8007620:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007624:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8007628:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800762c:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float speed2 = (enc2 - prev_enc2) / dt;
 8007630:	4b6b      	ldr	r3, [pc, #428]	@ (80077e0 <Motor_Straight+0x258>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007636:	1ad3      	subs	r3, r2, r3
 8007638:	ee07 3a90 	vmov	s15, r3
 800763c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007640:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8007644:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007648:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float speed3 = (enc3 - prev_enc3) / dt;
 800764c:	4b65      	ldr	r3, [pc, #404]	@ (80077e4 <Motor_Straight+0x25c>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007652:	1ad3      	subs	r3, r2, r3
 8007654:	ee07 3a90 	vmov	s15, r3
 8007658:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800765c:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8007660:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007664:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float speed4 = (enc4 - prev_enc4) / dt;
 8007668:	4b5f      	ldr	r3, [pc, #380]	@ (80077e8 <Motor_Straight+0x260>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800766e:	1ad3      	subs	r3, r2, r3
 8007670:	ee07 3a90 	vmov	s15, r3
 8007674:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007678:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 800767c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007680:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    // OLED_ShowNum(2,2,(int16_t)fabsf(speed3),4);  // 
    // OLED_ShowChar(2,9,speed4 >= 0 ? '+' : '-');  // 
    // OLED_ShowNum(2,10,(int16_t)fabsf(speed4),4);  // 

    // 
    prev_enc1 = enc1;
 8007684:	4a55      	ldr	r2, [pc, #340]	@ (80077dc <Motor_Straight+0x254>)
 8007686:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007688:	6013      	str	r3, [r2, #0]
    prev_enc2 = enc2;
 800768a:	4a55      	ldr	r2, [pc, #340]	@ (80077e0 <Motor_Straight+0x258>)
 800768c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800768e:	6013      	str	r3, [r2, #0]
    prev_enc3 = enc3;
 8007690:	4a54      	ldr	r2, [pc, #336]	@ (80077e4 <Motor_Straight+0x25c>)
 8007692:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007694:	6013      	str	r3, [r2, #0]
    prev_enc4 = enc4;
 8007696:	4a54      	ldr	r2, [pc, #336]	@ (80077e8 <Motor_Straight+0x260>)
 8007698:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800769a:	6013      	str	r3, [r2, #0]

    // 
    float pitch, roll, current_yaw;
    if (MPU6050_DMP_Get_Data(&pitch, &roll, &current_yaw) != 0) {
 800769c:	f107 020c 	add.w	r2, r7, #12
 80076a0:	f107 0110 	add.w	r1, r7, #16
 80076a4:	f107 0314 	add.w	r3, r7, #20
 80076a8:	4618      	mov	r0, r3
 80076aa:	f7fd f8d5 	bl	8004858 <MPU6050_DMP_Get_Data>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d014      	beq.n	80076de <Motor_Straight+0x156>
        Motor_SetSpeed(id1, 0);
 80076b4:	79fb      	ldrb	r3, [r7, #7]
 80076b6:	2100      	movs	r1, #0
 80076b8:	4618      	mov	r0, r3
 80076ba:	f7ff fbf5 	bl	8006ea8 <Motor_SetSpeed>
        Motor_SetSpeed(id2, 0);
 80076be:	79bb      	ldrb	r3, [r7, #6]
 80076c0:	2100      	movs	r1, #0
 80076c2:	4618      	mov	r0, r3
 80076c4:	f7ff fbf0 	bl	8006ea8 <Motor_SetSpeed>
        Motor_SetSpeed(id3, 0);
 80076c8:	797b      	ldrb	r3, [r7, #5]
 80076ca:	2100      	movs	r1, #0
 80076cc:	4618      	mov	r0, r3
 80076ce:	f7ff fbeb 	bl	8006ea8 <Motor_SetSpeed>
        Motor_SetSpeed(id4, 0);
 80076d2:	793b      	ldrb	r3, [r7, #4]
 80076d4:	2100      	movs	r1, #0
 80076d6:	4618      	mov	r0, r3
 80076d8:	f7ff fbe6 	bl	8006ea8 <Motor_SetSpeed>
 80076dc:	e168      	b.n	80079b0 <Motor_Straight+0x428>
        return;
    }
    *yaw = current_yaw;
 80076de:	68fa      	ldr	r2, [r7, #12]
 80076e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80076e4:	601a      	str	r2, [r3, #0]

    // 
    float yaw_error = *target_yaw - *yaw;
 80076e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80076ea:	ed93 7a00 	vldr	s14, [r3]
 80076ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80076f2:	edd3 7a00 	vldr	s15, [r3]
 80076f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80076fa:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    if (yaw_error > 180) yaw_error -= 360;
 80076fe:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8007702:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80077ec <Motor_Straight+0x264>
 8007706:	eef4 7ac7 	vcmpe.f32	s15, s14
 800770a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800770e:	dd08      	ble.n	8007722 <Motor_Straight+0x19a>
 8007710:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8007714:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80077f0 <Motor_Straight+0x268>
 8007718:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800771c:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
 8007720:	e010      	b.n	8007744 <Motor_Straight+0x1bc>
    else if (yaw_error < -180) yaw_error += 360;
 8007722:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8007726:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80077f4 <Motor_Straight+0x26c>
 800772a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800772e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007732:	d507      	bpl.n	8007744 <Motor_Straight+0x1bc>
 8007734:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8007738:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80077f0 <Motor_Straight+0x268>
 800773c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007740:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

    // 
    float left_speed_error = speed1 - speed3;  // 
 8007744:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8007748:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800774c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007750:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float right_speed_error = speed2 - speed4;  // 
 8007754:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8007758:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800775c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007760:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float position_speed_error = (left_speed_error + right_speed_error) / 2;  // 
 8007764:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8007768:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800776c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007770:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8007774:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007778:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    //  - 
    float base_speed = speed;
 800777c:	f9b7 3088 	ldrsh.w	r3, [r7, #136]	@ 0x88
 8007780:	ee07 3a90 	vmov	s15, r3
 8007784:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007788:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    
    // PID
    float max_pid_output = base_speed * 0.3f;
 800778c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8007790:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80077f8 <Motor_Straight+0x270>
 8007794:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007798:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    
    // PID
    float yaw_pid_output = 0.0f;
 800779c:	f04f 0300 	mov.w	r3, #0
 80077a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (fabs(yaw_error) > 1.0f) {
 80077a2:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80077a6:	eef0 7ae7 	vabs.f32	s15, s15
 80077aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80077b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077b6:	dd23      	ble.n	8007800 <Motor_Straight+0x278>
        yaw_pid_output = PID_Calculate(&pid_yaw, yaw_error, dt);
 80077b8:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 80077bc:	ed97 0a1c 	vldr	s0, [r7, #112]	@ 0x70
 80077c0:	480e      	ldr	r0, [pc, #56]	@ (80077fc <Motor_Straight+0x274>)
 80077c2:	f000 f905 	bl	80079d0 <PID_Calculate>
 80077c6:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
 80077ca:	e01c      	b.n	8007806 <Motor_Straight+0x27e>
 80077cc:	20000528 	.word	0x20000528
 80077d0:	447a0000 	.word	0x447a0000
 80077d4:	3a83126f 	.word	0x3a83126f
 80077d8:	3a83126f 	.word	0x3a83126f
 80077dc:	2000052c 	.word	0x2000052c
 80077e0:	20000530 	.word	0x20000530
 80077e4:	20000534 	.word	0x20000534
 80077e8:	20000538 	.word	0x20000538
 80077ec:	43340000 	.word	0x43340000
 80077f0:	43b40000 	.word	0x43b40000
 80077f4:	c3340000 	.word	0xc3340000
 80077f8:	3e99999a 	.word	0x3e99999a
 80077fc:	20000074 	.word	0x20000074
        // yaw_pid_output = fmaxf(fminf(yaw_pid_output, max_pid_output*1), -max_pid_output*1);
    } else {
        // 1PID
        PID_Reset(&pid_yaw);
 8007800:	486d      	ldr	r0, [pc, #436]	@ (80079b8 <Motor_Straight+0x430>)
 8007802:	f000 f961 	bl	8007ac8 <PID_Reset>
    }
    
    // PID
    float left_pid_output = PID_Calculate(&pid_front, left_speed_error, dt);
 8007806:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 800780a:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 800780e:	486b      	ldr	r0, [pc, #428]	@ (80079bc <Motor_Straight+0x434>)
 8007810:	f000 f8de 	bl	80079d0 <PID_Calculate>
 8007814:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    float right_pid_output = PID_Calculate(&pid_rear, right_speed_error, dt);
 8007818:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 800781c:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 8007820:	4867      	ldr	r0, [pc, #412]	@ (80079c0 <Motor_Straight+0x438>)
 8007822:	f000 f8d5 	bl	80079d0 <PID_Calculate>
 8007826:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
    float position_pid_output = PID_Calculate(&pid_position, position_speed_error + yaw_pid_output, dt);
 800782a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800782e:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8007832:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007836:	edd7 0a1d 	vldr	s1, [r7, #116]	@ 0x74
 800783a:	eeb0 0a67 	vmov.f32	s0, s15
 800783e:	4861      	ldr	r0, [pc, #388]	@ (80079c4 <Motor_Straight+0x43c>)
 8007840:	f000 f8c6 	bl	80079d0 <PID_Calculate>
 8007844:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    // left_pid_output = fmaxf(fminf(left_pid_output, max_pid_output*1), -max_pid_output*1);
    // right_pid_output = fmaxf(fminf(right_pid_output, max_pid_output*1), -max_pid_output*1);
    // position_pid_output = fmaxf(fminf(position_pid_output, max_pid_output*1), -max_pid_output*1);
    
    //  - 
    float motor_speed1 = -(base_speed - left_pid_output - position_pid_output - yaw_pid_output);  // 
 8007848:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800784c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8007850:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007854:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8007858:	ee37 7a67 	vsub.f32	s14, s14, s15
 800785c:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8007860:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007864:	eef1 7a67 	vneg.f32	s15, s15
 8007868:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float motor_speed3 = (base_speed + left_pid_output - position_pid_output - yaw_pid_output);   // 
 800786c:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007870:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8007874:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007878:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800787c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007880:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8007884:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007888:	edc7 7a08 	vstr	s15, [r7, #32]
    
    //  - 
    float motor_speed2 = (base_speed - right_pid_output + position_pid_output + yaw_pid_output);  // 
 800788c:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007890:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8007894:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007898:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800789c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078a0:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80078a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078a8:	edc7 7a07 	vstr	s15, [r7, #28]
    float motor_speed4 = -(base_speed + right_pid_output + position_pid_output + yaw_pid_output); // 
 80078ac:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80078b0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80078b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80078b8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80078bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80078c0:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80078c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078c8:	eef1 7a67 	vneg.f32	s15, s15
 80078cc:	edc7 7a06 	vstr	s15, [r7, #24]

    // 
    motor_speed1 = fmaxf(fminf(motor_speed1, 100.0f), -100.0f);
 80078d0:	eddf 0a3d 	vldr	s1, [pc, #244]	@ 80079c8 <Motor_Straight+0x440>
 80078d4:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80078d8:	f008 feab 	bl	8010632 <fminf>
 80078dc:	eef0 7a40 	vmov.f32	s15, s0
 80078e0:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 80079cc <Motor_Straight+0x444>
 80078e4:	eeb0 0a67 	vmov.f32	s0, s15
 80078e8:	f008 fe86 	bl	80105f8 <fmaxf>
 80078ec:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    motor_speed2 = fmaxf(fminf(motor_speed2, 100.0f), -100.0f);
 80078f0:	eddf 0a35 	vldr	s1, [pc, #212]	@ 80079c8 <Motor_Straight+0x440>
 80078f4:	ed97 0a07 	vldr	s0, [r7, #28]
 80078f8:	f008 fe9b 	bl	8010632 <fminf>
 80078fc:	eef0 7a40 	vmov.f32	s15, s0
 8007900:	eddf 0a32 	vldr	s1, [pc, #200]	@ 80079cc <Motor_Straight+0x444>
 8007904:	eeb0 0a67 	vmov.f32	s0, s15
 8007908:	f008 fe76 	bl	80105f8 <fmaxf>
 800790c:	ed87 0a07 	vstr	s0, [r7, #28]
    motor_speed3 = fmaxf(fminf(motor_speed3, 100.0f), -100.0f);
 8007910:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 80079c8 <Motor_Straight+0x440>
 8007914:	ed97 0a08 	vldr	s0, [r7, #32]
 8007918:	f008 fe8b 	bl	8010632 <fminf>
 800791c:	eef0 7a40 	vmov.f32	s15, s0
 8007920:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 80079cc <Motor_Straight+0x444>
 8007924:	eeb0 0a67 	vmov.f32	s0, s15
 8007928:	f008 fe66 	bl	80105f8 <fmaxf>
 800792c:	ed87 0a08 	vstr	s0, [r7, #32]
    motor_speed4 = fmaxf(fminf(motor_speed4, 100.0f), -100.0f);
 8007930:	eddf 0a25 	vldr	s1, [pc, #148]	@ 80079c8 <Motor_Straight+0x440>
 8007934:	ed97 0a06 	vldr	s0, [r7, #24]
 8007938:	f008 fe7b 	bl	8010632 <fminf>
 800793c:	eef0 7a40 	vmov.f32	s15, s0
 8007940:	eddf 0a22 	vldr	s1, [pc, #136]	@ 80079cc <Motor_Straight+0x444>
 8007944:	eeb0 0a67 	vmov.f32	s0, s15
 8007948:	f008 fe56 	bl	80105f8 <fmaxf>
 800794c:	ed87 0a06 	vstr	s0, [r7, #24]

    // 
    Motor_SetSpeed(id1, motor_speed1);
 8007950:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8007954:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007958:	ee17 3a90 	vmov	r3, s15
 800795c:	b21a      	sxth	r2, r3
 800795e:	79fb      	ldrb	r3, [r7, #7]
 8007960:	4611      	mov	r1, r2
 8007962:	4618      	mov	r0, r3
 8007964:	f7ff faa0 	bl	8006ea8 <Motor_SetSpeed>
    Motor_SetSpeed(id2, motor_speed2);
 8007968:	edd7 7a07 	vldr	s15, [r7, #28]
 800796c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007970:	ee17 3a90 	vmov	r3, s15
 8007974:	b21a      	sxth	r2, r3
 8007976:	79bb      	ldrb	r3, [r7, #6]
 8007978:	4611      	mov	r1, r2
 800797a:	4618      	mov	r0, r3
 800797c:	f7ff fa94 	bl	8006ea8 <Motor_SetSpeed>
    Motor_SetSpeed(id3, motor_speed3);
 8007980:	edd7 7a08 	vldr	s15, [r7, #32]
 8007984:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007988:	ee17 3a90 	vmov	r3, s15
 800798c:	b21a      	sxth	r2, r3
 800798e:	797b      	ldrb	r3, [r7, #5]
 8007990:	4611      	mov	r1, r2
 8007992:	4618      	mov	r0, r3
 8007994:	f7ff fa88 	bl	8006ea8 <Motor_SetSpeed>
    Motor_SetSpeed(id4, motor_speed4);
 8007998:	edd7 7a06 	vldr	s15, [r7, #24]
 800799c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80079a0:	ee17 3a90 	vmov	r3, s15
 80079a4:	b21a      	sxth	r2, r3
 80079a6:	793b      	ldrb	r3, [r7, #4]
 80079a8:	4611      	mov	r1, r2
 80079aa:	4618      	mov	r0, r3
 80079ac:	f7ff fa7c 	bl	8006ea8 <Motor_SetSpeed>
}
 80079b0:	377c      	adds	r7, #124	@ 0x7c
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd90      	pop	{r4, r7, pc}
 80079b6:	bf00      	nop
 80079b8:	20000074 	.word	0x20000074
 80079bc:	2000008c 	.word	0x2000008c
 80079c0:	200000a4 	.word	0x200000a4
 80079c4:	200000bc 	.word	0x200000bc
 80079c8:	42c80000 	.word	0x42c80000
 80079cc:	c2c80000 	.word	0xc2c80000

080079d0 <PID_Calculate>:
    .prev_error = 0.0f,
    .max_integral = 50.0f
};

/* Exported functions --------------------------------------------------------*/
float PID_Calculate(PIDController* pid, float error, float dt) {
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b088      	sub	sp, #32
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80079dc:	edc7 0a01 	vstr	s1, [r7, #4]
    // 
    if (dt <= 0.001f) {
 80079e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80079e4:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8007ac0 <PID_Calculate+0xf0>
 80079e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80079ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079f0:	d801      	bhi.n	80079f6 <PID_Calculate+0x26>
        dt = 0.001f;  // 1ms
 80079f2:	4b34      	ldr	r3, [pc, #208]	@ (8007ac4 <PID_Calculate+0xf4>)
 80079f4:	607b      	str	r3, [r7, #4]
    }

    float proportional = pid->Kp * error;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	edd3 7a00 	vldr	s15, [r3]
 80079fc:	ed97 7a02 	vldr	s14, [r7, #8]
 8007a00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a04:	edc7 7a07 	vstr	s15, [r7, #28]

    pid->integral += error * dt;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	ed93 7a03 	vldr	s14, [r3, #12]
 8007a0e:	edd7 6a02 	vldr	s13, [r7, #8]
 8007a12:	edd7 7a01 	vldr	s15, [r7, #4]
 8007a16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007a1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	edc3 7a03 	vstr	s15, [r3, #12]
    pid->integral = fmaxf(fminf(pid->integral, pid->max_integral), -pid->max_integral);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	edd3 7a03 	vldr	s15, [r3, #12]
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	ed93 7a05 	vldr	s14, [r3, #20]
 8007a30:	eef0 0a47 	vmov.f32	s1, s14
 8007a34:	eeb0 0a67 	vmov.f32	s0, s15
 8007a38:	f008 fdfb 	bl	8010632 <fminf>
 8007a3c:	eeb0 7a40 	vmov.f32	s14, s0
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	edd3 7a05 	vldr	s15, [r3, #20]
 8007a46:	eef1 7a67 	vneg.f32	s15, s15
 8007a4a:	eef0 0a67 	vmov.f32	s1, s15
 8007a4e:	eeb0 0a47 	vmov.f32	s0, s14
 8007a52:	f008 fdd1 	bl	80105f8 <fmaxf>
 8007a56:	eef0 7a40 	vmov.f32	s15, s0
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	edc3 7a03 	vstr	s15, [r3, #12]

    float derivative = pid->Kd * (error - pid->prev_error) / dt;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	ed93 7a02 	vldr	s14, [r3, #8]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	edd3 7a04 	vldr	s15, [r3, #16]
 8007a6c:	edd7 6a02 	vldr	s13, [r7, #8]
 8007a70:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007a74:	ee67 6a27 	vmul.f32	s13, s14, s15
 8007a78:	ed97 7a01 	vldr	s14, [r7, #4]
 8007a7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a80:	edc7 7a06 	vstr	s15, [r7, #24]

    float output = proportional + (pid->Ki * pid->integral) + derivative;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	ed93 7a01 	vldr	s14, [r3, #4]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	edd3 7a03 	vldr	s15, [r3, #12]
 8007a90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007a94:	edd7 7a07 	vldr	s15, [r7, #28]
 8007a98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007a9c:	ed97 7a06 	vldr	s14, [r7, #24]
 8007aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007aa4:	edc7 7a05 	vstr	s15, [r7, #20]

    pid->prev_error = error;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	68ba      	ldr	r2, [r7, #8]
 8007aac:	611a      	str	r2, [r3, #16]

    return output;
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	ee07 3a90 	vmov	s15, r3
}
 8007ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8007ab8:	3720      	adds	r7, #32
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}
 8007abe:	bf00      	nop
 8007ac0:	3a83126f 	.word	0x3a83126f
 8007ac4:	3a83126f 	.word	0x3a83126f

08007ac8 <PID_Reset>:

void PID_Reset(PIDController* pid) {
 8007ac8:	b480      	push	{r7}
 8007aca:	b083      	sub	sp, #12
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
    pid->integral = 0.0f;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f04f 0200 	mov.w	r2, #0
 8007ad6:	60da      	str	r2, [r3, #12]
    pid->prev_error = 0.0f;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f04f 0200 	mov.w	r2, #0
 8007ade:	611a      	str	r2, [r3, #16]
 8007ae0:	bf00      	nop
 8007ae2:	370c      	adds	r7, #12
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr

08007aec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b083      	sub	sp, #12
 8007af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007af2:	2300      	movs	r3, #0
 8007af4:	607b      	str	r3, [r7, #4]
 8007af6:	4b10      	ldr	r3, [pc, #64]	@ (8007b38 <HAL_MspInit+0x4c>)
 8007af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007afa:	4a0f      	ldr	r2, [pc, #60]	@ (8007b38 <HAL_MspInit+0x4c>)
 8007afc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007b00:	6453      	str	r3, [r2, #68]	@ 0x44
 8007b02:	4b0d      	ldr	r3, [pc, #52]	@ (8007b38 <HAL_MspInit+0x4c>)
 8007b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b0a:	607b      	str	r3, [r7, #4]
 8007b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007b0e:	2300      	movs	r3, #0
 8007b10:	603b      	str	r3, [r7, #0]
 8007b12:	4b09      	ldr	r3, [pc, #36]	@ (8007b38 <HAL_MspInit+0x4c>)
 8007b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b16:	4a08      	ldr	r2, [pc, #32]	@ (8007b38 <HAL_MspInit+0x4c>)
 8007b18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b1e:	4b06      	ldr	r3, [pc, #24]	@ (8007b38 <HAL_MspInit+0x4c>)
 8007b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b26:	603b      	str	r3, [r7, #0]
 8007b28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007b2a:	bf00      	nop
 8007b2c:	370c      	adds	r7, #12
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr
 8007b36:	bf00      	nop
 8007b38:	40023800 	.word	0x40023800

08007b3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007b40:	bf00      	nop
 8007b42:	e7fd      	b.n	8007b40 <NMI_Handler+0x4>

08007b44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007b44:	b480      	push	{r7}
 8007b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007b48:	bf00      	nop
 8007b4a:	e7fd      	b.n	8007b48 <HardFault_Handler+0x4>

08007b4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007b50:	bf00      	nop
 8007b52:	e7fd      	b.n	8007b50 <MemManage_Handler+0x4>

08007b54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007b54:	b480      	push	{r7}
 8007b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007b58:	bf00      	nop
 8007b5a:	e7fd      	b.n	8007b58 <BusFault_Handler+0x4>

08007b5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007b60:	bf00      	nop
 8007b62:	e7fd      	b.n	8007b60 <UsageFault_Handler+0x4>

08007b64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007b64:	b480      	push	{r7}
 8007b66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007b68:	bf00      	nop
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr

08007b72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007b72:	b480      	push	{r7}
 8007b74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007b76:	bf00      	nop
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr

08007b80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007b80:	b480      	push	{r7}
 8007b82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007b84:	bf00      	nop
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr

08007b8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007b8e:	b580      	push	{r7, lr}
 8007b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007b92:	f001 fd29 	bl	80095e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007b96:	bf00      	nop
 8007b98:	bd80      	pop	{r7, pc}
	...

08007b9c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007ba0:	4802      	ldr	r0, [pc, #8]	@ (8007bac <USART1_IRQHandler+0x10>)
 8007ba2:	f005 f86d 	bl	800cc80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8007ba6:	bf00      	nop
 8007ba8:	bd80      	pop	{r7, pc}
 8007baa:	bf00      	nop
 8007bac:	20000910 	.word	0x20000910

08007bb0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007bb4:	4802      	ldr	r0, [pc, #8]	@ (8007bc0 <USART2_IRQHandler+0x10>)
 8007bb6:	f005 f863 	bl	800cc80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007bba:	bf00      	nop
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	20000958 	.word	0x20000958

08007bc4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007bc8:	4802      	ldr	r0, [pc, #8]	@ (8007bd4 <USART3_IRQHandler+0x10>)
 8007bca:	f005 f859 	bl	800cc80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8007bce:	bf00      	nop
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	200009a0 	.word	0x200009a0

08007bd8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Echo_4_Pin);
 8007bdc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8007be0:	f002 f8b8 	bl	8009d54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Echo_3_Pin);
 8007be4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007be8:	f002 f8b4 	bl	8009d54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Echo_2_Pin);
 8007bec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8007bf0:	f002 f8b0 	bl	8009d54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007bf4:	bf00      	nop
 8007bf6:	bd80      	pop	{r7, pc}

08007bf8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8007bfc:	4802      	ldr	r0, [pc, #8]	@ (8007c08 <UART4_IRQHandler+0x10>)
 8007bfe:	f005 f83f 	bl	800cc80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8007c02:	bf00      	nop
 8007c04:	bd80      	pop	{r7, pc}
 8007c06:	bf00      	nop
 8007c08:	20000880 	.word	0x20000880

08007c0c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8007c10:	4802      	ldr	r0, [pc, #8]	@ (8007c1c <UART5_IRQHandler+0x10>)
 8007c12:	f005 f835 	bl	800cc80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8007c16:	bf00      	nop
 8007c18:	bd80      	pop	{r7, pc}
 8007c1a:	bf00      	nop
 8007c1c:	200008c8 	.word	0x200008c8

08007c20 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8007c24:	4802      	ldr	r0, [pc, #8]	@ (8007c30 <USART6_IRQHandler+0x10>)
 8007c26:	f005 f82b 	bl	800cc80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8007c2a:	bf00      	nop
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	200009e8 	.word	0x200009e8

08007c34 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007c34:	b480      	push	{r7}
 8007c36:	af00      	add	r7, sp, #0
  return 1;
 8007c38:	2301      	movs	r3, #1
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <_kill>:

int _kill(int pid, int sig)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b082      	sub	sp, #8
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007c4e:	f006 fe4d 	bl	800e8ec <__errno>
 8007c52:	4603      	mov	r3, r0
 8007c54:	2216      	movs	r2, #22
 8007c56:	601a      	str	r2, [r3, #0]
  return -1;
 8007c58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3708      	adds	r7, #8
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <_exit>:

void _exit (int status)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f7ff ffe7 	bl	8007c44 <_kill>
  while (1) {}    /* Make sure we hang here */
 8007c76:	bf00      	nop
 8007c78:	e7fd      	b.n	8007c76 <_exit+0x12>

08007c7a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007c7a:	b580      	push	{r7, lr}
 8007c7c:	b086      	sub	sp, #24
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	60f8      	str	r0, [r7, #12]
 8007c82:	60b9      	str	r1, [r7, #8]
 8007c84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007c86:	2300      	movs	r3, #0
 8007c88:	617b      	str	r3, [r7, #20]
 8007c8a:	e00a      	b.n	8007ca2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007c8c:	f3af 8000 	nop.w
 8007c90:	4601      	mov	r1, r0
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	1c5a      	adds	r2, r3, #1
 8007c96:	60ba      	str	r2, [r7, #8]
 8007c98:	b2ca      	uxtb	r2, r1
 8007c9a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	617b      	str	r3, [r7, #20]
 8007ca2:	697a      	ldr	r2, [r7, #20]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	dbf0      	blt.n	8007c8c <_read+0x12>
  }

  return len;
 8007caa:	687b      	ldr	r3, [r7, #4]
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3718      	adds	r7, #24
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b086      	sub	sp, #24
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	617b      	str	r3, [r7, #20]
 8007cc4:	e009      	b.n	8007cda <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	1c5a      	adds	r2, r3, #1
 8007cca:	60ba      	str	r2, [r7, #8]
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	617b      	str	r3, [r7, #20]
 8007cda:	697a      	ldr	r2, [r7, #20]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	dbf1      	blt.n	8007cc6 <_write+0x12>
  }
  return len;
 8007ce2:	687b      	ldr	r3, [r7, #4]
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3718      	adds	r7, #24
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <_close>:

int _close(int file)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b083      	sub	sp, #12
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007cf4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b083      	sub	sp, #12
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007d14:	605a      	str	r2, [r3, #4]
  return 0;
 8007d16:	2300      	movs	r3, #0
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <_isatty>:

int _isatty(int file)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b083      	sub	sp, #12
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007d2c:	2301      	movs	r3, #1
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	370c      	adds	r7, #12
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr

08007d3a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007d3a:	b480      	push	{r7}
 8007d3c:	b085      	sub	sp, #20
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	60f8      	str	r0, [r7, #12]
 8007d42:	60b9      	str	r1, [r7, #8]
 8007d44:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007d46:	2300      	movs	r3, #0
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3714      	adds	r7, #20
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr

08007d54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b086      	sub	sp, #24
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007d5c:	4a14      	ldr	r2, [pc, #80]	@ (8007db0 <_sbrk+0x5c>)
 8007d5e:	4b15      	ldr	r3, [pc, #84]	@ (8007db4 <_sbrk+0x60>)
 8007d60:	1ad3      	subs	r3, r2, r3
 8007d62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007d68:	4b13      	ldr	r3, [pc, #76]	@ (8007db8 <_sbrk+0x64>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d102      	bne.n	8007d76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007d70:	4b11      	ldr	r3, [pc, #68]	@ (8007db8 <_sbrk+0x64>)
 8007d72:	4a12      	ldr	r2, [pc, #72]	@ (8007dbc <_sbrk+0x68>)
 8007d74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007d76:	4b10      	ldr	r3, [pc, #64]	@ (8007db8 <_sbrk+0x64>)
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	4413      	add	r3, r2
 8007d7e:	693a      	ldr	r2, [r7, #16]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d207      	bcs.n	8007d94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007d84:	f006 fdb2 	bl	800e8ec <__errno>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	220c      	movs	r2, #12
 8007d8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8007d92:	e009      	b.n	8007da8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007d94:	4b08      	ldr	r3, [pc, #32]	@ (8007db8 <_sbrk+0x64>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007d9a:	4b07      	ldr	r3, [pc, #28]	@ (8007db8 <_sbrk+0x64>)
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4413      	add	r3, r2
 8007da2:	4a05      	ldr	r2, [pc, #20]	@ (8007db8 <_sbrk+0x64>)
 8007da4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007da6:	68fb      	ldr	r3, [r7, #12]
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3718      	adds	r7, #24
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}
 8007db0:	20020000 	.word	0x20020000
 8007db4:	00000400 	.word	0x00000400
 8007db8:	2000053c 	.word	0x2000053c
 8007dbc:	20000b80 	.word	0x20000b80

08007dc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007dc4:	4b06      	ldr	r3, [pc, #24]	@ (8007de0 <SystemInit+0x20>)
 8007dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dca:	4a05      	ldr	r2, [pc, #20]	@ (8007de0 <SystemInit+0x20>)
 8007dcc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007dd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007dd4:	bf00      	nop
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop
 8007de0:	e000ed00 	.word	0xe000ed00

08007de4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim10;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b08c      	sub	sp, #48	@ 0x30
 8007de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007dea:	f107 030c 	add.w	r3, r7, #12
 8007dee:	2224      	movs	r2, #36	@ 0x24
 8007df0:	2100      	movs	r1, #0
 8007df2:	4618      	mov	r0, r3
 8007df4:	f006 fd28 	bl	800e848 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007df8:	1d3b      	adds	r3, r7, #4
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	601a      	str	r2, [r3, #0]
 8007dfe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007e00:	4b22      	ldr	r3, [pc, #136]	@ (8007e8c <MX_TIM1_Init+0xa8>)
 8007e02:	4a23      	ldr	r2, [pc, #140]	@ (8007e90 <MX_TIM1_Init+0xac>)
 8007e04:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8007e06:	4b21      	ldr	r3, [pc, #132]	@ (8007e8c <MX_TIM1_Init+0xa8>)
 8007e08:	2200      	movs	r2, #0
 8007e0a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007e0c:	4b1f      	ldr	r3, [pc, #124]	@ (8007e8c <MX_TIM1_Init+0xa8>)
 8007e0e:	2200      	movs	r2, #0
 8007e10:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8007e12:	4b1e      	ldr	r3, [pc, #120]	@ (8007e8c <MX_TIM1_Init+0xa8>)
 8007e14:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007e18:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8007e8c <MX_TIM1_Init+0xa8>)
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007e20:	4b1a      	ldr	r3, [pc, #104]	@ (8007e8c <MX_TIM1_Init+0xa8>)
 8007e22:	2200      	movs	r2, #0
 8007e24:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007e26:	4b19      	ldr	r3, [pc, #100]	@ (8007e8c <MX_TIM1_Init+0xa8>)
 8007e28:	2200      	movs	r2, #0
 8007e2a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007e30:	2300      	movs	r3, #0
 8007e32:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007e34:	2301      	movs	r3, #1
 8007e36:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8007e3c:	230f      	movs	r3, #15
 8007e3e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007e40:	2300      	movs	r3, #0
 8007e42:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007e44:	2301      	movs	r3, #1
 8007e46:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8007e4c:	230f      	movs	r3, #15
 8007e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8007e50:	f107 030c 	add.w	r3, r7, #12
 8007e54:	4619      	mov	r1, r3
 8007e56:	480d      	ldr	r0, [pc, #52]	@ (8007e8c <MX_TIM1_Init+0xa8>)
 8007e58:	f003 ff6a 	bl	800bd30 <HAL_TIM_Encoder_Init>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d001      	beq.n	8007e66 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8007e62:	f7fe ff9f 	bl	8006da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007e66:	2300      	movs	r3, #0
 8007e68:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007e6e:	1d3b      	adds	r3, r7, #4
 8007e70:	4619      	mov	r1, r3
 8007e72:	4806      	ldr	r0, [pc, #24]	@ (8007e8c <MX_TIM1_Init+0xa8>)
 8007e74:	f004 fd36 	bl	800c8e4 <HAL_TIMEx_MasterConfigSynchronization>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d001      	beq.n	8007e82 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8007e7e:	f7fe ff91 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8007e82:	bf00      	nop
 8007e84:	3730      	adds	r7, #48	@ 0x30
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop
 8007e8c:	20000540 	.word	0x20000540
 8007e90:	40010000 	.word	0x40010000

08007e94 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b08c      	sub	sp, #48	@ 0x30
 8007e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007e9a:	f107 030c 	add.w	r3, r7, #12
 8007e9e:	2224      	movs	r2, #36	@ 0x24
 8007ea0:	2100      	movs	r1, #0
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f006 fcd0 	bl	800e848 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007ea8:	1d3b      	adds	r3, r7, #4
 8007eaa:	2200      	movs	r2, #0
 8007eac:	601a      	str	r2, [r3, #0]
 8007eae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007eb0:	4b21      	ldr	r3, [pc, #132]	@ (8007f38 <MX_TIM2_Init+0xa4>)
 8007eb2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007eb6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8007eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8007f38 <MX_TIM2_Init+0xa4>)
 8007eba:	2200      	movs	r2, #0
 8007ebc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8007f38 <MX_TIM2_Init+0xa4>)
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8007ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8007f38 <MX_TIM2_Init+0xa4>)
 8007ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8007eca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8007f38 <MX_TIM2_Init+0xa4>)
 8007ece:	2200      	movs	r2, #0
 8007ed0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007ed2:	4b19      	ldr	r3, [pc, #100]	@ (8007f38 <MX_TIM2_Init+0xa4>)
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007edc:	2300      	movs	r3, #0
 8007ede:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8007ee8:	230f      	movs	r3, #15
 8007eea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007eec:	2300      	movs	r3, #0
 8007eee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8007ef8:	230f      	movs	r3, #15
 8007efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8007efc:	f107 030c 	add.w	r3, r7, #12
 8007f00:	4619      	mov	r1, r3
 8007f02:	480d      	ldr	r0, [pc, #52]	@ (8007f38 <MX_TIM2_Init+0xa4>)
 8007f04:	f003 ff14 	bl	800bd30 <HAL_TIM_Encoder_Init>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d001      	beq.n	8007f12 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8007f0e:	f7fe ff49 	bl	8006da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007f12:	2300      	movs	r3, #0
 8007f14:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007f16:	2300      	movs	r3, #0
 8007f18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007f1a:	1d3b      	adds	r3, r7, #4
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	4806      	ldr	r0, [pc, #24]	@ (8007f38 <MX_TIM2_Init+0xa4>)
 8007f20:	f004 fce0 	bl	800c8e4 <HAL_TIMEx_MasterConfigSynchronization>
 8007f24:	4603      	mov	r3, r0
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d001      	beq.n	8007f2e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8007f2a:	f7fe ff3b 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8007f2e:	bf00      	nop
 8007f30:	3730      	adds	r7, #48	@ 0x30
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	bf00      	nop
 8007f38:	20000588 	.word	0x20000588

08007f3c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b08c      	sub	sp, #48	@ 0x30
 8007f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007f42:	f107 030c 	add.w	r3, r7, #12
 8007f46:	2224      	movs	r2, #36	@ 0x24
 8007f48:	2100      	movs	r1, #0
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f006 fc7c 	bl	800e848 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007f50:	1d3b      	adds	r3, r7, #4
 8007f52:	2200      	movs	r2, #0
 8007f54:	601a      	str	r2, [r3, #0]
 8007f56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007f58:	4b20      	ldr	r3, [pc, #128]	@ (8007fdc <MX_TIM3_Init+0xa0>)
 8007f5a:	4a21      	ldr	r2, [pc, #132]	@ (8007fe0 <MX_TIM3_Init+0xa4>)
 8007f5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007f5e:	4b1f      	ldr	r3, [pc, #124]	@ (8007fdc <MX_TIM3_Init+0xa0>)
 8007f60:	2200      	movs	r2, #0
 8007f62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007f64:	4b1d      	ldr	r3, [pc, #116]	@ (8007fdc <MX_TIM3_Init+0xa0>)
 8007f66:	2200      	movs	r2, #0
 8007f68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8007f6a:	4b1c      	ldr	r3, [pc, #112]	@ (8007fdc <MX_TIM3_Init+0xa0>)
 8007f6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007f70:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007f72:	4b1a      	ldr	r3, [pc, #104]	@ (8007fdc <MX_TIM3_Init+0xa0>)
 8007f74:	2200      	movs	r2, #0
 8007f76:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007f78:	4b18      	ldr	r3, [pc, #96]	@ (8007fdc <MX_TIM3_Init+0xa0>)
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007f82:	2300      	movs	r3, #0
 8007f84:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007f86:	2301      	movs	r3, #1
 8007f88:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8007f8e:	230f      	movs	r3, #15
 8007f90:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007f92:	2300      	movs	r3, #0
 8007f94:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007f96:	2301      	movs	r3, #1
 8007f98:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8007f9e:	230f      	movs	r3, #15
 8007fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8007fa2:	f107 030c 	add.w	r3, r7, #12
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	480c      	ldr	r0, [pc, #48]	@ (8007fdc <MX_TIM3_Init+0xa0>)
 8007faa:	f003 fec1 	bl	800bd30 <HAL_TIM_Encoder_Init>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d001      	beq.n	8007fb8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8007fb4:	f7fe fef6 	bl	8006da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007fc0:	1d3b      	adds	r3, r7, #4
 8007fc2:	4619      	mov	r1, r3
 8007fc4:	4805      	ldr	r0, [pc, #20]	@ (8007fdc <MX_TIM3_Init+0xa0>)
 8007fc6:	f004 fc8d 	bl	800c8e4 <HAL_TIMEx_MasterConfigSynchronization>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d001      	beq.n	8007fd4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8007fd0:	f7fe fee8 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8007fd4:	bf00      	nop
 8007fd6:	3730      	adds	r7, #48	@ 0x30
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	200005d0 	.word	0x200005d0
 8007fe0:	40000400 	.word	0x40000400

08007fe4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b08c      	sub	sp, #48	@ 0x30
 8007fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007fea:	f107 030c 	add.w	r3, r7, #12
 8007fee:	2224      	movs	r2, #36	@ 0x24
 8007ff0:	2100      	movs	r1, #0
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f006 fc28 	bl	800e848 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007ff8:	1d3b      	adds	r3, r7, #4
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	601a      	str	r2, [r3, #0]
 8007ffe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8008000:	4b20      	ldr	r3, [pc, #128]	@ (8008084 <MX_TIM4_Init+0xa0>)
 8008002:	4a21      	ldr	r2, [pc, #132]	@ (8008088 <MX_TIM4_Init+0xa4>)
 8008004:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8008006:	4b1f      	ldr	r3, [pc, #124]	@ (8008084 <MX_TIM4_Init+0xa0>)
 8008008:	2200      	movs	r2, #0
 800800a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800800c:	4b1d      	ldr	r3, [pc, #116]	@ (8008084 <MX_TIM4_Init+0xa0>)
 800800e:	2200      	movs	r2, #0
 8008010:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8008012:	4b1c      	ldr	r3, [pc, #112]	@ (8008084 <MX_TIM4_Init+0xa0>)
 8008014:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008018:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800801a:	4b1a      	ldr	r3, [pc, #104]	@ (8008084 <MX_TIM4_Init+0xa0>)
 800801c:	2200      	movs	r2, #0
 800801e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008020:	4b18      	ldr	r3, [pc, #96]	@ (8008084 <MX_TIM4_Init+0xa0>)
 8008022:	2200      	movs	r2, #0
 8008024:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8008026:	2301      	movs	r3, #1
 8008028:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800802a:	2300      	movs	r3, #0
 800802c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800802e:	2301      	movs	r3, #1
 8008030:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008032:	2300      	movs	r3, #0
 8008034:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8008036:	230f      	movs	r3, #15
 8008038:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800803a:	2300      	movs	r3, #0
 800803c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800803e:	2301      	movs	r3, #1
 8008040:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008042:	2300      	movs	r3, #0
 8008044:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8008046:	2300      	movs	r3, #0
 8008048:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800804a:	f107 030c 	add.w	r3, r7, #12
 800804e:	4619      	mov	r1, r3
 8008050:	480c      	ldr	r0, [pc, #48]	@ (8008084 <MX_TIM4_Init+0xa0>)
 8008052:	f003 fe6d 	bl	800bd30 <HAL_TIM_Encoder_Init>
 8008056:	4603      	mov	r3, r0
 8008058:	2b00      	cmp	r3, #0
 800805a:	d001      	beq.n	8008060 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800805c:	f7fe fea2 	bl	8006da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008060:	2300      	movs	r3, #0
 8008062:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008064:	2300      	movs	r3, #0
 8008066:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8008068:	1d3b      	adds	r3, r7, #4
 800806a:	4619      	mov	r1, r3
 800806c:	4805      	ldr	r0, [pc, #20]	@ (8008084 <MX_TIM4_Init+0xa0>)
 800806e:	f004 fc39 	bl	800c8e4 <HAL_TIMEx_MasterConfigSynchronization>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	d001      	beq.n	800807c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8008078:	f7fe fe94 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800807c:	bf00      	nop
 800807e:	3730      	adds	r7, #48	@ 0x30
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}
 8008084:	20000618 	.word	0x20000618
 8008088:	40000800 	.word	0x40000800

0800808c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b08e      	sub	sp, #56	@ 0x38
 8008090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008092:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008096:	2200      	movs	r2, #0
 8008098:	601a      	str	r2, [r3, #0]
 800809a:	605a      	str	r2, [r3, #4]
 800809c:	609a      	str	r2, [r3, #8]
 800809e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80080a0:	f107 0320 	add.w	r3, r7, #32
 80080a4:	2200      	movs	r2, #0
 80080a6:	601a      	str	r2, [r3, #0]
 80080a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80080aa:	1d3b      	adds	r3, r7, #4
 80080ac:	2200      	movs	r2, #0
 80080ae:	601a      	str	r2, [r3, #0]
 80080b0:	605a      	str	r2, [r3, #4]
 80080b2:	609a      	str	r2, [r3, #8]
 80080b4:	60da      	str	r2, [r3, #12]
 80080b6:	611a      	str	r2, [r3, #16]
 80080b8:	615a      	str	r2, [r3, #20]
 80080ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80080bc:	4b3d      	ldr	r3, [pc, #244]	@ (80081b4 <MX_TIM5_Init+0x128>)
 80080be:	4a3e      	ldr	r2, [pc, #248]	@ (80081b8 <MX_TIM5_Init+0x12c>)
 80080c0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 80080c2:	4b3c      	ldr	r3, [pc, #240]	@ (80081b4 <MX_TIM5_Init+0x128>)
 80080c4:	2253      	movs	r2, #83	@ 0x53
 80080c6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80080c8:	4b3a      	ldr	r3, [pc, #232]	@ (80081b4 <MX_TIM5_Init+0x128>)
 80080ca:	2200      	movs	r2, #0
 80080cc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 80080ce:	4b39      	ldr	r3, [pc, #228]	@ (80081b4 <MX_TIM5_Init+0x128>)
 80080d0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80080d4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80080d6:	4b37      	ldr	r3, [pc, #220]	@ (80081b4 <MX_TIM5_Init+0x128>)
 80080d8:	2200      	movs	r2, #0
 80080da:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80080dc:	4b35      	ldr	r3, [pc, #212]	@ (80081b4 <MX_TIM5_Init+0x128>)
 80080de:	2200      	movs	r2, #0
 80080e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80080e2:	4834      	ldr	r0, [pc, #208]	@ (80081b4 <MX_TIM5_Init+0x128>)
 80080e4:	f003 fc4a 	bl	800b97c <HAL_TIM_Base_Init>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d001      	beq.n	80080f2 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80080ee:	f7fe fe59 	bl	8006da4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80080f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80080f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80080f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80080fc:	4619      	mov	r1, r3
 80080fe:	482d      	ldr	r0, [pc, #180]	@ (80081b4 <MX_TIM5_Init+0x128>)
 8008100:	f004 f80c 	bl	800c11c <HAL_TIM_ConfigClockSource>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d001      	beq.n	800810e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800810a:	f7fe fe4b 	bl	8006da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800810e:	4829      	ldr	r0, [pc, #164]	@ (80081b4 <MX_TIM5_Init+0x128>)
 8008110:	f003 fcec 	bl	800baec <HAL_TIM_PWM_Init>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d001      	beq.n	800811e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800811a:	f7fe fe43 	bl	8006da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800811e:	2300      	movs	r3, #0
 8008120:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008122:	2300      	movs	r3, #0
 8008124:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008126:	f107 0320 	add.w	r3, r7, #32
 800812a:	4619      	mov	r1, r3
 800812c:	4821      	ldr	r0, [pc, #132]	@ (80081b4 <MX_TIM5_Init+0x128>)
 800812e:	f004 fbd9 	bl	800c8e4 <HAL_TIMEx_MasterConfigSynchronization>
 8008132:	4603      	mov	r3, r0
 8008134:	2b00      	cmp	r3, #0
 8008136:	d001      	beq.n	800813c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8008138:	f7fe fe34 	bl	8006da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800813c:	2360      	movs	r3, #96	@ 0x60
 800813e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8008140:	2300      	movs	r3, #0
 8008142:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008144:	2300      	movs	r3, #0
 8008146:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008148:	2300      	movs	r3, #0
 800814a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800814c:	1d3b      	adds	r3, r7, #4
 800814e:	2200      	movs	r2, #0
 8008150:	4619      	mov	r1, r3
 8008152:	4818      	ldr	r0, [pc, #96]	@ (80081b4 <MX_TIM5_Init+0x128>)
 8008154:	f003 ff20 	bl	800bf98 <HAL_TIM_PWM_ConfigChannel>
 8008158:	4603      	mov	r3, r0
 800815a:	2b00      	cmp	r3, #0
 800815c:	d001      	beq.n	8008162 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800815e:	f7fe fe21 	bl	8006da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008162:	1d3b      	adds	r3, r7, #4
 8008164:	2204      	movs	r2, #4
 8008166:	4619      	mov	r1, r3
 8008168:	4812      	ldr	r0, [pc, #72]	@ (80081b4 <MX_TIM5_Init+0x128>)
 800816a:	f003 ff15 	bl	800bf98 <HAL_TIM_PWM_ConfigChannel>
 800816e:	4603      	mov	r3, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d001      	beq.n	8008178 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8008174:	f7fe fe16 	bl	8006da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008178:	1d3b      	adds	r3, r7, #4
 800817a:	2208      	movs	r2, #8
 800817c:	4619      	mov	r1, r3
 800817e:	480d      	ldr	r0, [pc, #52]	@ (80081b4 <MX_TIM5_Init+0x128>)
 8008180:	f003 ff0a 	bl	800bf98 <HAL_TIM_PWM_ConfigChannel>
 8008184:	4603      	mov	r3, r0
 8008186:	2b00      	cmp	r3, #0
 8008188:	d001      	beq.n	800818e <MX_TIM5_Init+0x102>
  {
    Error_Handler();
 800818a:	f7fe fe0b 	bl	8006da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800818e:	1d3b      	adds	r3, r7, #4
 8008190:	220c      	movs	r2, #12
 8008192:	4619      	mov	r1, r3
 8008194:	4807      	ldr	r0, [pc, #28]	@ (80081b4 <MX_TIM5_Init+0x128>)
 8008196:	f003 feff 	bl	800bf98 <HAL_TIM_PWM_ConfigChannel>
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d001      	beq.n	80081a4 <MX_TIM5_Init+0x118>
  {
    Error_Handler();
 80081a0:	f7fe fe00 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80081a4:	4803      	ldr	r0, [pc, #12]	@ (80081b4 <MX_TIM5_Init+0x128>)
 80081a6:	f000 fb2b 	bl	8008800 <HAL_TIM_MspPostInit>

}
 80081aa:	bf00      	nop
 80081ac:	3738      	adds	r7, #56	@ 0x38
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	20000660 	.word	0x20000660
 80081b8:	40000c00 	.word	0x40000c00

080081bc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b082      	sub	sp, #8
 80081c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80081c2:	463b      	mov	r3, r7
 80081c4:	2200      	movs	r2, #0
 80081c6:	601a      	str	r2, [r3, #0]
 80081c8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80081ca:	4b15      	ldr	r3, [pc, #84]	@ (8008220 <MX_TIM6_Init+0x64>)
 80081cc:	4a15      	ldr	r2, [pc, #84]	@ (8008224 <MX_TIM6_Init+0x68>)
 80081ce:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400-1;
 80081d0:	4b13      	ldr	r3, [pc, #76]	@ (8008220 <MX_TIM6_Init+0x64>)
 80081d2:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80081d6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80081d8:	4b11      	ldr	r3, [pc, #68]	@ (8008220 <MX_TIM6_Init+0x64>)
 80081da:	2200      	movs	r2, #0
 80081dc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80081de:	4b10      	ldr	r3, [pc, #64]	@ (8008220 <MX_TIM6_Init+0x64>)
 80081e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80081e4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80081e6:	4b0e      	ldr	r3, [pc, #56]	@ (8008220 <MX_TIM6_Init+0x64>)
 80081e8:	2200      	movs	r2, #0
 80081ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80081ec:	480c      	ldr	r0, [pc, #48]	@ (8008220 <MX_TIM6_Init+0x64>)
 80081ee:	f003 fbc5 	bl	800b97c <HAL_TIM_Base_Init>
 80081f2:	4603      	mov	r3, r0
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d001      	beq.n	80081fc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80081f8:	f7fe fdd4 	bl	8006da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80081fc:	2300      	movs	r3, #0
 80081fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008200:	2300      	movs	r3, #0
 8008202:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8008204:	463b      	mov	r3, r7
 8008206:	4619      	mov	r1, r3
 8008208:	4805      	ldr	r0, [pc, #20]	@ (8008220 <MX_TIM6_Init+0x64>)
 800820a:	f004 fb6b 	bl	800c8e4 <HAL_TIMEx_MasterConfigSynchronization>
 800820e:	4603      	mov	r3, r0
 8008210:	2b00      	cmp	r3, #0
 8008212:	d001      	beq.n	8008218 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8008214:	f7fe fdc6 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8008218:	bf00      	nop
 800821a:	3708      	adds	r7, #8
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}
 8008220:	200006a8 	.word	0x200006a8
 8008224:	40001000 	.word	0x40001000

08008228 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b096      	sub	sp, #88	@ 0x58
 800822c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800822e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8008232:	2200      	movs	r2, #0
 8008234:	601a      	str	r2, [r3, #0]
 8008236:	605a      	str	r2, [r3, #4]
 8008238:	609a      	str	r2, [r3, #8]
 800823a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800823c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8008240:	2200      	movs	r2, #0
 8008242:	601a      	str	r2, [r3, #0]
 8008244:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008246:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800824a:	2200      	movs	r2, #0
 800824c:	601a      	str	r2, [r3, #0]
 800824e:	605a      	str	r2, [r3, #4]
 8008250:	609a      	str	r2, [r3, #8]
 8008252:	60da      	str	r2, [r3, #12]
 8008254:	611a      	str	r2, [r3, #16]
 8008256:	615a      	str	r2, [r3, #20]
 8008258:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800825a:	1d3b      	adds	r3, r7, #4
 800825c:	2220      	movs	r2, #32
 800825e:	2100      	movs	r1, #0
 8008260:	4618      	mov	r0, r3
 8008262:	f006 faf1 	bl	800e848 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8008266:	4b45      	ldr	r3, [pc, #276]	@ (800837c <MX_TIM8_Init+0x154>)
 8008268:	4a45      	ldr	r2, [pc, #276]	@ (8008380 <MX_TIM8_Init+0x158>)
 800826a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800826c:	4b43      	ldr	r3, [pc, #268]	@ (800837c <MX_TIM8_Init+0x154>)
 800826e:	22a7      	movs	r2, #167	@ 0xa7
 8008270:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008272:	4b42      	ldr	r3, [pc, #264]	@ (800837c <MX_TIM8_Init+0x154>)
 8008274:	2200      	movs	r2, #0
 8008276:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 20000-1;
 8008278:	4b40      	ldr	r3, [pc, #256]	@ (800837c <MX_TIM8_Init+0x154>)
 800827a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800827e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008280:	4b3e      	ldr	r3, [pc, #248]	@ (800837c <MX_TIM8_Init+0x154>)
 8008282:	2200      	movs	r2, #0
 8008284:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008286:	4b3d      	ldr	r3, [pc, #244]	@ (800837c <MX_TIM8_Init+0x154>)
 8008288:	2200      	movs	r2, #0
 800828a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800828c:	4b3b      	ldr	r3, [pc, #236]	@ (800837c <MX_TIM8_Init+0x154>)
 800828e:	2200      	movs	r2, #0
 8008290:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8008292:	483a      	ldr	r0, [pc, #232]	@ (800837c <MX_TIM8_Init+0x154>)
 8008294:	f003 fb72 	bl	800b97c <HAL_TIM_Base_Init>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d001      	beq.n	80082a2 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800829e:	f7fe fd81 	bl	8006da4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80082a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80082a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80082a8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80082ac:	4619      	mov	r1, r3
 80082ae:	4833      	ldr	r0, [pc, #204]	@ (800837c <MX_TIM8_Init+0x154>)
 80082b0:	f003 ff34 	bl	800c11c <HAL_TIM_ConfigClockSource>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d001      	beq.n	80082be <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80082ba:	f7fe fd73 	bl	8006da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80082be:	482f      	ldr	r0, [pc, #188]	@ (800837c <MX_TIM8_Init+0x154>)
 80082c0:	f003 fc14 	bl	800baec <HAL_TIM_PWM_Init>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d001      	beq.n	80082ce <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80082ca:	f7fe fd6b 	bl	8006da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80082ce:	2300      	movs	r3, #0
 80082d0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80082d2:	2300      	movs	r3, #0
 80082d4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80082d6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80082da:	4619      	mov	r1, r3
 80082dc:	4827      	ldr	r0, [pc, #156]	@ (800837c <MX_TIM8_Init+0x154>)
 80082de:	f004 fb01 	bl	800c8e4 <HAL_TIMEx_MasterConfigSynchronization>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d001      	beq.n	80082ec <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80082e8:	f7fe fd5c 	bl	8006da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80082ec:	2360      	movs	r3, #96	@ 0x60
 80082ee:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 1000;
 80082f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80082f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80082f6:	2300      	movs	r3, #0
 80082f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80082fa:	2300      	movs	r3, #0
 80082fc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80082fe:	2300      	movs	r3, #0
 8008300:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008302:	2300      	movs	r3, #0
 8008304:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008306:	2300      	movs	r3, #0
 8008308:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800830a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800830e:	2200      	movs	r2, #0
 8008310:	4619      	mov	r1, r3
 8008312:	481a      	ldr	r0, [pc, #104]	@ (800837c <MX_TIM8_Init+0x154>)
 8008314:	f003 fe40 	bl	800bf98 <HAL_TIM_PWM_ConfigChannel>
 8008318:	4603      	mov	r3, r0
 800831a:	2b00      	cmp	r3, #0
 800831c:	d001      	beq.n	8008322 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 800831e:	f7fe fd41 	bl	8006da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008322:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008326:	2204      	movs	r2, #4
 8008328:	4619      	mov	r1, r3
 800832a:	4814      	ldr	r0, [pc, #80]	@ (800837c <MX_TIM8_Init+0x154>)
 800832c:	f003 fe34 	bl	800bf98 <HAL_TIM_PWM_ConfigChannel>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d001      	beq.n	800833a <MX_TIM8_Init+0x112>
  {
    Error_Handler();
 8008336:	f7fe fd35 	bl	8006da4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800833a:	2300      	movs	r3, #0
 800833c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800833e:	2300      	movs	r3, #0
 8008340:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008342:	2300      	movs	r3, #0
 8008344:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8008346:	2300      	movs	r3, #0
 8008348:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800834a:	2300      	movs	r3, #0
 800834c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800834e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008352:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008354:	2300      	movs	r3, #0
 8008356:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8008358:	1d3b      	adds	r3, r7, #4
 800835a:	4619      	mov	r1, r3
 800835c:	4807      	ldr	r0, [pc, #28]	@ (800837c <MX_TIM8_Init+0x154>)
 800835e:	f004 fb3d 	bl	800c9dc <HAL_TIMEx_ConfigBreakDeadTime>
 8008362:	4603      	mov	r3, r0
 8008364:	2b00      	cmp	r3, #0
 8008366:	d001      	beq.n	800836c <MX_TIM8_Init+0x144>
  {
    Error_Handler();
 8008368:	f7fe fd1c 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800836c:	4803      	ldr	r0, [pc, #12]	@ (800837c <MX_TIM8_Init+0x154>)
 800836e:	f000 fa47 	bl	8008800 <HAL_TIM_MspPostInit>

}
 8008372:	bf00      	nop
 8008374:	3758      	adds	r7, #88	@ 0x58
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	200006f0 	.word	0x200006f0
 8008380:	40010400 	.word	0x40010400

08008384 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b08c      	sub	sp, #48	@ 0x30
 8008388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800838a:	f107 0320 	add.w	r3, r7, #32
 800838e:	2200      	movs	r2, #0
 8008390:	601a      	str	r2, [r3, #0]
 8008392:	605a      	str	r2, [r3, #4]
 8008394:	609a      	str	r2, [r3, #8]
 8008396:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008398:	1d3b      	adds	r3, r7, #4
 800839a:	2200      	movs	r2, #0
 800839c:	601a      	str	r2, [r3, #0]
 800839e:	605a      	str	r2, [r3, #4]
 80083a0:	609a      	str	r2, [r3, #8]
 80083a2:	60da      	str	r2, [r3, #12]
 80083a4:	611a      	str	r2, [r3, #16]
 80083a6:	615a      	str	r2, [r3, #20]
 80083a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80083aa:	4b2b      	ldr	r3, [pc, #172]	@ (8008458 <MX_TIM9_Init+0xd4>)
 80083ac:	4a2b      	ldr	r2, [pc, #172]	@ (800845c <MX_TIM9_Init+0xd8>)
 80083ae:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 80083b0:	4b29      	ldr	r3, [pc, #164]	@ (8008458 <MX_TIM9_Init+0xd4>)
 80083b2:	22a7      	movs	r2, #167	@ 0xa7
 80083b4:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80083b6:	4b28      	ldr	r3, [pc, #160]	@ (8008458 <MX_TIM9_Init+0xd4>)
 80083b8:	2200      	movs	r2, #0
 80083ba:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 20000-1;
 80083bc:	4b26      	ldr	r3, [pc, #152]	@ (8008458 <MX_TIM9_Init+0xd4>)
 80083be:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80083c2:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80083c4:	4b24      	ldr	r3, [pc, #144]	@ (8008458 <MX_TIM9_Init+0xd4>)
 80083c6:	2200      	movs	r2, #0
 80083c8:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80083ca:	4b23      	ldr	r3, [pc, #140]	@ (8008458 <MX_TIM9_Init+0xd4>)
 80083cc:	2200      	movs	r2, #0
 80083ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80083d0:	4821      	ldr	r0, [pc, #132]	@ (8008458 <MX_TIM9_Init+0xd4>)
 80083d2:	f003 fad3 	bl	800b97c <HAL_TIM_Base_Init>
 80083d6:	4603      	mov	r3, r0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d001      	beq.n	80083e0 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 80083dc:	f7fe fce2 	bl	8006da4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80083e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80083e4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80083e6:	f107 0320 	add.w	r3, r7, #32
 80083ea:	4619      	mov	r1, r3
 80083ec:	481a      	ldr	r0, [pc, #104]	@ (8008458 <MX_TIM9_Init+0xd4>)
 80083ee:	f003 fe95 	bl	800c11c <HAL_TIM_ConfigClockSource>
 80083f2:	4603      	mov	r3, r0
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d001      	beq.n	80083fc <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 80083f8:	f7fe fcd4 	bl	8006da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80083fc:	4816      	ldr	r0, [pc, #88]	@ (8008458 <MX_TIM9_Init+0xd4>)
 80083fe:	f003 fb75 	bl	800baec <HAL_TIM_PWM_Init>
 8008402:	4603      	mov	r3, r0
 8008404:	2b00      	cmp	r3, #0
 8008406:	d001      	beq.n	800840c <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8008408:	f7fe fccc 	bl	8006da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800840c:	2360      	movs	r3, #96	@ 0x60
 800840e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 8008410:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008414:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008416:	2300      	movs	r3, #0
 8008418:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800841a:	2300      	movs	r3, #0
 800841c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800841e:	1d3b      	adds	r3, r7, #4
 8008420:	2200      	movs	r2, #0
 8008422:	4619      	mov	r1, r3
 8008424:	480c      	ldr	r0, [pc, #48]	@ (8008458 <MX_TIM9_Init+0xd4>)
 8008426:	f003 fdb7 	bl	800bf98 <HAL_TIM_PWM_ConfigChannel>
 800842a:	4603      	mov	r3, r0
 800842c:	2b00      	cmp	r3, #0
 800842e:	d001      	beq.n	8008434 <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 8008430:	f7fe fcb8 	bl	8006da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008434:	1d3b      	adds	r3, r7, #4
 8008436:	2204      	movs	r2, #4
 8008438:	4619      	mov	r1, r3
 800843a:	4807      	ldr	r0, [pc, #28]	@ (8008458 <MX_TIM9_Init+0xd4>)
 800843c:	f003 fdac 	bl	800bf98 <HAL_TIM_PWM_ConfigChannel>
 8008440:	4603      	mov	r3, r0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d001      	beq.n	800844a <MX_TIM9_Init+0xc6>
  {
    Error_Handler();
 8008446:	f7fe fcad 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 800844a:	4803      	ldr	r0, [pc, #12]	@ (8008458 <MX_TIM9_Init+0xd4>)
 800844c:	f000 f9d8 	bl	8008800 <HAL_TIM_MspPostInit>

}
 8008450:	bf00      	nop
 8008452:	3730      	adds	r7, #48	@ 0x30
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}
 8008458:	20000738 	.word	0x20000738
 800845c:	40014000 	.word	0x40014000

08008460 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b088      	sub	sp, #32
 8008464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8008466:	1d3b      	adds	r3, r7, #4
 8008468:	2200      	movs	r2, #0
 800846a:	601a      	str	r2, [r3, #0]
 800846c:	605a      	str	r2, [r3, #4]
 800846e:	609a      	str	r2, [r3, #8]
 8008470:	60da      	str	r2, [r3, #12]
 8008472:	611a      	str	r2, [r3, #16]
 8008474:	615a      	str	r2, [r3, #20]
 8008476:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8008478:	4b1e      	ldr	r3, [pc, #120]	@ (80084f4 <MX_TIM10_Init+0x94>)
 800847a:	4a1f      	ldr	r2, [pc, #124]	@ (80084f8 <MX_TIM10_Init+0x98>)
 800847c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 800847e:	4b1d      	ldr	r3, [pc, #116]	@ (80084f4 <MX_TIM10_Init+0x94>)
 8008480:	22a7      	movs	r2, #167	@ 0xa7
 8008482:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008484:	4b1b      	ldr	r3, [pc, #108]	@ (80084f4 <MX_TIM10_Init+0x94>)
 8008486:	2200      	movs	r2, #0
 8008488:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 20000-1;
 800848a:	4b1a      	ldr	r3, [pc, #104]	@ (80084f4 <MX_TIM10_Init+0x94>)
 800848c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8008490:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008492:	4b18      	ldr	r3, [pc, #96]	@ (80084f4 <MX_TIM10_Init+0x94>)
 8008494:	2200      	movs	r2, #0
 8008496:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008498:	4b16      	ldr	r3, [pc, #88]	@ (80084f4 <MX_TIM10_Init+0x94>)
 800849a:	2200      	movs	r2, #0
 800849c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800849e:	4815      	ldr	r0, [pc, #84]	@ (80084f4 <MX_TIM10_Init+0x94>)
 80084a0:	f003 fa6c 	bl	800b97c <HAL_TIM_Base_Init>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d001      	beq.n	80084ae <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80084aa:	f7fe fc7b 	bl	8006da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80084ae:	4811      	ldr	r0, [pc, #68]	@ (80084f4 <MX_TIM10_Init+0x94>)
 80084b0:	f003 fb1c 	bl	800baec <HAL_TIM_PWM_Init>
 80084b4:	4603      	mov	r3, r0
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d001      	beq.n	80084be <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80084ba:	f7fe fc73 	bl	8006da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80084be:	2360      	movs	r3, #96	@ 0x60
 80084c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80084c2:	2300      	movs	r3, #0
 80084c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80084c6:	2300      	movs	r3, #0
 80084c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80084ca:	2300      	movs	r3, #0
 80084cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80084ce:	1d3b      	adds	r3, r7, #4
 80084d0:	2200      	movs	r2, #0
 80084d2:	4619      	mov	r1, r3
 80084d4:	4807      	ldr	r0, [pc, #28]	@ (80084f4 <MX_TIM10_Init+0x94>)
 80084d6:	f003 fd5f 	bl	800bf98 <HAL_TIM_PWM_ConfigChannel>
 80084da:	4603      	mov	r3, r0
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d001      	beq.n	80084e4 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80084e0:	f7fe fc60 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80084e4:	4803      	ldr	r0, [pc, #12]	@ (80084f4 <MX_TIM10_Init+0x94>)
 80084e6:	f000 f98b 	bl	8008800 <HAL_TIM_MspPostInit>

}
 80084ea:	bf00      	nop
 80084ec:	3720      	adds	r7, #32
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	20000780 	.word	0x20000780
 80084f8:	40014400 	.word	0x40014400

080084fc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b090      	sub	sp, #64	@ 0x40
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008504:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008508:	2200      	movs	r2, #0
 800850a:	601a      	str	r2, [r3, #0]
 800850c:	605a      	str	r2, [r3, #4]
 800850e:	609a      	str	r2, [r3, #8]
 8008510:	60da      	str	r2, [r3, #12]
 8008512:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a74      	ldr	r2, [pc, #464]	@ (80086ec <HAL_TIM_Encoder_MspInit+0x1f0>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d12d      	bne.n	800857a <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800851e:	2300      	movs	r3, #0
 8008520:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008522:	4b73      	ldr	r3, [pc, #460]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008526:	4a72      	ldr	r2, [pc, #456]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008528:	f043 0301 	orr.w	r3, r3, #1
 800852c:	6453      	str	r3, [r2, #68]	@ 0x44
 800852e:	4b70      	ldr	r3, [pc, #448]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008532:	f003 0301 	and.w	r3, r3, #1
 8008536:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008538:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800853a:	2300      	movs	r3, #0
 800853c:	627b      	str	r3, [r7, #36]	@ 0x24
 800853e:	4b6c      	ldr	r3, [pc, #432]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008542:	4a6b      	ldr	r2, [pc, #428]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008544:	f043 0310 	orr.w	r3, r3, #16
 8008548:	6313      	str	r3, [r2, #48]	@ 0x30
 800854a:	4b69      	ldr	r3, [pc, #420]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800854c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800854e:	f003 0310 	and.w	r3, r3, #16
 8008552:	627b      	str	r3, [r7, #36]	@ 0x24
 8008554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = M1_E1_Pin|M1_E2_Pin;
 8008556:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800855a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800855c:	2302      	movs	r3, #2
 800855e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008560:	2300      	movs	r3, #0
 8008562:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008564:	2300      	movs	r3, #0
 8008566:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8008568:	2301      	movs	r3, #1
 800856a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800856c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008570:	4619      	mov	r1, r3
 8008572:	4860      	ldr	r0, [pc, #384]	@ (80086f4 <HAL_TIM_Encoder_MspInit+0x1f8>)
 8008574:	f001 fa20 	bl	80099b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8008578:	e0b3      	b.n	80086e2 <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(tim_encoderHandle->Instance==TIM2)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008582:	d14a      	bne.n	800861a <HAL_TIM_Encoder_MspInit+0x11e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008584:	2300      	movs	r3, #0
 8008586:	623b      	str	r3, [r7, #32]
 8008588:	4b59      	ldr	r3, [pc, #356]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800858a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800858c:	4a58      	ldr	r2, [pc, #352]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800858e:	f043 0301 	orr.w	r3, r3, #1
 8008592:	6413      	str	r3, [r2, #64]	@ 0x40
 8008594:	4b56      	ldr	r3, [pc, #344]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008598:	f003 0301 	and.w	r3, r3, #1
 800859c:	623b      	str	r3, [r7, #32]
 800859e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80085a0:	2300      	movs	r3, #0
 80085a2:	61fb      	str	r3, [r7, #28]
 80085a4:	4b52      	ldr	r3, [pc, #328]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80085a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085a8:	4a51      	ldr	r2, [pc, #324]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80085aa:	f043 0301 	orr.w	r3, r3, #1
 80085ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80085b0:	4b4f      	ldr	r3, [pc, #316]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80085b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085b4:	f003 0301 	and.w	r3, r3, #1
 80085b8:	61fb      	str	r3, [r7, #28]
 80085ba:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80085bc:	2300      	movs	r3, #0
 80085be:	61bb      	str	r3, [r7, #24]
 80085c0:	4b4b      	ldr	r3, [pc, #300]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80085c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085c4:	4a4a      	ldr	r2, [pc, #296]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80085c6:	f043 0302 	orr.w	r3, r3, #2
 80085ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80085cc:	4b48      	ldr	r3, [pc, #288]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80085ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085d0:	f003 0302 	and.w	r3, r3, #2
 80085d4:	61bb      	str	r3, [r7, #24]
 80085d6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = M4_E1_Pin;
 80085d8:	2320      	movs	r3, #32
 80085da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085dc:	2302      	movs	r3, #2
 80085de:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085e0:	2300      	movs	r3, #0
 80085e2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80085e4:	2300      	movs	r3, #0
 80085e6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80085e8:	2301      	movs	r3, #1
 80085ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(M4_E1_GPIO_Port, &GPIO_InitStruct);
 80085ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80085f0:	4619      	mov	r1, r3
 80085f2:	4841      	ldr	r0, [pc, #260]	@ (80086f8 <HAL_TIM_Encoder_MspInit+0x1fc>)
 80085f4:	f001 f9e0 	bl	80099b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M4_E2_Pin;
 80085f8:	2308      	movs	r3, #8
 80085fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085fc:	2302      	movs	r3, #2
 80085fe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008600:	2300      	movs	r3, #0
 8008602:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008604:	2300      	movs	r3, #0
 8008606:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8008608:	2301      	movs	r3, #1
 800860a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(M4_E2_GPIO_Port, &GPIO_InitStruct);
 800860c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008610:	4619      	mov	r1, r3
 8008612:	483a      	ldr	r0, [pc, #232]	@ (80086fc <HAL_TIM_Encoder_MspInit+0x200>)
 8008614:	f001 f9d0 	bl	80099b8 <HAL_GPIO_Init>
}
 8008618:	e063      	b.n	80086e2 <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(tim_encoderHandle->Instance==TIM3)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4a38      	ldr	r2, [pc, #224]	@ (8008700 <HAL_TIM_Encoder_MspInit+0x204>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d12c      	bne.n	800867e <HAL_TIM_Encoder_MspInit+0x182>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008624:	2300      	movs	r3, #0
 8008626:	617b      	str	r3, [r7, #20]
 8008628:	4b31      	ldr	r3, [pc, #196]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800862a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800862c:	4a30      	ldr	r2, [pc, #192]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800862e:	f043 0302 	orr.w	r3, r3, #2
 8008632:	6413      	str	r3, [r2, #64]	@ 0x40
 8008634:	4b2e      	ldr	r3, [pc, #184]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008638:	f003 0302 	and.w	r3, r3, #2
 800863c:	617b      	str	r3, [r7, #20]
 800863e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008640:	2300      	movs	r3, #0
 8008642:	613b      	str	r3, [r7, #16]
 8008644:	4b2a      	ldr	r3, [pc, #168]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008648:	4a29      	ldr	r2, [pc, #164]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800864a:	f043 0301 	orr.w	r3, r3, #1
 800864e:	6313      	str	r3, [r2, #48]	@ 0x30
 8008650:	4b27      	ldr	r3, [pc, #156]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008654:	f003 0301 	and.w	r3, r3, #1
 8008658:	613b      	str	r3, [r7, #16]
 800865a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = M3_E1_Pin|M3_E2_Pin;
 800865c:	23c0      	movs	r3, #192	@ 0xc0
 800865e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008660:	2302      	movs	r3, #2
 8008662:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008664:	2300      	movs	r3, #0
 8008666:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008668:	2300      	movs	r3, #0
 800866a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800866c:	2302      	movs	r3, #2
 800866e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008670:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008674:	4619      	mov	r1, r3
 8008676:	4820      	ldr	r0, [pc, #128]	@ (80086f8 <HAL_TIM_Encoder_MspInit+0x1fc>)
 8008678:	f001 f99e 	bl	80099b8 <HAL_GPIO_Init>
}
 800867c:	e031      	b.n	80086e2 <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(tim_encoderHandle->Instance==TIM4)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	4a20      	ldr	r2, [pc, #128]	@ (8008704 <HAL_TIM_Encoder_MspInit+0x208>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d12c      	bne.n	80086e2 <HAL_TIM_Encoder_MspInit+0x1e6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008688:	2300      	movs	r3, #0
 800868a:	60fb      	str	r3, [r7, #12]
 800868c:	4b18      	ldr	r3, [pc, #96]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800868e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008690:	4a17      	ldr	r2, [pc, #92]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8008692:	f043 0304 	orr.w	r3, r3, #4
 8008696:	6413      	str	r3, [r2, #64]	@ 0x40
 8008698:	4b15      	ldr	r3, [pc, #84]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800869a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800869c:	f003 0304 	and.w	r3, r3, #4
 80086a0:	60fb      	str	r3, [r7, #12]
 80086a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80086a4:	2300      	movs	r3, #0
 80086a6:	60bb      	str	r3, [r7, #8]
 80086a8:	4b11      	ldr	r3, [pc, #68]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80086aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086ac:	4a10      	ldr	r2, [pc, #64]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80086ae:	f043 0308 	orr.w	r3, r3, #8
 80086b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80086b4:	4b0e      	ldr	r3, [pc, #56]	@ (80086f0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80086b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086b8:	f003 0308 	and.w	r3, r3, #8
 80086bc:	60bb      	str	r3, [r7, #8]
 80086be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = M2_E1_Pin|M2_E2_Pin;
 80086c0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80086c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086c6:	2302      	movs	r3, #2
 80086c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086ca:	2300      	movs	r3, #0
 80086cc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80086ce:	2300      	movs	r3, #0
 80086d0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80086d2:	2302      	movs	r3, #2
 80086d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80086d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80086da:	4619      	mov	r1, r3
 80086dc:	480a      	ldr	r0, [pc, #40]	@ (8008708 <HAL_TIM_Encoder_MspInit+0x20c>)
 80086de:	f001 f96b 	bl	80099b8 <HAL_GPIO_Init>
}
 80086e2:	bf00      	nop
 80086e4:	3740      	adds	r7, #64	@ 0x40
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop
 80086ec:	40010000 	.word	0x40010000
 80086f0:	40023800 	.word	0x40023800
 80086f4:	40021000 	.word	0x40021000
 80086f8:	40020000 	.word	0x40020000
 80086fc:	40020400 	.word	0x40020400
 8008700:	40000400 	.word	0x40000400
 8008704:	40000800 	.word	0x40000800
 8008708:	40020c00 	.word	0x40020c00

0800870c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800870c:	b480      	push	{r7}
 800870e:	b089      	sub	sp, #36	@ 0x24
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4a33      	ldr	r2, [pc, #204]	@ (80087e8 <HAL_TIM_Base_MspInit+0xdc>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d10e      	bne.n	800873c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800871e:	2300      	movs	r3, #0
 8008720:	61fb      	str	r3, [r7, #28]
 8008722:	4b32      	ldr	r3, [pc, #200]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 8008724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008726:	4a31      	ldr	r2, [pc, #196]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 8008728:	f043 0308 	orr.w	r3, r3, #8
 800872c:	6413      	str	r3, [r2, #64]	@ 0x40
 800872e:	4b2f      	ldr	r3, [pc, #188]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 8008730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008732:	f003 0308 	and.w	r3, r3, #8
 8008736:	61fb      	str	r3, [r7, #28]
 8008738:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 800873a:	e04e      	b.n	80087da <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM6)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a2b      	ldr	r2, [pc, #172]	@ (80087f0 <HAL_TIM_Base_MspInit+0xe4>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d10e      	bne.n	8008764 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8008746:	2300      	movs	r3, #0
 8008748:	61bb      	str	r3, [r7, #24]
 800874a:	4b28      	ldr	r3, [pc, #160]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 800874c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800874e:	4a27      	ldr	r2, [pc, #156]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 8008750:	f043 0310 	orr.w	r3, r3, #16
 8008754:	6413      	str	r3, [r2, #64]	@ 0x40
 8008756:	4b25      	ldr	r3, [pc, #148]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 8008758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800875a:	f003 0310 	and.w	r3, r3, #16
 800875e:	61bb      	str	r3, [r7, #24]
 8008760:	69bb      	ldr	r3, [r7, #24]
}
 8008762:	e03a      	b.n	80087da <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM8)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a22      	ldr	r2, [pc, #136]	@ (80087f4 <HAL_TIM_Base_MspInit+0xe8>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d10e      	bne.n	800878c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800876e:	2300      	movs	r3, #0
 8008770:	617b      	str	r3, [r7, #20]
 8008772:	4b1e      	ldr	r3, [pc, #120]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 8008774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008776:	4a1d      	ldr	r2, [pc, #116]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 8008778:	f043 0302 	orr.w	r3, r3, #2
 800877c:	6453      	str	r3, [r2, #68]	@ 0x44
 800877e:	4b1b      	ldr	r3, [pc, #108]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 8008780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008782:	f003 0302 	and.w	r3, r3, #2
 8008786:	617b      	str	r3, [r7, #20]
 8008788:	697b      	ldr	r3, [r7, #20]
}
 800878a:	e026      	b.n	80087da <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM9)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a19      	ldr	r2, [pc, #100]	@ (80087f8 <HAL_TIM_Base_MspInit+0xec>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d10e      	bne.n	80087b4 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8008796:	2300      	movs	r3, #0
 8008798:	613b      	str	r3, [r7, #16]
 800879a:	4b14      	ldr	r3, [pc, #80]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 800879c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800879e:	4a13      	ldr	r2, [pc, #76]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 80087a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80087a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80087a6:	4b11      	ldr	r3, [pc, #68]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 80087a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80087ae:	613b      	str	r3, [r7, #16]
 80087b0:	693b      	ldr	r3, [r7, #16]
}
 80087b2:	e012      	b.n	80087da <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM10)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a10      	ldr	r2, [pc, #64]	@ (80087fc <HAL_TIM_Base_MspInit+0xf0>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d10d      	bne.n	80087da <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80087be:	2300      	movs	r3, #0
 80087c0:	60fb      	str	r3, [r7, #12]
 80087c2:	4b0a      	ldr	r3, [pc, #40]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 80087c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087c6:	4a09      	ldr	r2, [pc, #36]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 80087c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80087cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80087ce:	4b07      	ldr	r3, [pc, #28]	@ (80087ec <HAL_TIM_Base_MspInit+0xe0>)
 80087d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087d6:	60fb      	str	r3, [r7, #12]
 80087d8:	68fb      	ldr	r3, [r7, #12]
}
 80087da:	bf00      	nop
 80087dc:	3724      	adds	r7, #36	@ 0x24
 80087de:	46bd      	mov	sp, r7
 80087e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e4:	4770      	bx	lr
 80087e6:	bf00      	nop
 80087e8:	40000c00 	.word	0x40000c00
 80087ec:	40023800 	.word	0x40023800
 80087f0:	40001000 	.word	0x40001000
 80087f4:	40010400 	.word	0x40010400
 80087f8:	40014000 	.word	0x40014000
 80087fc:	40014400 	.word	0x40014400

08008800 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b08c      	sub	sp, #48	@ 0x30
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008808:	f107 031c 	add.w	r3, r7, #28
 800880c:	2200      	movs	r2, #0
 800880e:	601a      	str	r2, [r3, #0]
 8008810:	605a      	str	r2, [r3, #4]
 8008812:	609a      	str	r2, [r3, #8]
 8008814:	60da      	str	r2, [r3, #12]
 8008816:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a48      	ldr	r2, [pc, #288]	@ (8008940 <HAL_TIM_MspPostInit+0x140>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d11e      	bne.n	8008860 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008822:	2300      	movs	r3, #0
 8008824:	61bb      	str	r3, [r7, #24]
 8008826:	4b47      	ldr	r3, [pc, #284]	@ (8008944 <HAL_TIM_MspPostInit+0x144>)
 8008828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800882a:	4a46      	ldr	r2, [pc, #280]	@ (8008944 <HAL_TIM_MspPostInit+0x144>)
 800882c:	f043 0301 	orr.w	r3, r3, #1
 8008830:	6313      	str	r3, [r2, #48]	@ 0x30
 8008832:	4b44      	ldr	r3, [pc, #272]	@ (8008944 <HAL_TIM_MspPostInit+0x144>)
 8008834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008836:	f003 0301 	and.w	r3, r3, #1
 800883a:	61bb      	str	r3, [r7, #24]
 800883c:	69bb      	ldr	r3, [r7, #24]
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = M1_PWM_Pin|M2_PWM_Pin|M3_PWM_Pin|M4_PWM_Pin;
 800883e:	230f      	movs	r3, #15
 8008840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008842:	2302      	movs	r3, #2
 8008844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008846:	2300      	movs	r3, #0
 8008848:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800884a:	2300      	movs	r3, #0
 800884c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800884e:	2302      	movs	r3, #2
 8008850:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008852:	f107 031c 	add.w	r3, r7, #28
 8008856:	4619      	mov	r1, r3
 8008858:	483b      	ldr	r0, [pc, #236]	@ (8008948 <HAL_TIM_MspPostInit+0x148>)
 800885a:	f001 f8ad 	bl	80099b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 800885e:	e06a      	b.n	8008936 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM8)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a39      	ldr	r2, [pc, #228]	@ (800894c <HAL_TIM_MspPostInit+0x14c>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d11e      	bne.n	80088a8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800886a:	2300      	movs	r3, #0
 800886c:	617b      	str	r3, [r7, #20]
 800886e:	4b35      	ldr	r3, [pc, #212]	@ (8008944 <HAL_TIM_MspPostInit+0x144>)
 8008870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008872:	4a34      	ldr	r2, [pc, #208]	@ (8008944 <HAL_TIM_MspPostInit+0x144>)
 8008874:	f043 0304 	orr.w	r3, r3, #4
 8008878:	6313      	str	r3, [r2, #48]	@ 0x30
 800887a:	4b32      	ldr	r3, [pc, #200]	@ (8008944 <HAL_TIM_MspPostInit+0x144>)
 800887c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800887e:	f003 0304 	and.w	r3, r3, #4
 8008882:	617b      	str	r3, [r7, #20]
 8008884:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = Servo_1_Pin|Servo_2_Pin;
 8008886:	23c0      	movs	r3, #192	@ 0xc0
 8008888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800888a:	2302      	movs	r3, #2
 800888c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800888e:	2300      	movs	r3, #0
 8008890:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008892:	2300      	movs	r3, #0
 8008894:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8008896:	2303      	movs	r3, #3
 8008898:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800889a:	f107 031c 	add.w	r3, r7, #28
 800889e:	4619      	mov	r1, r3
 80088a0:	482b      	ldr	r0, [pc, #172]	@ (8008950 <HAL_TIM_MspPostInit+0x150>)
 80088a2:	f001 f889 	bl	80099b8 <HAL_GPIO_Init>
}
 80088a6:	e046      	b.n	8008936 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM9)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a29      	ldr	r2, [pc, #164]	@ (8008954 <HAL_TIM_MspPostInit+0x154>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d11e      	bne.n	80088f0 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80088b2:	2300      	movs	r3, #0
 80088b4:	613b      	str	r3, [r7, #16]
 80088b6:	4b23      	ldr	r3, [pc, #140]	@ (8008944 <HAL_TIM_MspPostInit+0x144>)
 80088b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088ba:	4a22      	ldr	r2, [pc, #136]	@ (8008944 <HAL_TIM_MspPostInit+0x144>)
 80088bc:	f043 0310 	orr.w	r3, r3, #16
 80088c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80088c2:	4b20      	ldr	r3, [pc, #128]	@ (8008944 <HAL_TIM_MspPostInit+0x144>)
 80088c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088c6:	f003 0310 	and.w	r3, r3, #16
 80088ca:	613b      	str	r3, [r7, #16]
 80088cc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Servo_3_Pin|Servo_4_Pin;
 80088ce:	2360      	movs	r3, #96	@ 0x60
 80088d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088d2:	2302      	movs	r3, #2
 80088d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088d6:	2300      	movs	r3, #0
 80088d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088da:	2300      	movs	r3, #0
 80088dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80088de:	2303      	movs	r3, #3
 80088e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80088e2:	f107 031c 	add.w	r3, r7, #28
 80088e6:	4619      	mov	r1, r3
 80088e8:	481b      	ldr	r0, [pc, #108]	@ (8008958 <HAL_TIM_MspPostInit+0x158>)
 80088ea:	f001 f865 	bl	80099b8 <HAL_GPIO_Init>
}
 80088ee:	e022      	b.n	8008936 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM10)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a19      	ldr	r2, [pc, #100]	@ (800895c <HAL_TIM_MspPostInit+0x15c>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d11d      	bne.n	8008936 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80088fa:	2300      	movs	r3, #0
 80088fc:	60fb      	str	r3, [r7, #12]
 80088fe:	4b11      	ldr	r3, [pc, #68]	@ (8008944 <HAL_TIM_MspPostInit+0x144>)
 8008900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008902:	4a10      	ldr	r2, [pc, #64]	@ (8008944 <HAL_TIM_MspPostInit+0x144>)
 8008904:	f043 0320 	orr.w	r3, r3, #32
 8008908:	6313      	str	r3, [r2, #48]	@ 0x30
 800890a:	4b0e      	ldr	r3, [pc, #56]	@ (8008944 <HAL_TIM_MspPostInit+0x144>)
 800890c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800890e:	f003 0320 	and.w	r3, r3, #32
 8008912:	60fb      	str	r3, [r7, #12]
 8008914:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Servo_5_Pin;
 8008916:	2340      	movs	r3, #64	@ 0x40
 8008918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800891a:	2302      	movs	r3, #2
 800891c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800891e:	2300      	movs	r3, #0
 8008920:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008922:	2300      	movs	r3, #0
 8008924:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8008926:	2303      	movs	r3, #3
 8008928:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Servo_5_GPIO_Port, &GPIO_InitStruct);
 800892a:	f107 031c 	add.w	r3, r7, #28
 800892e:	4619      	mov	r1, r3
 8008930:	480b      	ldr	r0, [pc, #44]	@ (8008960 <HAL_TIM_MspPostInit+0x160>)
 8008932:	f001 f841 	bl	80099b8 <HAL_GPIO_Init>
}
 8008936:	bf00      	nop
 8008938:	3730      	adds	r7, #48	@ 0x30
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}
 800893e:	bf00      	nop
 8008940:	40000c00 	.word	0x40000c00
 8008944:	40023800 	.word	0x40023800
 8008948:	40020000 	.word	0x40020000
 800894c:	40010400 	.word	0x40010400
 8008950:	40020800 	.word	0x40020800
 8008954:	40014000 	.word	0x40014000
 8008958:	40021000 	.word	0x40021000
 800895c:	40014400 	.word	0x40014400
 8008960:	40021400 	.word	0x40021400

08008964 <get_us_timestamp>:
// 
static float distance_buffer[MAX_ULTRASONIC_SENSORS][FILTER_SAMPLES] = {0};
static uint8_t buffer_index[MAX_ULTRASONIC_SENSORS] = {0};

// 
static uint32_t get_us_timestamp(void) {
 8008964:	b590      	push	{r4, r7, lr}
 8008966:	b085      	sub	sp, #20
 8008968:	af00      	add	r7, sp, #0
    // SysTick
    uint32_t ticks = SysTick->VAL;
 800896a:	4b0b      	ldr	r3, [pc, #44]	@ (8008998 <get_us_timestamp+0x34>)
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	60fb      	str	r3, [r7, #12]
    uint32_t ticks_per_us = SYSCLK_FREQ / 1000000;
 8008970:	23a8      	movs	r3, #168	@ 0xa8
 8008972:	60bb      	str	r3, [r7, #8]
    uint32_t us = (ticks / ticks_per_us) + (HAL_GetTick() * 1000);
 8008974:	68fa      	ldr	r2, [r7, #12]
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	fbb2 f4f3 	udiv	r4, r2, r3
 800897c:	f000 fe48 	bl	8009610 <HAL_GetTick>
 8008980:	4603      	mov	r3, r0
 8008982:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008986:	fb02 f303 	mul.w	r3, r2, r3
 800898a:	4423      	add	r3, r4
 800898c:	607b      	str	r3, [r7, #4]
    return us;
 800898e:	687b      	ldr	r3, [r7, #4]
}
 8008990:	4618      	mov	r0, r3
 8008992:	3714      	adds	r7, #20
 8008994:	46bd      	mov	sp, r7
 8008996:	bd90      	pop	{r4, r7, pc}
 8008998:	e000e010 	.word	0xe000e010

0800899c <HAL_GPIO_EXTI_Callback>:
            break;
    }
}

// Echo
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800899c:	b580      	push	{r7, lr}
 800899e:	b090      	sub	sp, #64	@ 0x40
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	4603      	mov	r3, r0
 80089a4:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < sensor_count; i++) {
 80089a6:	2300      	movs	r3, #0
 80089a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80089ac:	e0ee      	b.n	8008b8c <HAL_GPIO_EXTI_Callback+0x1f0>
        UltrasonicSensor* s = active_sensors[i];
 80089ae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80089b2:	4a7c      	ldr	r2, [pc, #496]	@ (8008ba4 <HAL_GPIO_EXTI_Callback+0x208>)
 80089b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        if (GPIO_Pin == s->echo_pin) {
 80089ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089bc:	899b      	ldrh	r3, [r3, #12]
 80089be:	88fa      	ldrh	r2, [r7, #6]
 80089c0:	429a      	cmp	r2, r3
 80089c2:	f040 80de 	bne.w	8008b82 <HAL_GPIO_EXTI_Callback+0x1e6>
            if (HAL_GPIO_ReadPin(s->echo_port, s->echo_pin)) {
 80089c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089c8:	689a      	ldr	r2, [r3, #8]
 80089ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089cc:	899b      	ldrh	r3, [r3, #12]
 80089ce:	4619      	mov	r1, r3
 80089d0:	4610      	mov	r0, r2
 80089d2:	f001 f98d 	bl	8009cf0 <HAL_GPIO_ReadPin>
 80089d6:	4603      	mov	r3, r0
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d005      	beq.n	80089e8 <HAL_GPIO_EXTI_Callback+0x4c>
                // 
                s->pulse_start = get_us_timestamp();
 80089dc:	f7ff ffc2 	bl	8008964 <get_us_timestamp>
 80089e0:	4602      	mov	r2, r0
 80089e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089e4:	615a      	str	r2, [r3, #20]
 80089e6:	e0cc      	b.n	8008b82 <HAL_GPIO_EXTI_Callback+0x1e6>
            } else {
                // 
                uint32_t end_time = get_us_timestamp();
 80089e8:	f7ff ffbc 	bl	8008964 <get_us_timestamp>
 80089ec:	62b8      	str	r0, [r7, #40]	@ 0x28
                uint32_t duration_us = end_time - s->pulse_start;
 80089ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089f0:	695b      	ldr	r3, [r3, #20]
 80089f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80089f4:	1ad3      	subs	r3, r2, r3
 80089f6:	627b      	str	r3, [r7, #36]	@ 0x24
                
                // 340m/s = 0.034cm/s
                float raw_distance = (duration_us * 0.034f) / 2.0f;
 80089f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089fa:	ee07 3a90 	vmov	s15, r3
 80089fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a02:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8008ba8 <HAL_GPIO_EXTI_Callback+0x20c>
 8008a06:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008a0a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008a0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008a12:	edc7 7a08 	vstr	s15, [r7, #32]
                
                // 
                if (raw_distance >= MIN_VALID_DISTANCE && raw_distance <= MAX_VALID_DISTANCE) {
 8008a16:	edd7 7a08 	vldr	s15, [r7, #32]
 8008a1a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8008a1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a26:	f2c0 8091 	blt.w	8008b4c <HAL_GPIO_EXTI_Callback+0x1b0>
 8008a2a:	edd7 7a08 	vldr	s15, [r7, #32]
 8008a2e:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8008bac <HAL_GPIO_EXTI_Callback+0x210>
 8008a32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a3a:	f200 8087 	bhi.w	8008b4c <HAL_GPIO_EXTI_Callback+0x1b0>
                    // 
                    distance_buffer[i][buffer_index[i]] = raw_distance;
 8008a3e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008a42:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008a46:	495a      	ldr	r1, [pc, #360]	@ (8008bb0 <HAL_GPIO_EXTI_Callback+0x214>)
 8008a48:	5ccb      	ldrb	r3, [r1, r3]
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	4959      	ldr	r1, [pc, #356]	@ (8008bb4 <HAL_GPIO_EXTI_Callback+0x218>)
 8008a4e:	4613      	mov	r3, r2
 8008a50:	009b      	lsls	r3, r3, #2
 8008a52:	4413      	add	r3, r2
 8008a54:	4403      	add	r3, r0
 8008a56:	009b      	lsls	r3, r3, #2
 8008a58:	440b      	add	r3, r1
 8008a5a:	6a3a      	ldr	r2, [r7, #32]
 8008a5c:	601a      	str	r2, [r3, #0]
                    buffer_index[i] = (buffer_index[i] + 1) % FILTER_SAMPLES;
 8008a5e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008a62:	4a53      	ldr	r2, [pc, #332]	@ (8008bb0 <HAL_GPIO_EXTI_Callback+0x214>)
 8008a64:	5cd3      	ldrb	r3, [r2, r3]
 8008a66:	1c5a      	adds	r2, r3, #1
 8008a68:	4b53      	ldr	r3, [pc, #332]	@ (8008bb8 <HAL_GPIO_EXTI_Callback+0x21c>)
 8008a6a:	fb83 1302 	smull	r1, r3, r3, r2
 8008a6e:	1059      	asrs	r1, r3, #1
 8008a70:	17d3      	asrs	r3, r2, #31
 8008a72:	1ac9      	subs	r1, r1, r3
 8008a74:	460b      	mov	r3, r1
 8008a76:	009b      	lsls	r3, r3, #2
 8008a78:	440b      	add	r3, r1
 8008a7a:	1ad1      	subs	r1, r2, r3
 8008a7c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008a80:	b2c9      	uxtb	r1, r1
 8008a82:	4a4b      	ldr	r2, [pc, #300]	@ (8008bb0 <HAL_GPIO_EXTI_Callback+0x214>)
 8008a84:	54d1      	strb	r1, [r2, r3]
                    
                    // 
                    float temp_buffer[FILTER_SAMPLES];
                    for (int j = 0; j < FILTER_SAMPLES; j++) {
 8008a86:	2300      	movs	r3, #0
 8008a88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a8a:	e013      	b.n	8008ab4 <HAL_GPIO_EXTI_Callback+0x118>
                        temp_buffer[j] = distance_buffer[i][j];
 8008a8c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008a90:	4948      	ldr	r1, [pc, #288]	@ (8008bb4 <HAL_GPIO_EXTI_Callback+0x218>)
 8008a92:	4613      	mov	r3, r2
 8008a94:	009b      	lsls	r3, r3, #2
 8008a96:	4413      	add	r3, r2
 8008a98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a9a:	4413      	add	r3, r2
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	440b      	add	r3, r1
 8008aa0:	681a      	ldr	r2, [r3, #0]
 8008aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa4:	009b      	lsls	r3, r3, #2
 8008aa6:	3340      	adds	r3, #64	@ 0x40
 8008aa8:	443b      	add	r3, r7
 8008aaa:	3b38      	subs	r3, #56	@ 0x38
 8008aac:	601a      	str	r2, [r3, #0]
                    for (int j = 0; j < FILTER_SAMPLES; j++) {
 8008aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ab0:	3301      	adds	r3, #1
 8008ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ab6:	2b04      	cmp	r3, #4
 8008ab8:	dde8      	ble.n	8008a8c <HAL_GPIO_EXTI_Callback+0xf0>
                    }
                    
                    // 
                    for (int j = 0; j < FILTER_SAMPLES - 1; j++) {
 8008aba:	2300      	movs	r3, #0
 8008abc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008abe:	e03e      	b.n	8008b3e <HAL_GPIO_EXTI_Callback+0x1a2>
                        for (int k = 0; k < FILTER_SAMPLES - j - 1; k++) {
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ac4:	e032      	b.n	8008b2c <HAL_GPIO_EXTI_Callback+0x190>
                            if (temp_buffer[k] > temp_buffer[k + 1]) {
 8008ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac8:	009b      	lsls	r3, r3, #2
 8008aca:	3340      	adds	r3, #64	@ 0x40
 8008acc:	443b      	add	r3, r7
 8008ace:	3b38      	subs	r3, #56	@ 0x38
 8008ad0:	ed93 7a00 	vldr	s14, [r3]
 8008ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad6:	3301      	adds	r3, #1
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	3340      	adds	r3, #64	@ 0x40
 8008adc:	443b      	add	r3, r7
 8008ade:	3b38      	subs	r3, #56	@ 0x38
 8008ae0:	edd3 7a00 	vldr	s15, [r3]
 8008ae4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008aec:	dd1b      	ble.n	8008b26 <HAL_GPIO_EXTI_Callback+0x18a>
                                float temp = temp_buffer[k];
 8008aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af0:	009b      	lsls	r3, r3, #2
 8008af2:	3340      	adds	r3, #64	@ 0x40
 8008af4:	443b      	add	r3, r7
 8008af6:	3b38      	subs	r3, #56	@ 0x38
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	61fb      	str	r3, [r7, #28]
                                temp_buffer[k] = temp_buffer[k + 1];
 8008afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008afe:	3301      	adds	r3, #1
 8008b00:	009b      	lsls	r3, r3, #2
 8008b02:	3340      	adds	r3, #64	@ 0x40
 8008b04:	443b      	add	r3, r7
 8008b06:	3b38      	subs	r3, #56	@ 0x38
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b0c:	009b      	lsls	r3, r3, #2
 8008b0e:	3340      	adds	r3, #64	@ 0x40
 8008b10:	443b      	add	r3, r7
 8008b12:	3b38      	subs	r3, #56	@ 0x38
 8008b14:	601a      	str	r2, [r3, #0]
                                temp_buffer[k + 1] = temp;
 8008b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b18:	3301      	adds	r3, #1
 8008b1a:	009b      	lsls	r3, r3, #2
 8008b1c:	3340      	adds	r3, #64	@ 0x40
 8008b1e:	443b      	add	r3, r7
 8008b20:	3b38      	subs	r3, #56	@ 0x38
 8008b22:	69fa      	ldr	r2, [r7, #28]
 8008b24:	601a      	str	r2, [r3, #0]
                        for (int k = 0; k < FILTER_SAMPLES - j - 1; k++) {
 8008b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b28:	3301      	adds	r3, #1
 8008b2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b2e:	f1c3 0304 	rsb	r3, r3, #4
 8008b32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b34:	429a      	cmp	r2, r3
 8008b36:	dbc6      	blt.n	8008ac6 <HAL_GPIO_EXTI_Callback+0x12a>
                    for (int j = 0; j < FILTER_SAMPLES - 1; j++) {
 8008b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b40:	2b03      	cmp	r3, #3
 8008b42:	ddbd      	ble.n	8008ac0 <HAL_GPIO_EXTI_Callback+0x124>
                            }
                        }
                    }
                    
                    // 
                    s->distance = temp_buffer[FILTER_SAMPLES / 2];
 8008b44:	693a      	ldr	r2, [r7, #16]
 8008b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b48:	619a      	str	r2, [r3, #24]
                if (raw_distance >= MIN_VALID_DISTANCE && raw_distance <= MAX_VALID_DISTANCE) {
 8008b4a:	e017      	b.n	8008b7c <HAL_GPIO_EXTI_Callback+0x1e0>
                } else {
                    // 
                    // 0
                    if (s->distance < MIN_VALID_DISTANCE || s->distance > MAX_VALID_DISTANCE) {
 8008b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b4e:	edd3 7a06 	vldr	s15, [r3, #24]
 8008b52:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8008b56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b5e:	d409      	bmi.n	8008b74 <HAL_GPIO_EXTI_Callback+0x1d8>
 8008b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b62:	edd3 7a06 	vldr	s15, [r3, #24]
 8008b66:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8008bac <HAL_GPIO_EXTI_Callback+0x210>
 8008b6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b72:	dd03      	ble.n	8008b7c <HAL_GPIO_EXTI_Callback+0x1e0>
                        s->distance = 0.0f;
 8008b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b76:	f04f 0200 	mov.w	r2, #0
 8008b7a:	619a      	str	r2, [r3, #24]
                    }
                }
                
                s->data_ready = 1;
 8008b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b7e:	2201      	movs	r2, #1
 8008b80:	771a      	strb	r2, [r3, #28]
    for (uint8_t i = 0; i < sensor_count; i++) {
 8008b82:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008b86:	3301      	adds	r3, #1
 8008b88:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8008bbc <HAL_GPIO_EXTI_Callback+0x220>)
 8008b8e:	781b      	ldrb	r3, [r3, #0]
 8008b90:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008b94:	429a      	cmp	r2, r3
 8008b96:	f4ff af0a 	bcc.w	80089ae <HAL_GPIO_EXTI_Callback+0x12>
            }
        }
    }
}
 8008b9a:	bf00      	nop
 8008b9c:	bf00      	nop
 8008b9e:	3740      	adds	r7, #64	@ 0x40
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}
 8008ba4:	200007c8 	.word	0x200007c8
 8008ba8:	3d0b4396 	.word	0x3d0b4396
 8008bac:	43c80000 	.word	0x43c80000
 8008bb0:	20000844 	.word	0x20000844
 8008bb4:	200007e0 	.word	0x200007e0
 8008bb8:	66666667 	.word	0x66666667
 8008bbc:	200007dc 	.word	0x200007dc

08008bc0 <US100_Init>:
#define US100_TIMEOUT_MS 300  // 300ms

// 
static float last_valid_distances[MAX_US100_SENSORS] = {0};

void US100_Init(US100Sensor* sensor, UART_HandleTypeDef* uart) {
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b082      	sub	sp, #8
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
 8008bc8:	6039      	str	r1, [r7, #0]
    if (us100_sensor_count >= MAX_US100_SENSORS) return;
 8008bca:	4b1c      	ldr	r3, [pc, #112]	@ (8008c3c <US100_Init+0x7c>)
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	2b04      	cmp	r3, #4
 8008bd0:	d82d      	bhi.n	8008c2e <US100_Init+0x6e>
    
    // 
    sensor->uart = uart;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	683a      	ldr	r2, [r7, #0]
 8008bd6:	601a      	str	r2, [r3, #0]
    
    // 
    sensor->state = US100_STATE_IDLE;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	711a      	strb	r2, [r3, #4]
    sensor->data_ready = 0;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2200      	movs	r2, #0
 8008be2:	749a      	strb	r2, [r3, #18]
    sensor->distance = 0.0f;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2200      	movs	r2, #0
 8008be8:	821a      	strh	r2, [r3, #16]
    sensor->rx_index = 0;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2200      	movs	r2, #0
 8008bee:	739a      	strb	r2, [r3, #14]
    
    // 
    active_sensors[us100_sensor_count++] = sensor;
 8008bf0:	4b12      	ldr	r3, [pc, #72]	@ (8008c3c <US100_Init+0x7c>)
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	1c5a      	adds	r2, r3, #1
 8008bf6:	b2d1      	uxtb	r1, r2
 8008bf8:	4a10      	ldr	r2, [pc, #64]	@ (8008c3c <US100_Init+0x7c>)
 8008bfa:	7011      	strb	r1, [r2, #0]
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	4a10      	ldr	r2, [pc, #64]	@ (8008c40 <US100_Init+0x80>)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    
    // 
    if (HAL_UART_GetState(uart) != HAL_UART_STATE_READY) {
 8008c06:	6838      	ldr	r0, [r7, #0]
 8008c08:	f004 faec 	bl	800d1e4 <HAL_UART_GetState>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	2b20      	cmp	r3, #32
 8008c10:	d005      	beq.n	8008c1e <US100_Init+0x5e>
        if (HAL_UART_Init(uart) != HAL_OK) {
 8008c12:	6838      	ldr	r0, [r7, #0]
 8008c14:	f003 ff34 	bl	800ca80 <HAL_UART_Init>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d109      	bne.n	8008c32 <US100_Init+0x72>
            return;
        }
    }
    
    // 
    HAL_UART_Receive_IT(uart, &sensor->rx_buffer[0], 1);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	330c      	adds	r3, #12
 8008c22:	2201      	movs	r2, #1
 8008c24:	4619      	mov	r1, r3
 8008c26:	6838      	ldr	r0, [r7, #0]
 8008c28:	f004 f805 	bl	800cc36 <HAL_UART_Receive_IT>
 8008c2c:	e002      	b.n	8008c34 <US100_Init+0x74>
    if (us100_sensor_count >= MAX_US100_SENSORS) return;
 8008c2e:	bf00      	nop
 8008c30:	e000      	b.n	8008c34 <US100_Init+0x74>
            return;
 8008c32:	bf00      	nop
}
 8008c34:	3708      	adds	r7, #8
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	20000860 	.word	0x20000860
 8008c40:	2000084c 	.word	0x2000084c

08008c44 <US100_StartMeasurement>:

void US100_StartMeasurement(US100Sensor* sensor) {
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b084      	sub	sp, #16
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
    if (sensor->state != US100_STATE_IDLE) {
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	791b      	ldrb	r3, [r3, #4]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d00d      	beq.n	8008c70 <US100_StartMeasurement+0x2c>
        sensor->state = US100_STATE_IDLE;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2200      	movs	r2, #0
 8008c58:	711a      	strb	r2, [r3, #4]
        sensor->rx_index = 0;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	739a      	strb	r2, [r3, #14]
        HAL_UART_Receive_IT(sensor->uart, &sensor->rx_buffer[0], 1);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6818      	ldr	r0, [r3, #0]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	330c      	adds	r3, #12
 8008c68:	2201      	movs	r2, #1
 8008c6a:	4619      	mov	r1, r3
 8008c6c:	f003 ffe3 	bl	800cc36 <HAL_UART_Receive_IT>
    }
    
    // 
    sensor->state = US100_STATE_SENDING;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2201      	movs	r2, #1
 8008c74:	711a      	strb	r2, [r3, #4]
    sensor->timestamp = HAL_GetTick();
 8008c76:	f000 fccb 	bl	8009610 <HAL_GetTick>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	609a      	str	r2, [r3, #8]
    
    // 
    uint8_t cmd = US100_CMD_READ_DISTANCE;
 8008c80:	2355      	movs	r3, #85	@ 0x55
 8008c82:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(sensor->uart, &cmd, 1, 100);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6818      	ldr	r0, [r3, #0]
 8008c88:	f107 010f 	add.w	r1, r7, #15
 8008c8c:	2364      	movs	r3, #100	@ 0x64
 8008c8e:	2201      	movs	r2, #1
 8008c90:	f003 ff46 	bl	800cb20 <HAL_UART_Transmit>
}
 8008c94:	bf00      	nop
 8008c96:	3710      	adds	r7, #16
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <US100_Update>:

void US100_Update(US100Sensor* sensor) {
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b084      	sub	sp, #16
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8008ca4:	f000 fcb4 	bl	8009610 <HAL_GetTick>
 8008ca8:	60f8      	str	r0, [r7, #12]
    
    switch (sensor->state) {
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	791b      	ldrb	r3, [r3, #4]
 8008cae:	2b03      	cmp	r3, #3
 8008cb0:	d029      	beq.n	8008d06 <US100_Update+0x6a>
 8008cb2:	2b03      	cmp	r3, #3
 8008cb4:	dc6b      	bgt.n	8008d8e <US100_Update+0xf2>
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d002      	beq.n	8008cc0 <US100_Update+0x24>
 8008cba:	2b02      	cmp	r3, #2
 8008cbc:	d00d      	beq.n	8008cda <US100_Update+0x3e>
                sensor->state = US100_STATE_IDLE;
            }
            break;
            
        default:
            break;
 8008cbe:	e066      	b.n	8008d8e <US100_Update+0xf2>
            if ((now - sensor->timestamp) >= 10) {
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	689b      	ldr	r3, [r3, #8]
 8008cc4:	68fa      	ldr	r2, [r7, #12]
 8008cc6:	1ad3      	subs	r3, r2, r3
 8008cc8:	2b09      	cmp	r3, #9
 8008cca:	d962      	bls.n	8008d92 <US100_Update+0xf6>
                sensor->state = US100_STATE_WAITING;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2202      	movs	r2, #2
 8008cd0:	711a      	strb	r2, [r3, #4]
                sensor->timestamp = now;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	68fa      	ldr	r2, [r7, #12]
 8008cd6:	609a      	str	r2, [r3, #8]
            break;
 8008cd8:	e05b      	b.n	8008d92 <US100_Update+0xf6>
            if ((now - sensor->timestamp) >= US100_TIMEOUT_MS) {
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	689b      	ldr	r3, [r3, #8]
 8008cde:	68fa      	ldr	r2, [r7, #12]
 8008ce0:	1ad3      	subs	r3, r2, r3
 8008ce2:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8008ce6:	d356      	bcc.n	8008d96 <US100_Update+0xfa>
                sensor->state = US100_STATE_IDLE;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2200      	movs	r2, #0
 8008cec:	711a      	strb	r2, [r3, #4]
                sensor->rx_index = 0;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	739a      	strb	r2, [r3, #14]
                HAL_UART_Receive_IT(sensor->uart, &sensor->rx_buffer[0], 1);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6818      	ldr	r0, [r3, #0]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	330c      	adds	r3, #12
 8008cfc:	2201      	movs	r2, #1
 8008cfe:	4619      	mov	r1, r3
 8008d00:	f003 ff99 	bl	800cc36 <HAL_UART_Receive_IT>
            break;
 8008d04:	e047      	b.n	8008d96 <US100_Update+0xfa>
            if (sensor->rx_index >= 2) {
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	7b9b      	ldrb	r3, [r3, #14]
 8008d0a:	2b01      	cmp	r3, #1
 8008d0c:	d945      	bls.n	8008d9a <US100_Update+0xfe>
                if (sensor->rx_buffer[0] == 0xFF && sensor->rx_buffer[1] == 0xFF) {
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	7b1b      	ldrb	r3, [r3, #12]
 8008d12:	2bff      	cmp	r3, #255	@ 0xff
 8008d14:	d112      	bne.n	8008d3c <US100_Update+0xa0>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	7b5b      	ldrb	r3, [r3, #13]
 8008d1a:	2bff      	cmp	r3, #255	@ 0xff
 8008d1c:	d10e      	bne.n	8008d3c <US100_Update+0xa0>
                    sensor->state = US100_STATE_IDLE;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	711a      	strb	r2, [r3, #4]
                    sensor->rx_index = 0;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2200      	movs	r2, #0
 8008d28:	739a      	strb	r2, [r3, #14]
                    HAL_UART_Receive_IT(sensor->uart, &sensor->rx_buffer[0], 1);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6818      	ldr	r0, [r3, #0]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	330c      	adds	r3, #12
 8008d32:	2201      	movs	r2, #1
 8008d34:	4619      	mov	r1, r3
 8008d36:	f003 ff7e 	bl	800cc36 <HAL_UART_Receive_IT>
                    return;
 8008d3a:	e02f      	b.n	8008d9c <US100_Update+0x100>
                uint16_t raw_distance = (sensor->rx_buffer[1] << 8) | sensor->rx_buffer[0];
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	7b5b      	ldrb	r3, [r3, #13]
 8008d40:	b21b      	sxth	r3, r3
 8008d42:	021b      	lsls	r3, r3, #8
 8008d44:	b21a      	sxth	r2, r3
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	7b1b      	ldrb	r3, [r3, #12]
 8008d4a:	b21b      	sxth	r3, r3
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	b21b      	sxth	r3, r3
 8008d50:	817b      	strh	r3, [r7, #10]
                if (raw_distance > 40000) {
 8008d52:	897b      	ldrh	r3, [r7, #10]
 8008d54:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d90e      	bls.n	8008d7a <US100_Update+0xde>
                    sensor->state = US100_STATE_IDLE;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	711a      	strb	r2, [r3, #4]
                    sensor->rx_index = 0;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2200      	movs	r2, #0
 8008d66:	739a      	strb	r2, [r3, #14]
                    HAL_UART_Receive_IT(sensor->uart, &sensor->rx_buffer[0], 1);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6818      	ldr	r0, [r3, #0]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	330c      	adds	r3, #12
 8008d70:	2201      	movs	r2, #1
 8008d72:	4619      	mov	r1, r3
 8008d74:	f003 ff5f 	bl	800cc36 <HAL_UART_Receive_IT>
                    return;
 8008d78:	e010      	b.n	8008d9c <US100_Update+0x100>
                sensor->distance = raw_distance;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	897a      	ldrh	r2, [r7, #10]
 8008d7e:	821a      	strh	r2, [r3, #16]
                sensor->data_ready = 1;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2201      	movs	r2, #1
 8008d84:	749a      	strb	r2, [r3, #18]
                sensor->state = US100_STATE_IDLE;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	711a      	strb	r2, [r3, #4]
            break;
 8008d8c:	e005      	b.n	8008d9a <US100_Update+0xfe>
            break;
 8008d8e:	bf00      	nop
 8008d90:	e004      	b.n	8008d9c <US100_Update+0x100>
            break;
 8008d92:	bf00      	nop
 8008d94:	e002      	b.n	8008d9c <US100_Update+0x100>
            break;
 8008d96:	bf00      	nop
 8008d98:	e000      	b.n	8008d9c <US100_Update+0x100>
            break;
 8008d9a:	bf00      	nop
    }
}
 8008d9c:	3710      	adds	r7, #16
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
	...

08008da4 <US100_UART_RxCpltCallback>:

void US100_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b084      	sub	sp, #16
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8008dac:	2300      	movs	r3, #0
 8008dae:	73fb      	strb	r3, [r7, #15]
 8008db0:	e026      	b.n	8008e00 <US100_UART_RxCpltCallback+0x5c>
        US100Sensor* s = active_sensors[i];
 8008db2:	7bfb      	ldrb	r3, [r7, #15]
 8008db4:	4a17      	ldr	r2, [pc, #92]	@ (8008e14 <US100_UART_RxCpltCallback+0x70>)
 8008db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008dba:	60bb      	str	r3, [r7, #8]
        
        if (huart == s->uart) {
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	687a      	ldr	r2, [r7, #4]
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d119      	bne.n	8008dfa <US100_UART_RxCpltCallback+0x56>
            s->rx_index++;
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	7b9b      	ldrb	r3, [r3, #14]
 8008dca:	3301      	adds	r3, #1
 8008dcc:	b2da      	uxtb	r2, r3
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	739a      	strb	r2, [r3, #14]
            
            if (s->rx_index >= 2) {
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	7b9b      	ldrb	r3, [r3, #14]
 8008dd6:	2b01      	cmp	r3, #1
 8008dd8:	d903      	bls.n	8008de2 <US100_UART_RxCpltCallback+0x3e>
                s->state = US100_STATE_RECEIVING;
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	2203      	movs	r2, #3
 8008dde:	711a      	strb	r2, [r3, #4]
            } else {
                HAL_UART_Receive_IT(huart, &s->rx_buffer[s->rx_index], 1);
            }
            
            break;
 8008de0:	e014      	b.n	8008e0c <US100_UART_RxCpltCallback+0x68>
                HAL_UART_Receive_IT(huart, &s->rx_buffer[s->rx_index], 1);
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	7b9b      	ldrb	r3, [r3, #14]
 8008de6:	3308      	adds	r3, #8
 8008de8:	68ba      	ldr	r2, [r7, #8]
 8008dea:	4413      	add	r3, r2
 8008dec:	3304      	adds	r3, #4
 8008dee:	2201      	movs	r2, #1
 8008df0:	4619      	mov	r1, r3
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f003 ff1f 	bl	800cc36 <HAL_UART_Receive_IT>
            break;
 8008df8:	e008      	b.n	8008e0c <US100_UART_RxCpltCallback+0x68>
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8008dfa:	7bfb      	ldrb	r3, [r7, #15]
 8008dfc:	3301      	adds	r3, #1
 8008dfe:	73fb      	strb	r3, [r7, #15]
 8008e00:	4b05      	ldr	r3, [pc, #20]	@ (8008e18 <US100_UART_RxCpltCallback+0x74>)
 8008e02:	781b      	ldrb	r3, [r3, #0]
 8008e04:	7bfa      	ldrb	r2, [r7, #15]
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d3d3      	bcc.n	8008db2 <US100_UART_RxCpltCallback+0xe>
        }
    }
}
 8008e0a:	bf00      	nop
 8008e0c:	bf00      	nop
 8008e0e:	3710      	adds	r7, #16
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}
 8008e14:	2000084c 	.word	0x2000084c
 8008e18:	20000860 	.word	0x20000860

08008e1c <US100_GetDistance>:

float US100_GetDistance(US100Sensor* sensor) {
 8008e1c:	b480      	push	{r7}
 8008e1e:	b083      	sub	sp, #12
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
    if (sensor->data_ready) {
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	7c9b      	ldrb	r3, [r3, #18]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d009      	beq.n	8008e40 <US100_GetDistance+0x24>
        sensor->data_ready = 0;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	749a      	strb	r2, [r3, #18]
        return sensor->distance;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	8a1b      	ldrh	r3, [r3, #16]
 8008e36:	ee07 3a90 	vmov	s15, r3
 8008e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e3e:	e001      	b.n	8008e44 <US100_GetDistance+0x28>
    }
    return -1.0f; // 
 8008e40:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
}
 8008e44:	eeb0 0a67 	vmov.f32	s0, s15
 8008e48:	370c      	adds	r7, #12
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr
	...

08008e54 <US100_GetAllValidDistances>:

void US100_GetAllValidDistances(float* distances) {
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b086      	sub	sp, #24
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
    // 
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	75fb      	strb	r3, [r7, #23]
 8008e60:	e009      	b.n	8008e76 <US100_GetAllValidDistances+0x22>
        US100_Update(active_sensors[i]);
 8008e62:	7dfb      	ldrb	r3, [r7, #23]
 8008e64:	4a4c      	ldr	r2, [pc, #304]	@ (8008f98 <US100_GetAllValidDistances+0x144>)
 8008e66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f7ff ff16 	bl	8008c9c <US100_Update>
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8008e70:	7dfb      	ldrb	r3, [r7, #23]
 8008e72:	3301      	adds	r3, #1
 8008e74:	75fb      	strb	r3, [r7, #23]
 8008e76:	4b49      	ldr	r3, [pc, #292]	@ (8008f9c <US100_GetAllValidDistances+0x148>)
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	7dfa      	ldrb	r2, [r7, #23]
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d3f0      	bcc.n	8008e62 <US100_GetAllValidDistances+0xe>
    }
    
    // 
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8008e80:	2300      	movs	r3, #0
 8008e82:	75bb      	strb	r3, [r7, #22]
 8008e84:	e022      	b.n	8008ecc <US100_GetAllValidDistances+0x78>
        float current_distance = US100_GetDistance(active_sensors[i]);
 8008e86:	7dbb      	ldrb	r3, [r7, #22]
 8008e88:	4a43      	ldr	r2, [pc, #268]	@ (8008f98 <US100_GetAllValidDistances+0x144>)
 8008e8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f7ff ffc4 	bl	8008e1c <US100_GetDistance>
 8008e94:	ed87 0a02 	vstr	s0, [r7, #8]
        if (current_distance > 0) {
 8008e98:	edd7 7a02 	vldr	s15, [r7, #8]
 8008e9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ea4:	dd05      	ble.n	8008eb2 <US100_GetAllValidDistances+0x5e>
            last_valid_distances[i] = current_distance;
 8008ea6:	7dbb      	ldrb	r3, [r7, #22]
 8008ea8:	4a3d      	ldr	r2, [pc, #244]	@ (8008fa0 <US100_GetAllValidDistances+0x14c>)
 8008eaa:	009b      	lsls	r3, r3, #2
 8008eac:	4413      	add	r3, r2
 8008eae:	68ba      	ldr	r2, [r7, #8]
 8008eb0:	601a      	str	r2, [r3, #0]
        }
        distances[i] = last_valid_distances[i];
 8008eb2:	7dba      	ldrb	r2, [r7, #22]
 8008eb4:	7dbb      	ldrb	r3, [r7, #22]
 8008eb6:	009b      	lsls	r3, r3, #2
 8008eb8:	6879      	ldr	r1, [r7, #4]
 8008eba:	440b      	add	r3, r1
 8008ebc:	4938      	ldr	r1, [pc, #224]	@ (8008fa0 <US100_GetAllValidDistances+0x14c>)
 8008ebe:	0092      	lsls	r2, r2, #2
 8008ec0:	440a      	add	r2, r1
 8008ec2:	6812      	ldr	r2, [r2, #0]
 8008ec4:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8008ec6:	7dbb      	ldrb	r3, [r7, #22]
 8008ec8:	3301      	adds	r3, #1
 8008eca:	75bb      	strb	r3, [r7, #22]
 8008ecc:	4b33      	ldr	r3, [pc, #204]	@ (8008f9c <US100_GetAllValidDistances+0x148>)
 8008ece:	781b      	ldrb	r3, [r3, #0]
 8008ed0:	7dba      	ldrb	r2, [r7, #22]
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d3d7      	bcc.n	8008e86 <US100_GetAllValidDistances+0x32>
    }
    
    // 
    uint8_t all_valid = 1;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	757b      	strb	r3, [r7, #21]
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8008eda:	2300      	movs	r3, #0
 8008edc:	753b      	strb	r3, [r7, #20]
 8008ede:	e010      	b.n	8008f02 <US100_GetAllValidDistances+0xae>
        if (distances[i] <= 0) {
 8008ee0:	7d3b      	ldrb	r3, [r7, #20]
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	4413      	add	r3, r2
 8008ee8:	edd3 7a00 	vldr	s15, [r3]
 8008eec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ef4:	d802      	bhi.n	8008efc <US100_GetAllValidDistances+0xa8>
            all_valid = 0;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	757b      	strb	r3, [r7, #21]
            break;
 8008efa:	e007      	b.n	8008f0c <US100_GetAllValidDistances+0xb8>
    for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8008efc:	7d3b      	ldrb	r3, [r7, #20]
 8008efe:	3301      	adds	r3, #1
 8008f00:	753b      	strb	r3, [r7, #20]
 8008f02:	4b26      	ldr	r3, [pc, #152]	@ (8008f9c <US100_GetAllValidDistances+0x148>)
 8008f04:	781b      	ldrb	r3, [r3, #0]
 8008f06:	7d3a      	ldrb	r2, [r7, #20]
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	d3e9      	bcc.n	8008ee0 <US100_GetAllValidDistances+0x8c>
        }
    }
    
    // 
    if (all_valid) {
 8008f0c:	7d7b      	ldrb	r3, [r7, #21]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d012      	beq.n	8008f38 <US100_GetAllValidDistances+0xe4>
        for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8008f12:	2300      	movs	r3, #0
 8008f14:	74fb      	strb	r3, [r7, #19]
 8008f16:	e009      	b.n	8008f2c <US100_GetAllValidDistances+0xd8>
            US100_StartMeasurement(active_sensors[i]);
 8008f18:	7cfb      	ldrb	r3, [r7, #19]
 8008f1a:	4a1f      	ldr	r2, [pc, #124]	@ (8008f98 <US100_GetAllValidDistances+0x144>)
 8008f1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f20:	4618      	mov	r0, r3
 8008f22:	f7ff fe8f 	bl	8008c44 <US100_StartMeasurement>
        for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8008f26:	7cfb      	ldrb	r3, [r7, #19]
 8008f28:	3301      	adds	r3, #1
 8008f2a:	74fb      	strb	r3, [r7, #19]
 8008f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8008f9c <US100_GetAllValidDistances+0x148>)
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	7cfa      	ldrb	r2, [r7, #19]
 8008f32:	429a      	cmp	r2, r3
 8008f34:	d3f0      	bcc.n	8008f18 <US100_GetAllValidDistances+0xc4>
            }
            
            last_measurement_time = current_time;
        }
    }
}
 8008f36:	e02a      	b.n	8008f8e <US100_GetAllValidDistances+0x13a>
        uint32_t current_time = HAL_GetTick();
 8008f38:	f000 fb6a 	bl	8009610 <HAL_GetTick>
 8008f3c:	60f8      	str	r0, [r7, #12]
        if (current_time - last_measurement_time > 30) {
 8008f3e:	4b19      	ldr	r3, [pc, #100]	@ (8008fa4 <US100_GetAllValidDistances+0x150>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	68fa      	ldr	r2, [r7, #12]
 8008f44:	1ad3      	subs	r3, r2, r3
 8008f46:	2b1e      	cmp	r3, #30
 8008f48:	d921      	bls.n	8008f8e <US100_GetAllValidDistances+0x13a>
            timeout_count++;
 8008f4a:	4b17      	ldr	r3, [pc, #92]	@ (8008fa8 <US100_GetAllValidDistances+0x154>)
 8008f4c:	781b      	ldrb	r3, [r3, #0]
 8008f4e:	3301      	adds	r3, #1
 8008f50:	b2da      	uxtb	r2, r3
 8008f52:	4b15      	ldr	r3, [pc, #84]	@ (8008fa8 <US100_GetAllValidDistances+0x154>)
 8008f54:	701a      	strb	r2, [r3, #0]
            if (timeout_count >= 3) {
 8008f56:	4b14      	ldr	r3, [pc, #80]	@ (8008fa8 <US100_GetAllValidDistances+0x154>)
 8008f58:	781b      	ldrb	r3, [r3, #0]
 8008f5a:	2b02      	cmp	r3, #2
 8008f5c:	d914      	bls.n	8008f88 <US100_GetAllValidDistances+0x134>
                for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8008f5e:	2300      	movs	r3, #0
 8008f60:	74bb      	strb	r3, [r7, #18]
 8008f62:	e009      	b.n	8008f78 <US100_GetAllValidDistances+0x124>
                    US100_StartMeasurement(active_sensors[i]);
 8008f64:	7cbb      	ldrb	r3, [r7, #18]
 8008f66:	4a0c      	ldr	r2, [pc, #48]	@ (8008f98 <US100_GetAllValidDistances+0x144>)
 8008f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f7ff fe69 	bl	8008c44 <US100_StartMeasurement>
                for (uint8_t i = 0; i < us100_sensor_count; i++) {
 8008f72:	7cbb      	ldrb	r3, [r7, #18]
 8008f74:	3301      	adds	r3, #1
 8008f76:	74bb      	strb	r3, [r7, #18]
 8008f78:	4b08      	ldr	r3, [pc, #32]	@ (8008f9c <US100_GetAllValidDistances+0x148>)
 8008f7a:	781b      	ldrb	r3, [r3, #0]
 8008f7c:	7cba      	ldrb	r2, [r7, #18]
 8008f7e:	429a      	cmp	r2, r3
 8008f80:	d3f0      	bcc.n	8008f64 <US100_GetAllValidDistances+0x110>
                timeout_count = 0;
 8008f82:	4b09      	ldr	r3, [pc, #36]	@ (8008fa8 <US100_GetAllValidDistances+0x154>)
 8008f84:	2200      	movs	r2, #0
 8008f86:	701a      	strb	r2, [r3, #0]
            last_measurement_time = current_time;
 8008f88:	4a06      	ldr	r2, [pc, #24]	@ (8008fa4 <US100_GetAllValidDistances+0x150>)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	6013      	str	r3, [r2, #0]
}
 8008f8e:	bf00      	nop
 8008f90:	3718      	adds	r7, #24
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}
 8008f96:	bf00      	nop
 8008f98:	2000084c 	.word	0x2000084c
 8008f9c:	20000860 	.word	0x20000860
 8008fa0:	20000864 	.word	0x20000864
 8008fa4:	20000878 	.word	0x20000878
 8008fa8:	2000087c 	.word	0x2000087c

08008fac <MX_UART4_Init>:
UART_HandleTypeDef huart3;
UART_HandleTypeDef huart6;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8008fb0:	4b11      	ldr	r3, [pc, #68]	@ (8008ff8 <MX_UART4_Init+0x4c>)
 8008fb2:	4a12      	ldr	r2, [pc, #72]	@ (8008ffc <MX_UART4_Init+0x50>)
 8008fb4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8008fb6:	4b10      	ldr	r3, [pc, #64]	@ (8008ff8 <MX_UART4_Init+0x4c>)
 8008fb8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8008fbc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8008fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8008ff8 <MX_UART4_Init+0x4c>)
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8008fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8008ff8 <MX_UART4_Init+0x4c>)
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8008fca:	4b0b      	ldr	r3, [pc, #44]	@ (8008ff8 <MX_UART4_Init+0x4c>)
 8008fcc:	2200      	movs	r2, #0
 8008fce:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8008fd0:	4b09      	ldr	r3, [pc, #36]	@ (8008ff8 <MX_UART4_Init+0x4c>)
 8008fd2:	220c      	movs	r2, #12
 8008fd4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008fd6:	4b08      	ldr	r3, [pc, #32]	@ (8008ff8 <MX_UART4_Init+0x4c>)
 8008fd8:	2200      	movs	r2, #0
 8008fda:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8008fdc:	4b06      	ldr	r3, [pc, #24]	@ (8008ff8 <MX_UART4_Init+0x4c>)
 8008fde:	2200      	movs	r2, #0
 8008fe0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8008fe2:	4805      	ldr	r0, [pc, #20]	@ (8008ff8 <MX_UART4_Init+0x4c>)
 8008fe4:	f003 fd4c 	bl	800ca80 <HAL_UART_Init>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d001      	beq.n	8008ff2 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8008fee:	f7fd fed9 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8008ff2:	bf00      	nop
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	bf00      	nop
 8008ff8:	20000880 	.word	0x20000880
 8008ffc:	40004c00 	.word	0x40004c00

08009000 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8009004:	4b11      	ldr	r3, [pc, #68]	@ (800904c <MX_UART5_Init+0x4c>)
 8009006:	4a12      	ldr	r2, [pc, #72]	@ (8009050 <MX_UART5_Init+0x50>)
 8009008:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 800900a:	4b10      	ldr	r3, [pc, #64]	@ (800904c <MX_UART5_Init+0x4c>)
 800900c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8009010:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8009012:	4b0e      	ldr	r3, [pc, #56]	@ (800904c <MX_UART5_Init+0x4c>)
 8009014:	2200      	movs	r2, #0
 8009016:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8009018:	4b0c      	ldr	r3, [pc, #48]	@ (800904c <MX_UART5_Init+0x4c>)
 800901a:	2200      	movs	r2, #0
 800901c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800901e:	4b0b      	ldr	r3, [pc, #44]	@ (800904c <MX_UART5_Init+0x4c>)
 8009020:	2200      	movs	r2, #0
 8009022:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8009024:	4b09      	ldr	r3, [pc, #36]	@ (800904c <MX_UART5_Init+0x4c>)
 8009026:	220c      	movs	r2, #12
 8009028:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800902a:	4b08      	ldr	r3, [pc, #32]	@ (800904c <MX_UART5_Init+0x4c>)
 800902c:	2200      	movs	r2, #0
 800902e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8009030:	4b06      	ldr	r3, [pc, #24]	@ (800904c <MX_UART5_Init+0x4c>)
 8009032:	2200      	movs	r2, #0
 8009034:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8009036:	4805      	ldr	r0, [pc, #20]	@ (800904c <MX_UART5_Init+0x4c>)
 8009038:	f003 fd22 	bl	800ca80 <HAL_UART_Init>
 800903c:	4603      	mov	r3, r0
 800903e:	2b00      	cmp	r3, #0
 8009040:	d001      	beq.n	8009046 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8009042:	f7fd feaf 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8009046:	bf00      	nop
 8009048:	bd80      	pop	{r7, pc}
 800904a:	bf00      	nop
 800904c:	200008c8 	.word	0x200008c8
 8009050:	40005000 	.word	0x40005000

08009054 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8009058:	4b11      	ldr	r3, [pc, #68]	@ (80090a0 <MX_USART1_UART_Init+0x4c>)
 800905a:	4a12      	ldr	r2, [pc, #72]	@ (80090a4 <MX_USART1_UART_Init+0x50>)
 800905c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800905e:	4b10      	ldr	r3, [pc, #64]	@ (80090a0 <MX_USART1_UART_Init+0x4c>)
 8009060:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8009064:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009066:	4b0e      	ldr	r3, [pc, #56]	@ (80090a0 <MX_USART1_UART_Init+0x4c>)
 8009068:	2200      	movs	r2, #0
 800906a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800906c:	4b0c      	ldr	r3, [pc, #48]	@ (80090a0 <MX_USART1_UART_Init+0x4c>)
 800906e:	2200      	movs	r2, #0
 8009070:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8009072:	4b0b      	ldr	r3, [pc, #44]	@ (80090a0 <MX_USART1_UART_Init+0x4c>)
 8009074:	2200      	movs	r2, #0
 8009076:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8009078:	4b09      	ldr	r3, [pc, #36]	@ (80090a0 <MX_USART1_UART_Init+0x4c>)
 800907a:	220c      	movs	r2, #12
 800907c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800907e:	4b08      	ldr	r3, [pc, #32]	@ (80090a0 <MX_USART1_UART_Init+0x4c>)
 8009080:	2200      	movs	r2, #0
 8009082:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009084:	4b06      	ldr	r3, [pc, #24]	@ (80090a0 <MX_USART1_UART_Init+0x4c>)
 8009086:	2200      	movs	r2, #0
 8009088:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800908a:	4805      	ldr	r0, [pc, #20]	@ (80090a0 <MX_USART1_UART_Init+0x4c>)
 800908c:	f003 fcf8 	bl	800ca80 <HAL_UART_Init>
 8009090:	4603      	mov	r3, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	d001      	beq.n	800909a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8009096:	f7fd fe85 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800909a:	bf00      	nop
 800909c:	bd80      	pop	{r7, pc}
 800909e:	bf00      	nop
 80090a0:	20000910 	.word	0x20000910
 80090a4:	40011000 	.word	0x40011000

080090a8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80090ac:	4b11      	ldr	r3, [pc, #68]	@ (80090f4 <MX_USART2_UART_Init+0x4c>)
 80090ae:	4a12      	ldr	r2, [pc, #72]	@ (80090f8 <MX_USART2_UART_Init+0x50>)
 80090b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80090b2:	4b10      	ldr	r3, [pc, #64]	@ (80090f4 <MX_USART2_UART_Init+0x4c>)
 80090b4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80090b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80090ba:	4b0e      	ldr	r3, [pc, #56]	@ (80090f4 <MX_USART2_UART_Init+0x4c>)
 80090bc:	2200      	movs	r2, #0
 80090be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80090c0:	4b0c      	ldr	r3, [pc, #48]	@ (80090f4 <MX_USART2_UART_Init+0x4c>)
 80090c2:	2200      	movs	r2, #0
 80090c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80090c6:	4b0b      	ldr	r3, [pc, #44]	@ (80090f4 <MX_USART2_UART_Init+0x4c>)
 80090c8:	2200      	movs	r2, #0
 80090ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80090cc:	4b09      	ldr	r3, [pc, #36]	@ (80090f4 <MX_USART2_UART_Init+0x4c>)
 80090ce:	220c      	movs	r2, #12
 80090d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80090d2:	4b08      	ldr	r3, [pc, #32]	@ (80090f4 <MX_USART2_UART_Init+0x4c>)
 80090d4:	2200      	movs	r2, #0
 80090d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80090d8:	4b06      	ldr	r3, [pc, #24]	@ (80090f4 <MX_USART2_UART_Init+0x4c>)
 80090da:	2200      	movs	r2, #0
 80090dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80090de:	4805      	ldr	r0, [pc, #20]	@ (80090f4 <MX_USART2_UART_Init+0x4c>)
 80090e0:	f003 fcce 	bl	800ca80 <HAL_UART_Init>
 80090e4:	4603      	mov	r3, r0
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d001      	beq.n	80090ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80090ea:	f7fd fe5b 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80090ee:	bf00      	nop
 80090f0:	bd80      	pop	{r7, pc}
 80090f2:	bf00      	nop
 80090f4:	20000958 	.word	0x20000958
 80090f8:	40004400 	.word	0x40004400

080090fc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8009100:	4b11      	ldr	r3, [pc, #68]	@ (8009148 <MX_USART3_UART_Init+0x4c>)
 8009102:	4a12      	ldr	r2, [pc, #72]	@ (800914c <MX_USART3_UART_Init+0x50>)
 8009104:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8009106:	4b10      	ldr	r3, [pc, #64]	@ (8009148 <MX_USART3_UART_Init+0x4c>)
 8009108:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800910c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800910e:	4b0e      	ldr	r3, [pc, #56]	@ (8009148 <MX_USART3_UART_Init+0x4c>)
 8009110:	2200      	movs	r2, #0
 8009112:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8009114:	4b0c      	ldr	r3, [pc, #48]	@ (8009148 <MX_USART3_UART_Init+0x4c>)
 8009116:	2200      	movs	r2, #0
 8009118:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800911a:	4b0b      	ldr	r3, [pc, #44]	@ (8009148 <MX_USART3_UART_Init+0x4c>)
 800911c:	2200      	movs	r2, #0
 800911e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8009120:	4b09      	ldr	r3, [pc, #36]	@ (8009148 <MX_USART3_UART_Init+0x4c>)
 8009122:	220c      	movs	r2, #12
 8009124:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009126:	4b08      	ldr	r3, [pc, #32]	@ (8009148 <MX_USART3_UART_Init+0x4c>)
 8009128:	2200      	movs	r2, #0
 800912a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800912c:	4b06      	ldr	r3, [pc, #24]	@ (8009148 <MX_USART3_UART_Init+0x4c>)
 800912e:	2200      	movs	r2, #0
 8009130:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8009132:	4805      	ldr	r0, [pc, #20]	@ (8009148 <MX_USART3_UART_Init+0x4c>)
 8009134:	f003 fca4 	bl	800ca80 <HAL_UART_Init>
 8009138:	4603      	mov	r3, r0
 800913a:	2b00      	cmp	r3, #0
 800913c:	d001      	beq.n	8009142 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800913e:	f7fd fe31 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8009142:	bf00      	nop
 8009144:	bd80      	pop	{r7, pc}
 8009146:	bf00      	nop
 8009148:	200009a0 	.word	0x200009a0
 800914c:	40004800 	.word	0x40004800

08009150 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8009154:	4b11      	ldr	r3, [pc, #68]	@ (800919c <MX_USART6_UART_Init+0x4c>)
 8009156:	4a12      	ldr	r2, [pc, #72]	@ (80091a0 <MX_USART6_UART_Init+0x50>)
 8009158:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800915a:	4b10      	ldr	r3, [pc, #64]	@ (800919c <MX_USART6_UART_Init+0x4c>)
 800915c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8009160:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8009162:	4b0e      	ldr	r3, [pc, #56]	@ (800919c <MX_USART6_UART_Init+0x4c>)
 8009164:	2200      	movs	r2, #0
 8009166:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8009168:	4b0c      	ldr	r3, [pc, #48]	@ (800919c <MX_USART6_UART_Init+0x4c>)
 800916a:	2200      	movs	r2, #0
 800916c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800916e:	4b0b      	ldr	r3, [pc, #44]	@ (800919c <MX_USART6_UART_Init+0x4c>)
 8009170:	2200      	movs	r2, #0
 8009172:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8009174:	4b09      	ldr	r3, [pc, #36]	@ (800919c <MX_USART6_UART_Init+0x4c>)
 8009176:	220c      	movs	r2, #12
 8009178:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800917a:	4b08      	ldr	r3, [pc, #32]	@ (800919c <MX_USART6_UART_Init+0x4c>)
 800917c:	2200      	movs	r2, #0
 800917e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8009180:	4b06      	ldr	r3, [pc, #24]	@ (800919c <MX_USART6_UART_Init+0x4c>)
 8009182:	2200      	movs	r2, #0
 8009184:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8009186:	4805      	ldr	r0, [pc, #20]	@ (800919c <MX_USART6_UART_Init+0x4c>)
 8009188:	f003 fc7a 	bl	800ca80 <HAL_UART_Init>
 800918c:	4603      	mov	r3, r0
 800918e:	2b00      	cmp	r3, #0
 8009190:	d001      	beq.n	8009196 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8009192:	f7fd fe07 	bl	8006da4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8009196:	bf00      	nop
 8009198:	bd80      	pop	{r7, pc}
 800919a:	bf00      	nop
 800919c:	200009e8 	.word	0x200009e8
 80091a0:	40011400 	.word	0x40011400

080091a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b094      	sub	sp, #80	@ 0x50
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80091ac:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80091b0:	2200      	movs	r2, #0
 80091b2:	601a      	str	r2, [r3, #0]
 80091b4:	605a      	str	r2, [r3, #4]
 80091b6:	609a      	str	r2, [r3, #8]
 80091b8:	60da      	str	r2, [r3, #12]
 80091ba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4aa0      	ldr	r2, [pc, #640]	@ (8009444 <HAL_UART_MspInit+0x2a0>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d135      	bne.n	8009232 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80091c6:	2300      	movs	r3, #0
 80091c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80091ca:	4b9f      	ldr	r3, [pc, #636]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80091cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ce:	4a9e      	ldr	r2, [pc, #632]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80091d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80091d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80091d6:	4b9c      	ldr	r3, [pc, #624]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80091d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80091de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80091e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80091e2:	2300      	movs	r3, #0
 80091e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80091e6:	4b98      	ldr	r3, [pc, #608]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80091e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091ea:	4a97      	ldr	r2, [pc, #604]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80091ec:	f043 0304 	orr.w	r3, r3, #4
 80091f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80091f2:	4b95      	ldr	r3, [pc, #596]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80091f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091f6:	f003 0304 	and.w	r3, r3, #4
 80091fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80091fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = TX_1_Pin|RX_1_Pin;
 80091fe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8009202:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009204:	2302      	movs	r3, #2
 8009206:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009208:	2300      	movs	r3, #0
 800920a:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800920c:	2303      	movs	r3, #3
 800920e:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8009210:	2308      	movs	r3, #8
 8009212:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009214:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8009218:	4619      	mov	r1, r3
 800921a:	488c      	ldr	r0, [pc, #560]	@ (800944c <HAL_UART_MspInit+0x2a8>)
 800921c:	f000 fbcc 	bl	80099b8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8009220:	2200      	movs	r2, #0
 8009222:	2100      	movs	r1, #0
 8009224:	2034      	movs	r0, #52	@ 0x34
 8009226:	f000 fafe 	bl	8009826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800922a:	2034      	movs	r0, #52	@ 0x34
 800922c:	f000 fb17 	bl	800985e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8009230:	e154      	b.n	80094dc <HAL_UART_MspInit+0x338>
  else if(uartHandle->Instance==UART5)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a86      	ldr	r2, [pc, #536]	@ (8009450 <HAL_UART_MspInit+0x2ac>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d153      	bne.n	80092e4 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 800923c:	2300      	movs	r3, #0
 800923e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009240:	4b81      	ldr	r3, [pc, #516]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 8009242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009244:	4a80      	ldr	r2, [pc, #512]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 8009246:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800924a:	6413      	str	r3, [r2, #64]	@ 0x40
 800924c:	4b7e      	ldr	r3, [pc, #504]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 800924e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009250:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009254:	633b      	str	r3, [r7, #48]	@ 0x30
 8009256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009258:	2300      	movs	r3, #0
 800925a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800925c:	4b7a      	ldr	r3, [pc, #488]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 800925e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009260:	4a79      	ldr	r2, [pc, #484]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 8009262:	f043 0304 	orr.w	r3, r3, #4
 8009266:	6313      	str	r3, [r2, #48]	@ 0x30
 8009268:	4b77      	ldr	r3, [pc, #476]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 800926a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800926c:	f003 0304 	and.w	r3, r3, #4
 8009270:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009274:	2300      	movs	r3, #0
 8009276:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009278:	4b73      	ldr	r3, [pc, #460]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 800927a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800927c:	4a72      	ldr	r2, [pc, #456]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 800927e:	f043 0308 	orr.w	r3, r3, #8
 8009282:	6313      	str	r3, [r2, #48]	@ 0x30
 8009284:	4b70      	ldr	r3, [pc, #448]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 8009286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009288:	f003 0308 	and.w	r3, r3, #8
 800928c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800928e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8009290:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009294:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009296:	2302      	movs	r3, #2
 8009298:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800929a:	2300      	movs	r3, #0
 800929c:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800929e:	2303      	movs	r3, #3
 80092a0:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80092a2:	2308      	movs	r3, #8
 80092a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80092a6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80092aa:	4619      	mov	r1, r3
 80092ac:	4867      	ldr	r0, [pc, #412]	@ (800944c <HAL_UART_MspInit+0x2a8>)
 80092ae:	f000 fb83 	bl	80099b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80092b2:	2304      	movs	r3, #4
 80092b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80092b6:	2302      	movs	r3, #2
 80092b8:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092ba:	2300      	movs	r3, #0
 80092bc:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80092be:	2303      	movs	r3, #3
 80092c0:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80092c2:	2308      	movs	r3, #8
 80092c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80092c6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80092ca:	4619      	mov	r1, r3
 80092cc:	4861      	ldr	r0, [pc, #388]	@ (8009454 <HAL_UART_MspInit+0x2b0>)
 80092ce:	f000 fb73 	bl	80099b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80092d2:	2200      	movs	r2, #0
 80092d4:	2100      	movs	r1, #0
 80092d6:	2035      	movs	r0, #53	@ 0x35
 80092d8:	f000 faa5 	bl	8009826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80092dc:	2035      	movs	r0, #53	@ 0x35
 80092de:	f000 fabe 	bl	800985e <HAL_NVIC_EnableIRQ>
}
 80092e2:	e0fb      	b.n	80094dc <HAL_UART_MspInit+0x338>
  else if(uartHandle->Instance==USART1)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4a5b      	ldr	r2, [pc, #364]	@ (8009458 <HAL_UART_MspInit+0x2b4>)
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d135      	bne.n	800935a <HAL_UART_MspInit+0x1b6>
    __HAL_RCC_USART1_CLK_ENABLE();
 80092ee:	2300      	movs	r3, #0
 80092f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80092f2:	4b55      	ldr	r3, [pc, #340]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80092f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092f6:	4a54      	ldr	r2, [pc, #336]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80092f8:	f043 0310 	orr.w	r3, r3, #16
 80092fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80092fe:	4b52      	ldr	r3, [pc, #328]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 8009300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009302:	f003 0310 	and.w	r3, r3, #16
 8009306:	627b      	str	r3, [r7, #36]	@ 0x24
 8009308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800930a:	2300      	movs	r3, #0
 800930c:	623b      	str	r3, [r7, #32]
 800930e:	4b4e      	ldr	r3, [pc, #312]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 8009310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009312:	4a4d      	ldr	r2, [pc, #308]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 8009314:	f043 0301 	orr.w	r3, r3, #1
 8009318:	6313      	str	r3, [r2, #48]	@ 0x30
 800931a:	4b4b      	ldr	r3, [pc, #300]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 800931c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800931e:	f003 0301 	and.w	r3, r3, #1
 8009322:	623b      	str	r3, [r7, #32]
 8009324:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8009326:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800932a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800932c:	2302      	movs	r3, #2
 800932e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009330:	2300      	movs	r3, #0
 8009332:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009334:	2303      	movs	r3, #3
 8009336:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8009338:	2307      	movs	r3, #7
 800933a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800933c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8009340:	4619      	mov	r1, r3
 8009342:	4846      	ldr	r0, [pc, #280]	@ (800945c <HAL_UART_MspInit+0x2b8>)
 8009344:	f000 fb38 	bl	80099b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8009348:	2200      	movs	r2, #0
 800934a:	2100      	movs	r1, #0
 800934c:	2025      	movs	r0, #37	@ 0x25
 800934e:	f000 fa6a 	bl	8009826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8009352:	2025      	movs	r0, #37	@ 0x25
 8009354:	f000 fa83 	bl	800985e <HAL_NVIC_EnableIRQ>
}
 8009358:	e0c0      	b.n	80094dc <HAL_UART_MspInit+0x338>
  else if(uartHandle->Instance==USART2)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	4a40      	ldr	r2, [pc, #256]	@ (8009460 <HAL_UART_MspInit+0x2bc>)
 8009360:	4293      	cmp	r3, r2
 8009362:	d134      	bne.n	80093ce <HAL_UART_MspInit+0x22a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8009364:	2300      	movs	r3, #0
 8009366:	61fb      	str	r3, [r7, #28]
 8009368:	4b37      	ldr	r3, [pc, #220]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 800936a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800936c:	4a36      	ldr	r2, [pc, #216]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 800936e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009372:	6413      	str	r3, [r2, #64]	@ 0x40
 8009374:	4b34      	ldr	r3, [pc, #208]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 8009376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009378:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800937c:	61fb      	str	r3, [r7, #28]
 800937e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009380:	2300      	movs	r3, #0
 8009382:	61bb      	str	r3, [r7, #24]
 8009384:	4b30      	ldr	r3, [pc, #192]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 8009386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009388:	4a2f      	ldr	r2, [pc, #188]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 800938a:	f043 0308 	orr.w	r3, r3, #8
 800938e:	6313      	str	r3, [r2, #48]	@ 0x30
 8009390:	4b2d      	ldr	r3, [pc, #180]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 8009392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009394:	f003 0308 	and.w	r3, r3, #8
 8009398:	61bb      	str	r3, [r7, #24]
 800939a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800939c:	2360      	movs	r3, #96	@ 0x60
 800939e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093a0:	2302      	movs	r3, #2
 80093a2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093a4:	2300      	movs	r3, #0
 80093a6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80093a8:	2303      	movs	r3, #3
 80093aa:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80093ac:	2307      	movs	r3, #7
 80093ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80093b0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80093b4:	4619      	mov	r1, r3
 80093b6:	4827      	ldr	r0, [pc, #156]	@ (8009454 <HAL_UART_MspInit+0x2b0>)
 80093b8:	f000 fafe 	bl	80099b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80093bc:	2200      	movs	r2, #0
 80093be:	2100      	movs	r1, #0
 80093c0:	2026      	movs	r0, #38	@ 0x26
 80093c2:	f000 fa30 	bl	8009826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80093c6:	2026      	movs	r0, #38	@ 0x26
 80093c8:	f000 fa49 	bl	800985e <HAL_NVIC_EnableIRQ>
}
 80093cc:	e086      	b.n	80094dc <HAL_UART_MspInit+0x338>
  else if(uartHandle->Instance==USART3)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4a24      	ldr	r2, [pc, #144]	@ (8009464 <HAL_UART_MspInit+0x2c0>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d147      	bne.n	8009468 <HAL_UART_MspInit+0x2c4>
    __HAL_RCC_USART3_CLK_ENABLE();
 80093d8:	2300      	movs	r3, #0
 80093da:	617b      	str	r3, [r7, #20]
 80093dc:	4b1a      	ldr	r3, [pc, #104]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80093de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093e0:	4a19      	ldr	r2, [pc, #100]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80093e2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80093e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80093e8:	4b17      	ldr	r3, [pc, #92]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80093ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80093f0:	617b      	str	r3, [r7, #20]
 80093f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80093f4:	2300      	movs	r3, #0
 80093f6:	613b      	str	r3, [r7, #16]
 80093f8:	4b13      	ldr	r3, [pc, #76]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80093fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093fc:	4a12      	ldr	r2, [pc, #72]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 80093fe:	f043 0308 	orr.w	r3, r3, #8
 8009402:	6313      	str	r3, [r2, #48]	@ 0x30
 8009404:	4b10      	ldr	r3, [pc, #64]	@ (8009448 <HAL_UART_MspInit+0x2a4>)
 8009406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009408:	f003 0308 	and.w	r3, r3, #8
 800940c:	613b      	str	r3, [r7, #16]
 800940e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8009410:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009414:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009416:	2302      	movs	r3, #2
 8009418:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800941a:	2300      	movs	r3, #0
 800941c:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800941e:	2303      	movs	r3, #3
 8009420:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8009422:	2307      	movs	r3, #7
 8009424:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009426:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800942a:	4619      	mov	r1, r3
 800942c:	4809      	ldr	r0, [pc, #36]	@ (8009454 <HAL_UART_MspInit+0x2b0>)
 800942e:	f000 fac3 	bl	80099b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8009432:	2200      	movs	r2, #0
 8009434:	2100      	movs	r1, #0
 8009436:	2027      	movs	r0, #39	@ 0x27
 8009438:	f000 f9f5 	bl	8009826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800943c:	2027      	movs	r0, #39	@ 0x27
 800943e:	f000 fa0e 	bl	800985e <HAL_NVIC_EnableIRQ>
}
 8009442:	e04b      	b.n	80094dc <HAL_UART_MspInit+0x338>
 8009444:	40004c00 	.word	0x40004c00
 8009448:	40023800 	.word	0x40023800
 800944c:	40020800 	.word	0x40020800
 8009450:	40005000 	.word	0x40005000
 8009454:	40020c00 	.word	0x40020c00
 8009458:	40011000 	.word	0x40011000
 800945c:	40020000 	.word	0x40020000
 8009460:	40004400 	.word	0x40004400
 8009464:	40004800 	.word	0x40004800
  else if(uartHandle->Instance==USART6)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	4a1d      	ldr	r2, [pc, #116]	@ (80094e4 <HAL_UART_MspInit+0x340>)
 800946e:	4293      	cmp	r3, r2
 8009470:	d134      	bne.n	80094dc <HAL_UART_MspInit+0x338>
    __HAL_RCC_USART6_CLK_ENABLE();
 8009472:	2300      	movs	r3, #0
 8009474:	60fb      	str	r3, [r7, #12]
 8009476:	4b1c      	ldr	r3, [pc, #112]	@ (80094e8 <HAL_UART_MspInit+0x344>)
 8009478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800947a:	4a1b      	ldr	r2, [pc, #108]	@ (80094e8 <HAL_UART_MspInit+0x344>)
 800947c:	f043 0320 	orr.w	r3, r3, #32
 8009480:	6453      	str	r3, [r2, #68]	@ 0x44
 8009482:	4b19      	ldr	r3, [pc, #100]	@ (80094e8 <HAL_UART_MspInit+0x344>)
 8009484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009486:	f003 0320 	and.w	r3, r3, #32
 800948a:	60fb      	str	r3, [r7, #12]
 800948c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800948e:	2300      	movs	r3, #0
 8009490:	60bb      	str	r3, [r7, #8]
 8009492:	4b15      	ldr	r3, [pc, #84]	@ (80094e8 <HAL_UART_MspInit+0x344>)
 8009494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009496:	4a14      	ldr	r2, [pc, #80]	@ (80094e8 <HAL_UART_MspInit+0x344>)
 8009498:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800949c:	6313      	str	r3, [r2, #48]	@ 0x30
 800949e:	4b12      	ldr	r3, [pc, #72]	@ (80094e8 <HAL_UART_MspInit+0x344>)
 80094a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094a6:	60bb      	str	r3, [r7, #8]
 80094a8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 80094aa:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 80094ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094b0:	2302      	movs	r3, #2
 80094b2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094b4:	2300      	movs	r3, #0
 80094b6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094b8:	2303      	movs	r3, #3
 80094ba:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80094bc:	2308      	movs	r3, #8
 80094be:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80094c0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80094c4:	4619      	mov	r1, r3
 80094c6:	4809      	ldr	r0, [pc, #36]	@ (80094ec <HAL_UART_MspInit+0x348>)
 80094c8:	f000 fa76 	bl	80099b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80094cc:	2200      	movs	r2, #0
 80094ce:	2100      	movs	r1, #0
 80094d0:	2047      	movs	r0, #71	@ 0x47
 80094d2:	f000 f9a8 	bl	8009826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80094d6:	2047      	movs	r0, #71	@ 0x47
 80094d8:	f000 f9c1 	bl	800985e <HAL_NVIC_EnableIRQ>
}
 80094dc:	bf00      	nop
 80094de:	3750      	adds	r7, #80	@ 0x50
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}
 80094e4:	40011400 	.word	0x40011400
 80094e8:	40023800 	.word	0x40023800
 80094ec:	40021800 	.word	0x40021800

080094f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80094f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8009528 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80094f4:	f7fe fc64 	bl	8007dc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80094f8:	480c      	ldr	r0, [pc, #48]	@ (800952c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80094fa:	490d      	ldr	r1, [pc, #52]	@ (8009530 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80094fc:	4a0d      	ldr	r2, [pc, #52]	@ (8009534 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80094fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009500:	e002      	b.n	8009508 <LoopCopyDataInit>

08009502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009506:	3304      	adds	r3, #4

08009508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800950a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800950c:	d3f9      	bcc.n	8009502 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800950e:	4a0a      	ldr	r2, [pc, #40]	@ (8009538 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8009510:	4c0a      	ldr	r4, [pc, #40]	@ (800953c <LoopFillZerobss+0x22>)
  movs r3, #0
 8009512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009514:	e001      	b.n	800951a <LoopFillZerobss>

08009516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009518:	3204      	adds	r2, #4

0800951a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800951a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800951c:	d3fb      	bcc.n	8009516 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800951e:	f005 f9eb 	bl	800e8f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009522:	f7fc f8b5 	bl	8005690 <main>
  bx  lr    
 8009526:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8009528:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800952c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009530:	200002a8 	.word	0x200002a8
  ldr r2, =_sidata
 8009534:	080128c8 	.word	0x080128c8
  ldr r2, =_sbss
 8009538:	200002a8 	.word	0x200002a8
  ldr r4, =_ebss
 800953c:	20000b80 	.word	0x20000b80

08009540 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009540:	e7fe      	b.n	8009540 <ADC_IRQHandler>
	...

08009544 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009548:	4b0e      	ldr	r3, [pc, #56]	@ (8009584 <HAL_Init+0x40>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a0d      	ldr	r2, [pc, #52]	@ (8009584 <HAL_Init+0x40>)
 800954e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009552:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009554:	4b0b      	ldr	r3, [pc, #44]	@ (8009584 <HAL_Init+0x40>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a0a      	ldr	r2, [pc, #40]	@ (8009584 <HAL_Init+0x40>)
 800955a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800955e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009560:	4b08      	ldr	r3, [pc, #32]	@ (8009584 <HAL_Init+0x40>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a07      	ldr	r2, [pc, #28]	@ (8009584 <HAL_Init+0x40>)
 8009566:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800956a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800956c:	2003      	movs	r0, #3
 800956e:	f000 f94f 	bl	8009810 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009572:	200f      	movs	r0, #15
 8009574:	f000 f808 	bl	8009588 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009578:	f7fe fab8 	bl	8007aec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	bd80      	pop	{r7, pc}
 8009582:	bf00      	nop
 8009584:	40023c00 	.word	0x40023c00

08009588 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b082      	sub	sp, #8
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009590:	4b12      	ldr	r3, [pc, #72]	@ (80095dc <HAL_InitTick+0x54>)
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	4b12      	ldr	r3, [pc, #72]	@ (80095e0 <HAL_InitTick+0x58>)
 8009596:	781b      	ldrb	r3, [r3, #0]
 8009598:	4619      	mov	r1, r3
 800959a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800959e:	fbb3 f3f1 	udiv	r3, r3, r1
 80095a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80095a6:	4618      	mov	r0, r3
 80095a8:	f000 f967 	bl	800987a <HAL_SYSTICK_Config>
 80095ac:	4603      	mov	r3, r0
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d001      	beq.n	80095b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	e00e      	b.n	80095d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2b0f      	cmp	r3, #15
 80095ba:	d80a      	bhi.n	80095d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80095bc:	2200      	movs	r2, #0
 80095be:	6879      	ldr	r1, [r7, #4]
 80095c0:	f04f 30ff 	mov.w	r0, #4294967295
 80095c4:	f000 f92f 	bl	8009826 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80095c8:	4a06      	ldr	r2, [pc, #24]	@ (80095e4 <HAL_InitTick+0x5c>)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80095ce:	2300      	movs	r3, #0
 80095d0:	e000      	b.n	80095d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80095d2:	2301      	movs	r3, #1
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3708      	adds	r7, #8
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}
 80095dc:	200000d4 	.word	0x200000d4
 80095e0:	200000dc 	.word	0x200000dc
 80095e4:	200000d8 	.word	0x200000d8

080095e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80095e8:	b480      	push	{r7}
 80095ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80095ec:	4b06      	ldr	r3, [pc, #24]	@ (8009608 <HAL_IncTick+0x20>)
 80095ee:	781b      	ldrb	r3, [r3, #0]
 80095f0:	461a      	mov	r2, r3
 80095f2:	4b06      	ldr	r3, [pc, #24]	@ (800960c <HAL_IncTick+0x24>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4413      	add	r3, r2
 80095f8:	4a04      	ldr	r2, [pc, #16]	@ (800960c <HAL_IncTick+0x24>)
 80095fa:	6013      	str	r3, [r2, #0]
}
 80095fc:	bf00      	nop
 80095fe:	46bd      	mov	sp, r7
 8009600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009604:	4770      	bx	lr
 8009606:	bf00      	nop
 8009608:	200000dc 	.word	0x200000dc
 800960c:	20000a30 	.word	0x20000a30

08009610 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009610:	b480      	push	{r7}
 8009612:	af00      	add	r7, sp, #0
  return uwTick;
 8009614:	4b03      	ldr	r3, [pc, #12]	@ (8009624 <HAL_GetTick+0x14>)
 8009616:	681b      	ldr	r3, [r3, #0]
}
 8009618:	4618      	mov	r0, r3
 800961a:	46bd      	mov	sp, r7
 800961c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009620:	4770      	bx	lr
 8009622:	bf00      	nop
 8009624:	20000a30 	.word	0x20000a30

08009628 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b084      	sub	sp, #16
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009630:	f7ff ffee 	bl	8009610 <HAL_GetTick>
 8009634:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009640:	d005      	beq.n	800964e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009642:	4b0a      	ldr	r3, [pc, #40]	@ (800966c <HAL_Delay+0x44>)
 8009644:	781b      	ldrb	r3, [r3, #0]
 8009646:	461a      	mov	r2, r3
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	4413      	add	r3, r2
 800964c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800964e:	bf00      	nop
 8009650:	f7ff ffde 	bl	8009610 <HAL_GetTick>
 8009654:	4602      	mov	r2, r0
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	1ad3      	subs	r3, r2, r3
 800965a:	68fa      	ldr	r2, [r7, #12]
 800965c:	429a      	cmp	r2, r3
 800965e:	d8f7      	bhi.n	8009650 <HAL_Delay+0x28>
  {
  }
}
 8009660:	bf00      	nop
 8009662:	bf00      	nop
 8009664:	3710      	adds	r7, #16
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}
 800966a:	bf00      	nop
 800966c:	200000dc 	.word	0x200000dc

08009670 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009670:	b480      	push	{r7}
 8009672:	b085      	sub	sp, #20
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f003 0307 	and.w	r3, r3, #7
 800967e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009680:	4b0c      	ldr	r3, [pc, #48]	@ (80096b4 <__NVIC_SetPriorityGrouping+0x44>)
 8009682:	68db      	ldr	r3, [r3, #12]
 8009684:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009686:	68ba      	ldr	r2, [r7, #8]
 8009688:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800968c:	4013      	ands	r3, r2
 800968e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009698:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800969c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80096a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80096a2:	4a04      	ldr	r2, [pc, #16]	@ (80096b4 <__NVIC_SetPriorityGrouping+0x44>)
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	60d3      	str	r3, [r2, #12]
}
 80096a8:	bf00      	nop
 80096aa:	3714      	adds	r7, #20
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr
 80096b4:	e000ed00 	.word	0xe000ed00

080096b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80096b8:	b480      	push	{r7}
 80096ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80096bc:	4b04      	ldr	r3, [pc, #16]	@ (80096d0 <__NVIC_GetPriorityGrouping+0x18>)
 80096be:	68db      	ldr	r3, [r3, #12]
 80096c0:	0a1b      	lsrs	r3, r3, #8
 80096c2:	f003 0307 	and.w	r3, r3, #7
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr
 80096d0:	e000ed00 	.word	0xe000ed00

080096d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b083      	sub	sp, #12
 80096d8:	af00      	add	r7, sp, #0
 80096da:	4603      	mov	r3, r0
 80096dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80096de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	db0b      	blt.n	80096fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80096e6:	79fb      	ldrb	r3, [r7, #7]
 80096e8:	f003 021f 	and.w	r2, r3, #31
 80096ec:	4907      	ldr	r1, [pc, #28]	@ (800970c <__NVIC_EnableIRQ+0x38>)
 80096ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096f2:	095b      	lsrs	r3, r3, #5
 80096f4:	2001      	movs	r0, #1
 80096f6:	fa00 f202 	lsl.w	r2, r0, r2
 80096fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80096fe:	bf00      	nop
 8009700:	370c      	adds	r7, #12
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop
 800970c:	e000e100 	.word	0xe000e100

08009710 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009710:	b480      	push	{r7}
 8009712:	b083      	sub	sp, #12
 8009714:	af00      	add	r7, sp, #0
 8009716:	4603      	mov	r3, r0
 8009718:	6039      	str	r1, [r7, #0]
 800971a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800971c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009720:	2b00      	cmp	r3, #0
 8009722:	db0a      	blt.n	800973a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	b2da      	uxtb	r2, r3
 8009728:	490c      	ldr	r1, [pc, #48]	@ (800975c <__NVIC_SetPriority+0x4c>)
 800972a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800972e:	0112      	lsls	r2, r2, #4
 8009730:	b2d2      	uxtb	r2, r2
 8009732:	440b      	add	r3, r1
 8009734:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009738:	e00a      	b.n	8009750 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	b2da      	uxtb	r2, r3
 800973e:	4908      	ldr	r1, [pc, #32]	@ (8009760 <__NVIC_SetPriority+0x50>)
 8009740:	79fb      	ldrb	r3, [r7, #7]
 8009742:	f003 030f 	and.w	r3, r3, #15
 8009746:	3b04      	subs	r3, #4
 8009748:	0112      	lsls	r2, r2, #4
 800974a:	b2d2      	uxtb	r2, r2
 800974c:	440b      	add	r3, r1
 800974e:	761a      	strb	r2, [r3, #24]
}
 8009750:	bf00      	nop
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr
 800975c:	e000e100 	.word	0xe000e100
 8009760:	e000ed00 	.word	0xe000ed00

08009764 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009764:	b480      	push	{r7}
 8009766:	b089      	sub	sp, #36	@ 0x24
 8009768:	af00      	add	r7, sp, #0
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f003 0307 	and.w	r3, r3, #7
 8009776:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009778:	69fb      	ldr	r3, [r7, #28]
 800977a:	f1c3 0307 	rsb	r3, r3, #7
 800977e:	2b04      	cmp	r3, #4
 8009780:	bf28      	it	cs
 8009782:	2304      	movcs	r3, #4
 8009784:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009786:	69fb      	ldr	r3, [r7, #28]
 8009788:	3304      	adds	r3, #4
 800978a:	2b06      	cmp	r3, #6
 800978c:	d902      	bls.n	8009794 <NVIC_EncodePriority+0x30>
 800978e:	69fb      	ldr	r3, [r7, #28]
 8009790:	3b03      	subs	r3, #3
 8009792:	e000      	b.n	8009796 <NVIC_EncodePriority+0x32>
 8009794:	2300      	movs	r3, #0
 8009796:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009798:	f04f 32ff 	mov.w	r2, #4294967295
 800979c:	69bb      	ldr	r3, [r7, #24]
 800979e:	fa02 f303 	lsl.w	r3, r2, r3
 80097a2:	43da      	mvns	r2, r3
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	401a      	ands	r2, r3
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80097ac:	f04f 31ff 	mov.w	r1, #4294967295
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	fa01 f303 	lsl.w	r3, r1, r3
 80097b6:	43d9      	mvns	r1, r3
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80097bc:	4313      	orrs	r3, r2
         );
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3724      	adds	r7, #36	@ 0x24
 80097c2:	46bd      	mov	sp, r7
 80097c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c8:	4770      	bx	lr
	...

080097cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b082      	sub	sp, #8
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	3b01      	subs	r3, #1
 80097d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80097dc:	d301      	bcc.n	80097e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80097de:	2301      	movs	r3, #1
 80097e0:	e00f      	b.n	8009802 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80097e2:	4a0a      	ldr	r2, [pc, #40]	@ (800980c <SysTick_Config+0x40>)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	3b01      	subs	r3, #1
 80097e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80097ea:	210f      	movs	r1, #15
 80097ec:	f04f 30ff 	mov.w	r0, #4294967295
 80097f0:	f7ff ff8e 	bl	8009710 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80097f4:	4b05      	ldr	r3, [pc, #20]	@ (800980c <SysTick_Config+0x40>)
 80097f6:	2200      	movs	r2, #0
 80097f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80097fa:	4b04      	ldr	r3, [pc, #16]	@ (800980c <SysTick_Config+0x40>)
 80097fc:	2207      	movs	r2, #7
 80097fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009800:	2300      	movs	r3, #0
}
 8009802:	4618      	mov	r0, r3
 8009804:	3708      	adds	r7, #8
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop
 800980c:	e000e010 	.word	0xe000e010

08009810 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f7ff ff29 	bl	8009670 <__NVIC_SetPriorityGrouping>
}
 800981e:	bf00      	nop
 8009820:	3708      	adds	r7, #8
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}

08009826 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009826:	b580      	push	{r7, lr}
 8009828:	b086      	sub	sp, #24
 800982a:	af00      	add	r7, sp, #0
 800982c:	4603      	mov	r3, r0
 800982e:	60b9      	str	r1, [r7, #8]
 8009830:	607a      	str	r2, [r7, #4]
 8009832:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8009834:	2300      	movs	r3, #0
 8009836:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009838:	f7ff ff3e 	bl	80096b8 <__NVIC_GetPriorityGrouping>
 800983c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800983e:	687a      	ldr	r2, [r7, #4]
 8009840:	68b9      	ldr	r1, [r7, #8]
 8009842:	6978      	ldr	r0, [r7, #20]
 8009844:	f7ff ff8e 	bl	8009764 <NVIC_EncodePriority>
 8009848:	4602      	mov	r2, r0
 800984a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800984e:	4611      	mov	r1, r2
 8009850:	4618      	mov	r0, r3
 8009852:	f7ff ff5d 	bl	8009710 <__NVIC_SetPriority>
}
 8009856:	bf00      	nop
 8009858:	3718      	adds	r7, #24
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}

0800985e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800985e:	b580      	push	{r7, lr}
 8009860:	b082      	sub	sp, #8
 8009862:	af00      	add	r7, sp, #0
 8009864:	4603      	mov	r3, r0
 8009866:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800986c:	4618      	mov	r0, r3
 800986e:	f7ff ff31 	bl	80096d4 <__NVIC_EnableIRQ>
}
 8009872:	bf00      	nop
 8009874:	3708      	adds	r7, #8
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}

0800987a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800987a:	b580      	push	{r7, lr}
 800987c:	b082      	sub	sp, #8
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f7ff ffa2 	bl	80097cc <SysTick_Config>
 8009888:	4603      	mov	r3, r0
}
 800988a:	4618      	mov	r0, r3
 800988c:	3708      	adds	r7, #8
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}

08009892 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009892:	b580      	push	{r7, lr}
 8009894:	b084      	sub	sp, #16
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800989e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80098a0:	f7ff feb6 	bl	8009610 <HAL_GetTick>
 80098a4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	2b02      	cmp	r3, #2
 80098b0:	d008      	beq.n	80098c4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2280      	movs	r2, #128	@ 0x80
 80098b6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2200      	movs	r2, #0
 80098bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80098c0:	2301      	movs	r3, #1
 80098c2:	e052      	b.n	800996a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	681a      	ldr	r2, [r3, #0]
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	f022 0216 	bic.w	r2, r2, #22
 80098d2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	695a      	ldr	r2, [r3, #20]
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80098e2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d103      	bne.n	80098f4 <HAL_DMA_Abort+0x62>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d007      	beq.n	8009904 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	681a      	ldr	r2, [r3, #0]
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f022 0208 	bic.w	r2, r2, #8
 8009902:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	681a      	ldr	r2, [r3, #0]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f022 0201 	bic.w	r2, r2, #1
 8009912:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009914:	e013      	b.n	800993e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009916:	f7ff fe7b 	bl	8009610 <HAL_GetTick>
 800991a:	4602      	mov	r2, r0
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	1ad3      	subs	r3, r2, r3
 8009920:	2b05      	cmp	r3, #5
 8009922:	d90c      	bls.n	800993e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2220      	movs	r2, #32
 8009928:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2203      	movs	r2, #3
 800992e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2200      	movs	r2, #0
 8009936:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800993a:	2303      	movs	r3, #3
 800993c:	e015      	b.n	800996a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f003 0301 	and.w	r3, r3, #1
 8009948:	2b00      	cmp	r3, #0
 800994a:	d1e4      	bne.n	8009916 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009950:	223f      	movs	r2, #63	@ 0x3f
 8009952:	409a      	lsls	r2, r3
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2201      	movs	r2, #1
 800995c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2200      	movs	r2, #0
 8009964:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8009968:	2300      	movs	r3, #0
}
 800996a:	4618      	mov	r0, r3
 800996c:	3710      	adds	r7, #16
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}

08009972 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009972:	b480      	push	{r7}
 8009974:	b083      	sub	sp, #12
 8009976:	af00      	add	r7, sp, #0
 8009978:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009980:	b2db      	uxtb	r3, r3
 8009982:	2b02      	cmp	r3, #2
 8009984:	d004      	beq.n	8009990 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2280      	movs	r2, #128	@ 0x80
 800998a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800998c:	2301      	movs	r3, #1
 800998e:	e00c      	b.n	80099aa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2205      	movs	r2, #5
 8009994:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f022 0201 	bic.w	r2, r2, #1
 80099a6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80099a8:	2300      	movs	r3, #0
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	370c      	adds	r7, #12
 80099ae:	46bd      	mov	sp, r7
 80099b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b4:	4770      	bx	lr
	...

080099b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b089      	sub	sp, #36	@ 0x24
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80099c2:	2300      	movs	r3, #0
 80099c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80099c6:	2300      	movs	r3, #0
 80099c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80099ca:	2300      	movs	r3, #0
 80099cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80099ce:	2300      	movs	r3, #0
 80099d0:	61fb      	str	r3, [r7, #28]
 80099d2:	e16b      	b.n	8009cac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80099d4:	2201      	movs	r2, #1
 80099d6:	69fb      	ldr	r3, [r7, #28]
 80099d8:	fa02 f303 	lsl.w	r3, r2, r3
 80099dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	697a      	ldr	r2, [r7, #20]
 80099e4:	4013      	ands	r3, r2
 80099e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80099e8:	693a      	ldr	r2, [r7, #16]
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	429a      	cmp	r2, r3
 80099ee:	f040 815a 	bne.w	8009ca6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	f003 0303 	and.w	r3, r3, #3
 80099fa:	2b01      	cmp	r3, #1
 80099fc:	d005      	beq.n	8009a0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	685b      	ldr	r3, [r3, #4]
 8009a02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009a06:	2b02      	cmp	r3, #2
 8009a08:	d130      	bne.n	8009a6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	689b      	ldr	r3, [r3, #8]
 8009a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	005b      	lsls	r3, r3, #1
 8009a14:	2203      	movs	r2, #3
 8009a16:	fa02 f303 	lsl.w	r3, r2, r3
 8009a1a:	43db      	mvns	r3, r3
 8009a1c:	69ba      	ldr	r2, [r7, #24]
 8009a1e:	4013      	ands	r3, r2
 8009a20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	68da      	ldr	r2, [r3, #12]
 8009a26:	69fb      	ldr	r3, [r7, #28]
 8009a28:	005b      	lsls	r3, r3, #1
 8009a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8009a2e:	69ba      	ldr	r2, [r7, #24]
 8009a30:	4313      	orrs	r3, r2
 8009a32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	69ba      	ldr	r2, [r7, #24]
 8009a38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	685b      	ldr	r3, [r3, #4]
 8009a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009a40:	2201      	movs	r2, #1
 8009a42:	69fb      	ldr	r3, [r7, #28]
 8009a44:	fa02 f303 	lsl.w	r3, r2, r3
 8009a48:	43db      	mvns	r3, r3
 8009a4a:	69ba      	ldr	r2, [r7, #24]
 8009a4c:	4013      	ands	r3, r2
 8009a4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	685b      	ldr	r3, [r3, #4]
 8009a54:	091b      	lsrs	r3, r3, #4
 8009a56:	f003 0201 	and.w	r2, r3, #1
 8009a5a:	69fb      	ldr	r3, [r7, #28]
 8009a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8009a60:	69ba      	ldr	r2, [r7, #24]
 8009a62:	4313      	orrs	r3, r2
 8009a64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	69ba      	ldr	r2, [r7, #24]
 8009a6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	685b      	ldr	r3, [r3, #4]
 8009a70:	f003 0303 	and.w	r3, r3, #3
 8009a74:	2b03      	cmp	r3, #3
 8009a76:	d017      	beq.n	8009aa8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	68db      	ldr	r3, [r3, #12]
 8009a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8009a7e:	69fb      	ldr	r3, [r7, #28]
 8009a80:	005b      	lsls	r3, r3, #1
 8009a82:	2203      	movs	r2, #3
 8009a84:	fa02 f303 	lsl.w	r3, r2, r3
 8009a88:	43db      	mvns	r3, r3
 8009a8a:	69ba      	ldr	r2, [r7, #24]
 8009a8c:	4013      	ands	r3, r2
 8009a8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	689a      	ldr	r2, [r3, #8]
 8009a94:	69fb      	ldr	r3, [r7, #28]
 8009a96:	005b      	lsls	r3, r3, #1
 8009a98:	fa02 f303 	lsl.w	r3, r2, r3
 8009a9c:	69ba      	ldr	r2, [r7, #24]
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	69ba      	ldr	r2, [r7, #24]
 8009aa6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	685b      	ldr	r3, [r3, #4]
 8009aac:	f003 0303 	and.w	r3, r3, #3
 8009ab0:	2b02      	cmp	r3, #2
 8009ab2:	d123      	bne.n	8009afc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009ab4:	69fb      	ldr	r3, [r7, #28]
 8009ab6:	08da      	lsrs	r2, r3, #3
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	3208      	adds	r2, #8
 8009abc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009ac2:	69fb      	ldr	r3, [r7, #28]
 8009ac4:	f003 0307 	and.w	r3, r3, #7
 8009ac8:	009b      	lsls	r3, r3, #2
 8009aca:	220f      	movs	r2, #15
 8009acc:	fa02 f303 	lsl.w	r3, r2, r3
 8009ad0:	43db      	mvns	r3, r3
 8009ad2:	69ba      	ldr	r2, [r7, #24]
 8009ad4:	4013      	ands	r3, r2
 8009ad6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	691a      	ldr	r2, [r3, #16]
 8009adc:	69fb      	ldr	r3, [r7, #28]
 8009ade:	f003 0307 	and.w	r3, r3, #7
 8009ae2:	009b      	lsls	r3, r3, #2
 8009ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8009ae8:	69ba      	ldr	r2, [r7, #24]
 8009aea:	4313      	orrs	r3, r2
 8009aec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009aee:	69fb      	ldr	r3, [r7, #28]
 8009af0:	08da      	lsrs	r2, r3, #3
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	3208      	adds	r2, #8
 8009af6:	69b9      	ldr	r1, [r7, #24]
 8009af8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009b02:	69fb      	ldr	r3, [r7, #28]
 8009b04:	005b      	lsls	r3, r3, #1
 8009b06:	2203      	movs	r2, #3
 8009b08:	fa02 f303 	lsl.w	r3, r2, r3
 8009b0c:	43db      	mvns	r3, r3
 8009b0e:	69ba      	ldr	r2, [r7, #24]
 8009b10:	4013      	ands	r3, r2
 8009b12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	685b      	ldr	r3, [r3, #4]
 8009b18:	f003 0203 	and.w	r2, r3, #3
 8009b1c:	69fb      	ldr	r3, [r7, #28]
 8009b1e:	005b      	lsls	r3, r3, #1
 8009b20:	fa02 f303 	lsl.w	r3, r2, r3
 8009b24:	69ba      	ldr	r2, [r7, #24]
 8009b26:	4313      	orrs	r3, r2
 8009b28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	69ba      	ldr	r2, [r7, #24]
 8009b2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	685b      	ldr	r3, [r3, #4]
 8009b34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	f000 80b4 	beq.w	8009ca6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009b3e:	2300      	movs	r3, #0
 8009b40:	60fb      	str	r3, [r7, #12]
 8009b42:	4b60      	ldr	r3, [pc, #384]	@ (8009cc4 <HAL_GPIO_Init+0x30c>)
 8009b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b46:	4a5f      	ldr	r2, [pc, #380]	@ (8009cc4 <HAL_GPIO_Init+0x30c>)
 8009b48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009b4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8009b4e:	4b5d      	ldr	r3, [pc, #372]	@ (8009cc4 <HAL_GPIO_Init+0x30c>)
 8009b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009b56:	60fb      	str	r3, [r7, #12]
 8009b58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009b5a:	4a5b      	ldr	r2, [pc, #364]	@ (8009cc8 <HAL_GPIO_Init+0x310>)
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	089b      	lsrs	r3, r3, #2
 8009b60:	3302      	adds	r3, #2
 8009b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8009b68:	69fb      	ldr	r3, [r7, #28]
 8009b6a:	f003 0303 	and.w	r3, r3, #3
 8009b6e:	009b      	lsls	r3, r3, #2
 8009b70:	220f      	movs	r2, #15
 8009b72:	fa02 f303 	lsl.w	r3, r2, r3
 8009b76:	43db      	mvns	r3, r3
 8009b78:	69ba      	ldr	r2, [r7, #24]
 8009b7a:	4013      	ands	r3, r2
 8009b7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	4a52      	ldr	r2, [pc, #328]	@ (8009ccc <HAL_GPIO_Init+0x314>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d02b      	beq.n	8009bde <HAL_GPIO_Init+0x226>
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	4a51      	ldr	r2, [pc, #324]	@ (8009cd0 <HAL_GPIO_Init+0x318>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d025      	beq.n	8009bda <HAL_GPIO_Init+0x222>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	4a50      	ldr	r2, [pc, #320]	@ (8009cd4 <HAL_GPIO_Init+0x31c>)
 8009b92:	4293      	cmp	r3, r2
 8009b94:	d01f      	beq.n	8009bd6 <HAL_GPIO_Init+0x21e>
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	4a4f      	ldr	r2, [pc, #316]	@ (8009cd8 <HAL_GPIO_Init+0x320>)
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	d019      	beq.n	8009bd2 <HAL_GPIO_Init+0x21a>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	4a4e      	ldr	r2, [pc, #312]	@ (8009cdc <HAL_GPIO_Init+0x324>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d013      	beq.n	8009bce <HAL_GPIO_Init+0x216>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	4a4d      	ldr	r2, [pc, #308]	@ (8009ce0 <HAL_GPIO_Init+0x328>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d00d      	beq.n	8009bca <HAL_GPIO_Init+0x212>
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	4a4c      	ldr	r2, [pc, #304]	@ (8009ce4 <HAL_GPIO_Init+0x32c>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d007      	beq.n	8009bc6 <HAL_GPIO_Init+0x20e>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	4a4b      	ldr	r2, [pc, #300]	@ (8009ce8 <HAL_GPIO_Init+0x330>)
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d101      	bne.n	8009bc2 <HAL_GPIO_Init+0x20a>
 8009bbe:	2307      	movs	r3, #7
 8009bc0:	e00e      	b.n	8009be0 <HAL_GPIO_Init+0x228>
 8009bc2:	2308      	movs	r3, #8
 8009bc4:	e00c      	b.n	8009be0 <HAL_GPIO_Init+0x228>
 8009bc6:	2306      	movs	r3, #6
 8009bc8:	e00a      	b.n	8009be0 <HAL_GPIO_Init+0x228>
 8009bca:	2305      	movs	r3, #5
 8009bcc:	e008      	b.n	8009be0 <HAL_GPIO_Init+0x228>
 8009bce:	2304      	movs	r3, #4
 8009bd0:	e006      	b.n	8009be0 <HAL_GPIO_Init+0x228>
 8009bd2:	2303      	movs	r3, #3
 8009bd4:	e004      	b.n	8009be0 <HAL_GPIO_Init+0x228>
 8009bd6:	2302      	movs	r3, #2
 8009bd8:	e002      	b.n	8009be0 <HAL_GPIO_Init+0x228>
 8009bda:	2301      	movs	r3, #1
 8009bdc:	e000      	b.n	8009be0 <HAL_GPIO_Init+0x228>
 8009bde:	2300      	movs	r3, #0
 8009be0:	69fa      	ldr	r2, [r7, #28]
 8009be2:	f002 0203 	and.w	r2, r2, #3
 8009be6:	0092      	lsls	r2, r2, #2
 8009be8:	4093      	lsls	r3, r2
 8009bea:	69ba      	ldr	r2, [r7, #24]
 8009bec:	4313      	orrs	r3, r2
 8009bee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009bf0:	4935      	ldr	r1, [pc, #212]	@ (8009cc8 <HAL_GPIO_Init+0x310>)
 8009bf2:	69fb      	ldr	r3, [r7, #28]
 8009bf4:	089b      	lsrs	r3, r3, #2
 8009bf6:	3302      	adds	r3, #2
 8009bf8:	69ba      	ldr	r2, [r7, #24]
 8009bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8009bfe:	4b3b      	ldr	r3, [pc, #236]	@ (8009cec <HAL_GPIO_Init+0x334>)
 8009c00:	689b      	ldr	r3, [r3, #8]
 8009c02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009c04:	693b      	ldr	r3, [r7, #16]
 8009c06:	43db      	mvns	r3, r3
 8009c08:	69ba      	ldr	r2, [r7, #24]
 8009c0a:	4013      	ands	r3, r2
 8009c0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d003      	beq.n	8009c22 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8009c1a:	69ba      	ldr	r2, [r7, #24]
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8009c22:	4a32      	ldr	r2, [pc, #200]	@ (8009cec <HAL_GPIO_Init+0x334>)
 8009c24:	69bb      	ldr	r3, [r7, #24]
 8009c26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009c28:	4b30      	ldr	r3, [pc, #192]	@ (8009cec <HAL_GPIO_Init+0x334>)
 8009c2a:	68db      	ldr	r3, [r3, #12]
 8009c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	43db      	mvns	r3, r3
 8009c32:	69ba      	ldr	r2, [r7, #24]
 8009c34:	4013      	ands	r3, r2
 8009c36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d003      	beq.n	8009c4c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8009c44:	69ba      	ldr	r2, [r7, #24]
 8009c46:	693b      	ldr	r3, [r7, #16]
 8009c48:	4313      	orrs	r3, r2
 8009c4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8009c4c:	4a27      	ldr	r2, [pc, #156]	@ (8009cec <HAL_GPIO_Init+0x334>)
 8009c4e:	69bb      	ldr	r3, [r7, #24]
 8009c50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8009c52:	4b26      	ldr	r3, [pc, #152]	@ (8009cec <HAL_GPIO_Init+0x334>)
 8009c54:	685b      	ldr	r3, [r3, #4]
 8009c56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009c58:	693b      	ldr	r3, [r7, #16]
 8009c5a:	43db      	mvns	r3, r3
 8009c5c:	69ba      	ldr	r2, [r7, #24]
 8009c5e:	4013      	ands	r3, r2
 8009c60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d003      	beq.n	8009c76 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8009c6e:	69ba      	ldr	r2, [r7, #24]
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	4313      	orrs	r3, r2
 8009c74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8009c76:	4a1d      	ldr	r2, [pc, #116]	@ (8009cec <HAL_GPIO_Init+0x334>)
 8009c78:	69bb      	ldr	r3, [r7, #24]
 8009c7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8009cec <HAL_GPIO_Init+0x334>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009c82:	693b      	ldr	r3, [r7, #16]
 8009c84:	43db      	mvns	r3, r3
 8009c86:	69ba      	ldr	r2, [r7, #24]
 8009c88:	4013      	ands	r3, r2
 8009c8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d003      	beq.n	8009ca0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8009c98:	69ba      	ldr	r2, [r7, #24]
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8009ca0:	4a12      	ldr	r2, [pc, #72]	@ (8009cec <HAL_GPIO_Init+0x334>)
 8009ca2:	69bb      	ldr	r3, [r7, #24]
 8009ca4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009ca6:	69fb      	ldr	r3, [r7, #28]
 8009ca8:	3301      	adds	r3, #1
 8009caa:	61fb      	str	r3, [r7, #28]
 8009cac:	69fb      	ldr	r3, [r7, #28]
 8009cae:	2b0f      	cmp	r3, #15
 8009cb0:	f67f ae90 	bls.w	80099d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8009cb4:	bf00      	nop
 8009cb6:	bf00      	nop
 8009cb8:	3724      	adds	r7, #36	@ 0x24
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr
 8009cc2:	bf00      	nop
 8009cc4:	40023800 	.word	0x40023800
 8009cc8:	40013800 	.word	0x40013800
 8009ccc:	40020000 	.word	0x40020000
 8009cd0:	40020400 	.word	0x40020400
 8009cd4:	40020800 	.word	0x40020800
 8009cd8:	40020c00 	.word	0x40020c00
 8009cdc:	40021000 	.word	0x40021000
 8009ce0:	40021400 	.word	0x40021400
 8009ce4:	40021800 	.word	0x40021800
 8009ce8:	40021c00 	.word	0x40021c00
 8009cec:	40013c00 	.word	0x40013c00

08009cf0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b085      	sub	sp, #20
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	460b      	mov	r3, r1
 8009cfa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	691a      	ldr	r2, [r3, #16]
 8009d00:	887b      	ldrh	r3, [r7, #2]
 8009d02:	4013      	ands	r3, r2
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d002      	beq.n	8009d0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009d08:	2301      	movs	r3, #1
 8009d0a:	73fb      	strb	r3, [r7, #15]
 8009d0c:	e001      	b.n	8009d12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009d12:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	3714      	adds	r7, #20
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
 8009d28:	460b      	mov	r3, r1
 8009d2a:	807b      	strh	r3, [r7, #2]
 8009d2c:	4613      	mov	r3, r2
 8009d2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009d30:	787b      	ldrb	r3, [r7, #1]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d003      	beq.n	8009d3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009d36:	887a      	ldrh	r2, [r7, #2]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009d3c:	e003      	b.n	8009d46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8009d3e:	887b      	ldrh	r3, [r7, #2]
 8009d40:	041a      	lsls	r2, r3, #16
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	619a      	str	r2, [r3, #24]
}
 8009d46:	bf00      	nop
 8009d48:	370c      	adds	r7, #12
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d50:	4770      	bx	lr
	...

08009d54 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b082      	sub	sp, #8
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8009d5e:	4b08      	ldr	r3, [pc, #32]	@ (8009d80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009d60:	695a      	ldr	r2, [r3, #20]
 8009d62:	88fb      	ldrh	r3, [r7, #6]
 8009d64:	4013      	ands	r3, r2
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d006      	beq.n	8009d78 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009d6a:	4a05      	ldr	r2, [pc, #20]	@ (8009d80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009d6c:	88fb      	ldrh	r3, [r7, #6]
 8009d6e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009d70:	88fb      	ldrh	r3, [r7, #6]
 8009d72:	4618      	mov	r0, r3
 8009d74:	f7fe fe12 	bl	800899c <HAL_GPIO_EXTI_Callback>
  }
}
 8009d78:	bf00      	nop
 8009d7a:	3708      	adds	r7, #8
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}
 8009d80:	40013c00 	.word	0x40013c00

08009d84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b084      	sub	sp, #16
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d101      	bne.n	8009d96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009d92:	2301      	movs	r3, #1
 8009d94:	e12b      	b.n	8009fee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d9c:	b2db      	uxtb	r3, r3
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d106      	bne.n	8009db0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2200      	movs	r2, #0
 8009da6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f7fb faa8 	bl	8005300 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2224      	movs	r2, #36	@ 0x24
 8009db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	681a      	ldr	r2, [r3, #0]
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f022 0201 	bic.w	r2, r2, #1
 8009dc6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	681a      	ldr	r2, [r3, #0]
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009dd6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009de6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009de8:	f001 fda0 	bl	800b92c <HAL_RCC_GetPCLK1Freq>
 8009dec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	685b      	ldr	r3, [r3, #4]
 8009df2:	4a81      	ldr	r2, [pc, #516]	@ (8009ff8 <HAL_I2C_Init+0x274>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d807      	bhi.n	8009e08 <HAL_I2C_Init+0x84>
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	4a80      	ldr	r2, [pc, #512]	@ (8009ffc <HAL_I2C_Init+0x278>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	bf94      	ite	ls
 8009e00:	2301      	movls	r3, #1
 8009e02:	2300      	movhi	r3, #0
 8009e04:	b2db      	uxtb	r3, r3
 8009e06:	e006      	b.n	8009e16 <HAL_I2C_Init+0x92>
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	4a7d      	ldr	r2, [pc, #500]	@ (800a000 <HAL_I2C_Init+0x27c>)
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	bf94      	ite	ls
 8009e10:	2301      	movls	r3, #1
 8009e12:	2300      	movhi	r3, #0
 8009e14:	b2db      	uxtb	r3, r3
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d001      	beq.n	8009e1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	e0e7      	b.n	8009fee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	4a78      	ldr	r2, [pc, #480]	@ (800a004 <HAL_I2C_Init+0x280>)
 8009e22:	fba2 2303 	umull	r2, r3, r2, r3
 8009e26:	0c9b      	lsrs	r3, r3, #18
 8009e28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	68ba      	ldr	r2, [r7, #8]
 8009e3a:	430a      	orrs	r2, r1
 8009e3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	6a1b      	ldr	r3, [r3, #32]
 8009e44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	685b      	ldr	r3, [r3, #4]
 8009e4c:	4a6a      	ldr	r2, [pc, #424]	@ (8009ff8 <HAL_I2C_Init+0x274>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d802      	bhi.n	8009e58 <HAL_I2C_Init+0xd4>
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	3301      	adds	r3, #1
 8009e56:	e009      	b.n	8009e6c <HAL_I2C_Init+0xe8>
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8009e5e:	fb02 f303 	mul.w	r3, r2, r3
 8009e62:	4a69      	ldr	r2, [pc, #420]	@ (800a008 <HAL_I2C_Init+0x284>)
 8009e64:	fba2 2303 	umull	r2, r3, r2, r3
 8009e68:	099b      	lsrs	r3, r3, #6
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	687a      	ldr	r2, [r7, #4]
 8009e6e:	6812      	ldr	r2, [r2, #0]
 8009e70:	430b      	orrs	r3, r1
 8009e72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	69db      	ldr	r3, [r3, #28]
 8009e7a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8009e7e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	685b      	ldr	r3, [r3, #4]
 8009e86:	495c      	ldr	r1, [pc, #368]	@ (8009ff8 <HAL_I2C_Init+0x274>)
 8009e88:	428b      	cmp	r3, r1
 8009e8a:	d819      	bhi.n	8009ec0 <HAL_I2C_Init+0x13c>
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	1e59      	subs	r1, r3, #1
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	005b      	lsls	r3, r3, #1
 8009e96:	fbb1 f3f3 	udiv	r3, r1, r3
 8009e9a:	1c59      	adds	r1, r3, #1
 8009e9c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009ea0:	400b      	ands	r3, r1
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d00a      	beq.n	8009ebc <HAL_I2C_Init+0x138>
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	1e59      	subs	r1, r3, #1
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	685b      	ldr	r3, [r3, #4]
 8009eae:	005b      	lsls	r3, r3, #1
 8009eb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8009eb4:	3301      	adds	r3, #1
 8009eb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009eba:	e051      	b.n	8009f60 <HAL_I2C_Init+0x1dc>
 8009ebc:	2304      	movs	r3, #4
 8009ebe:	e04f      	b.n	8009f60 <HAL_I2C_Init+0x1dc>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	689b      	ldr	r3, [r3, #8]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d111      	bne.n	8009eec <HAL_I2C_Init+0x168>
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	1e58      	subs	r0, r3, #1
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6859      	ldr	r1, [r3, #4]
 8009ed0:	460b      	mov	r3, r1
 8009ed2:	005b      	lsls	r3, r3, #1
 8009ed4:	440b      	add	r3, r1
 8009ed6:	fbb0 f3f3 	udiv	r3, r0, r3
 8009eda:	3301      	adds	r3, #1
 8009edc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	bf0c      	ite	eq
 8009ee4:	2301      	moveq	r3, #1
 8009ee6:	2300      	movne	r3, #0
 8009ee8:	b2db      	uxtb	r3, r3
 8009eea:	e012      	b.n	8009f12 <HAL_I2C_Init+0x18e>
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	1e58      	subs	r0, r3, #1
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6859      	ldr	r1, [r3, #4]
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	009b      	lsls	r3, r3, #2
 8009ef8:	440b      	add	r3, r1
 8009efa:	0099      	lsls	r1, r3, #2
 8009efc:	440b      	add	r3, r1
 8009efe:	fbb0 f3f3 	udiv	r3, r0, r3
 8009f02:	3301      	adds	r3, #1
 8009f04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	bf0c      	ite	eq
 8009f0c:	2301      	moveq	r3, #1
 8009f0e:	2300      	movne	r3, #0
 8009f10:	b2db      	uxtb	r3, r3
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d001      	beq.n	8009f1a <HAL_I2C_Init+0x196>
 8009f16:	2301      	movs	r3, #1
 8009f18:	e022      	b.n	8009f60 <HAL_I2C_Init+0x1dc>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	689b      	ldr	r3, [r3, #8]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d10e      	bne.n	8009f40 <HAL_I2C_Init+0x1bc>
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	1e58      	subs	r0, r3, #1
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6859      	ldr	r1, [r3, #4]
 8009f2a:	460b      	mov	r3, r1
 8009f2c:	005b      	lsls	r3, r3, #1
 8009f2e:	440b      	add	r3, r1
 8009f30:	fbb0 f3f3 	udiv	r3, r0, r3
 8009f34:	3301      	adds	r3, #1
 8009f36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009f3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009f3e:	e00f      	b.n	8009f60 <HAL_I2C_Init+0x1dc>
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	1e58      	subs	r0, r3, #1
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6859      	ldr	r1, [r3, #4]
 8009f48:	460b      	mov	r3, r1
 8009f4a:	009b      	lsls	r3, r3, #2
 8009f4c:	440b      	add	r3, r1
 8009f4e:	0099      	lsls	r1, r3, #2
 8009f50:	440b      	add	r3, r1
 8009f52:	fbb0 f3f3 	udiv	r3, r0, r3
 8009f56:	3301      	adds	r3, #1
 8009f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009f5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009f60:	6879      	ldr	r1, [r7, #4]
 8009f62:	6809      	ldr	r1, [r1, #0]
 8009f64:	4313      	orrs	r3, r2
 8009f66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	69da      	ldr	r2, [r3, #28]
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6a1b      	ldr	r3, [r3, #32]
 8009f7a:	431a      	orrs	r2, r3
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	430a      	orrs	r2, r1
 8009f82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	689b      	ldr	r3, [r3, #8]
 8009f8a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8009f8e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009f92:	687a      	ldr	r2, [r7, #4]
 8009f94:	6911      	ldr	r1, [r2, #16]
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	68d2      	ldr	r2, [r2, #12]
 8009f9a:	4311      	orrs	r1, r2
 8009f9c:	687a      	ldr	r2, [r7, #4]
 8009f9e:	6812      	ldr	r2, [r2, #0]
 8009fa0:	430b      	orrs	r3, r1
 8009fa2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	68db      	ldr	r3, [r3, #12]
 8009faa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	695a      	ldr	r2, [r3, #20]
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	699b      	ldr	r3, [r3, #24]
 8009fb6:	431a      	orrs	r2, r3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	430a      	orrs	r2, r1
 8009fbe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f042 0201 	orr.w	r2, r2, #1
 8009fce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2220      	movs	r2, #32
 8009fda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8009fec:	2300      	movs	r3, #0
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3710      	adds	r7, #16
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	000186a0 	.word	0x000186a0
 8009ffc:	001e847f 	.word	0x001e847f
 800a000:	003d08ff 	.word	0x003d08ff
 800a004:	431bde83 	.word	0x431bde83
 800a008:	10624dd3 	.word	0x10624dd3

0800a00c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b088      	sub	sp, #32
 800a010:	af02      	add	r7, sp, #8
 800a012:	60f8      	str	r0, [r7, #12]
 800a014:	607a      	str	r2, [r7, #4]
 800a016:	461a      	mov	r2, r3
 800a018:	460b      	mov	r3, r1
 800a01a:	817b      	strh	r3, [r7, #10]
 800a01c:	4613      	mov	r3, r2
 800a01e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a020:	f7ff faf6 	bl	8009610 <HAL_GetTick>
 800a024:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a02c:	b2db      	uxtb	r3, r3
 800a02e:	2b20      	cmp	r3, #32
 800a030:	f040 80e0 	bne.w	800a1f4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	9300      	str	r3, [sp, #0]
 800a038:	2319      	movs	r3, #25
 800a03a:	2201      	movs	r2, #1
 800a03c:	4970      	ldr	r1, [pc, #448]	@ (800a200 <HAL_I2C_Master_Transmit+0x1f4>)
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	f000 fe0e 	bl	800ac60 <I2C_WaitOnFlagUntilTimeout>
 800a044:	4603      	mov	r3, r0
 800a046:	2b00      	cmp	r3, #0
 800a048:	d001      	beq.n	800a04e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800a04a:	2302      	movs	r3, #2
 800a04c:	e0d3      	b.n	800a1f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a054:	2b01      	cmp	r3, #1
 800a056:	d101      	bne.n	800a05c <HAL_I2C_Master_Transmit+0x50>
 800a058:	2302      	movs	r3, #2
 800a05a:	e0cc      	b.n	800a1f6 <HAL_I2C_Master_Transmit+0x1ea>
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	2201      	movs	r2, #1
 800a060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f003 0301 	and.w	r3, r3, #1
 800a06e:	2b01      	cmp	r3, #1
 800a070:	d007      	beq.n	800a082 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	681a      	ldr	r2, [r3, #0]
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	f042 0201 	orr.w	r2, r2, #1
 800a080:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	681a      	ldr	r2, [r3, #0]
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a090:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	2221      	movs	r2, #33	@ 0x21
 800a096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2210      	movs	r2, #16
 800a09e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	687a      	ldr	r2, [r7, #4]
 800a0ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	893a      	ldrh	r2, [r7, #8]
 800a0b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a0b8:	b29a      	uxth	r2, r3
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	4a50      	ldr	r2, [pc, #320]	@ (800a204 <HAL_I2C_Master_Transmit+0x1f8>)
 800a0c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800a0c4:	8979      	ldrh	r1, [r7, #10]
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	6a3a      	ldr	r2, [r7, #32]
 800a0ca:	68f8      	ldr	r0, [r7, #12]
 800a0cc:	f000 fbc8 	bl	800a860 <I2C_MasterRequestWrite>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d001      	beq.n	800a0da <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	e08d      	b.n	800a1f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a0da:	2300      	movs	r3, #0
 800a0dc:	613b      	str	r3, [r7, #16]
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	695b      	ldr	r3, [r3, #20]
 800a0e4:	613b      	str	r3, [r7, #16]
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	699b      	ldr	r3, [r3, #24]
 800a0ec:	613b      	str	r3, [r7, #16]
 800a0ee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800a0f0:	e066      	b.n	800a1c0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a0f2:	697a      	ldr	r2, [r7, #20]
 800a0f4:	6a39      	ldr	r1, [r7, #32]
 800a0f6:	68f8      	ldr	r0, [r7, #12]
 800a0f8:	f000 fecc 	bl	800ae94 <I2C_WaitOnTXEFlagUntilTimeout>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d00d      	beq.n	800a11e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a106:	2b04      	cmp	r3, #4
 800a108:	d107      	bne.n	800a11a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	681a      	ldr	r2, [r3, #0]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a118:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a11a:	2301      	movs	r3, #1
 800a11c:	e06b      	b.n	800a1f6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a122:	781a      	ldrb	r2, [r3, #0]
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a12e:	1c5a      	adds	r2, r3, #1
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a138:	b29b      	uxth	r3, r3
 800a13a:	3b01      	subs	r3, #1
 800a13c:	b29a      	uxth	r2, r3
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a146:	3b01      	subs	r3, #1
 800a148:	b29a      	uxth	r2, r3
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	695b      	ldr	r3, [r3, #20]
 800a154:	f003 0304 	and.w	r3, r3, #4
 800a158:	2b04      	cmp	r3, #4
 800a15a:	d11b      	bne.n	800a194 <HAL_I2C_Master_Transmit+0x188>
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a160:	2b00      	cmp	r3, #0
 800a162:	d017      	beq.n	800a194 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a168:	781a      	ldrb	r2, [r3, #0]
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a174:	1c5a      	adds	r2, r3, #1
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a17e:	b29b      	uxth	r3, r3
 800a180:	3b01      	subs	r3, #1
 800a182:	b29a      	uxth	r2, r3
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a18c:	3b01      	subs	r3, #1
 800a18e:	b29a      	uxth	r2, r3
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a194:	697a      	ldr	r2, [r7, #20]
 800a196:	6a39      	ldr	r1, [r7, #32]
 800a198:	68f8      	ldr	r0, [r7, #12]
 800a19a:	f000 fec3 	bl	800af24 <I2C_WaitOnBTFFlagUntilTimeout>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d00d      	beq.n	800a1c0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1a8:	2b04      	cmp	r3, #4
 800a1aa:	d107      	bne.n	800a1bc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	681a      	ldr	r2, [r3, #0]
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a1ba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a1bc:	2301      	movs	r3, #1
 800a1be:	e01a      	b.n	800a1f6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d194      	bne.n	800a0f2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a1d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2220      	movs	r2, #32
 800a1dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	e000      	b.n	800a1f6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800a1f4:	2302      	movs	r3, #2
  }
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3718      	adds	r7, #24
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bd80      	pop	{r7, pc}
 800a1fe:	bf00      	nop
 800a200:	00100002 	.word	0x00100002
 800a204:	ffff0000 	.word	0xffff0000

0800a208 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b088      	sub	sp, #32
 800a20c:	af02      	add	r7, sp, #8
 800a20e:	60f8      	str	r0, [r7, #12]
 800a210:	4608      	mov	r0, r1
 800a212:	4611      	mov	r1, r2
 800a214:	461a      	mov	r2, r3
 800a216:	4603      	mov	r3, r0
 800a218:	817b      	strh	r3, [r7, #10]
 800a21a:	460b      	mov	r3, r1
 800a21c:	813b      	strh	r3, [r7, #8]
 800a21e:	4613      	mov	r3, r2
 800a220:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a222:	f7ff f9f5 	bl	8009610 <HAL_GetTick>
 800a226:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a22e:	b2db      	uxtb	r3, r3
 800a230:	2b20      	cmp	r3, #32
 800a232:	f040 80d9 	bne.w	800a3e8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a236:	697b      	ldr	r3, [r7, #20]
 800a238:	9300      	str	r3, [sp, #0]
 800a23a:	2319      	movs	r3, #25
 800a23c:	2201      	movs	r2, #1
 800a23e:	496d      	ldr	r1, [pc, #436]	@ (800a3f4 <HAL_I2C_Mem_Write+0x1ec>)
 800a240:	68f8      	ldr	r0, [r7, #12]
 800a242:	f000 fd0d 	bl	800ac60 <I2C_WaitOnFlagUntilTimeout>
 800a246:	4603      	mov	r3, r0
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d001      	beq.n	800a250 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800a24c:	2302      	movs	r3, #2
 800a24e:	e0cc      	b.n	800a3ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a256:	2b01      	cmp	r3, #1
 800a258:	d101      	bne.n	800a25e <HAL_I2C_Mem_Write+0x56>
 800a25a:	2302      	movs	r3, #2
 800a25c:	e0c5      	b.n	800a3ea <HAL_I2C_Mem_Write+0x1e2>
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2201      	movs	r2, #1
 800a262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f003 0301 	and.w	r3, r3, #1
 800a270:	2b01      	cmp	r3, #1
 800a272:	d007      	beq.n	800a284 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	681a      	ldr	r2, [r3, #0]
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f042 0201 	orr.w	r2, r2, #1
 800a282:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	681a      	ldr	r2, [r3, #0]
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a292:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	2221      	movs	r2, #33	@ 0x21
 800a298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	2240      	movs	r2, #64	@ 0x40
 800a2a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	6a3a      	ldr	r2, [r7, #32]
 800a2ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a2b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a2ba:	b29a      	uxth	r2, r3
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	4a4d      	ldr	r2, [pc, #308]	@ (800a3f8 <HAL_I2C_Mem_Write+0x1f0>)
 800a2c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a2c6:	88f8      	ldrh	r0, [r7, #6]
 800a2c8:	893a      	ldrh	r2, [r7, #8]
 800a2ca:	8979      	ldrh	r1, [r7, #10]
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	9301      	str	r3, [sp, #4]
 800a2d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2d2:	9300      	str	r3, [sp, #0]
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	68f8      	ldr	r0, [r7, #12]
 800a2d8:	f000 fb44 	bl	800a964 <I2C_RequestMemoryWrite>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d052      	beq.n	800a388 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	e081      	b.n	800a3ea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a2e6:	697a      	ldr	r2, [r7, #20]
 800a2e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a2ea:	68f8      	ldr	r0, [r7, #12]
 800a2ec:	f000 fdd2 	bl	800ae94 <I2C_WaitOnTXEFlagUntilTimeout>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d00d      	beq.n	800a312 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2fa:	2b04      	cmp	r3, #4
 800a2fc:	d107      	bne.n	800a30e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	681a      	ldr	r2, [r3, #0]
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a30c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a30e:	2301      	movs	r3, #1
 800a310:	e06b      	b.n	800a3ea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a316:	781a      	ldrb	r2, [r3, #0]
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a322:	1c5a      	adds	r2, r3, #1
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a32c:	3b01      	subs	r3, #1
 800a32e:	b29a      	uxth	r2, r3
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a338:	b29b      	uxth	r3, r3
 800a33a:	3b01      	subs	r3, #1
 800a33c:	b29a      	uxth	r2, r3
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	695b      	ldr	r3, [r3, #20]
 800a348:	f003 0304 	and.w	r3, r3, #4
 800a34c:	2b04      	cmp	r3, #4
 800a34e:	d11b      	bne.n	800a388 <HAL_I2C_Mem_Write+0x180>
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a354:	2b00      	cmp	r3, #0
 800a356:	d017      	beq.n	800a388 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a35c:	781a      	ldrb	r2, [r3, #0]
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a368:	1c5a      	adds	r2, r3, #1
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a372:	3b01      	subs	r3, #1
 800a374:	b29a      	uxth	r2, r3
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a37e:	b29b      	uxth	r3, r3
 800a380:	3b01      	subs	r3, #1
 800a382:	b29a      	uxth	r2, r3
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d1aa      	bne.n	800a2e6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a390:	697a      	ldr	r2, [r7, #20]
 800a392:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a394:	68f8      	ldr	r0, [r7, #12]
 800a396:	f000 fdc5 	bl	800af24 <I2C_WaitOnBTFFlagUntilTimeout>
 800a39a:	4603      	mov	r3, r0
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d00d      	beq.n	800a3bc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3a4:	2b04      	cmp	r3, #4
 800a3a6:	d107      	bne.n	800a3b8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	681a      	ldr	r2, [r3, #0]
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a3b6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	e016      	b.n	800a3ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	681a      	ldr	r2, [r3, #0]
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a3ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	2220      	movs	r2, #32
 800a3d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	e000      	b.n	800a3ea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800a3e8:	2302      	movs	r3, #2
  }
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3718      	adds	r7, #24
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
 800a3f2:	bf00      	nop
 800a3f4:	00100002 	.word	0x00100002
 800a3f8:	ffff0000 	.word	0xffff0000

0800a3fc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b08c      	sub	sp, #48	@ 0x30
 800a400:	af02      	add	r7, sp, #8
 800a402:	60f8      	str	r0, [r7, #12]
 800a404:	4608      	mov	r0, r1
 800a406:	4611      	mov	r1, r2
 800a408:	461a      	mov	r2, r3
 800a40a:	4603      	mov	r3, r0
 800a40c:	817b      	strh	r3, [r7, #10]
 800a40e:	460b      	mov	r3, r1
 800a410:	813b      	strh	r3, [r7, #8]
 800a412:	4613      	mov	r3, r2
 800a414:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a416:	f7ff f8fb 	bl	8009610 <HAL_GetTick>
 800a41a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a422:	b2db      	uxtb	r3, r3
 800a424:	2b20      	cmp	r3, #32
 800a426:	f040 8214 	bne.w	800a852 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a42a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a42c:	9300      	str	r3, [sp, #0]
 800a42e:	2319      	movs	r3, #25
 800a430:	2201      	movs	r2, #1
 800a432:	497b      	ldr	r1, [pc, #492]	@ (800a620 <HAL_I2C_Mem_Read+0x224>)
 800a434:	68f8      	ldr	r0, [r7, #12]
 800a436:	f000 fc13 	bl	800ac60 <I2C_WaitOnFlagUntilTimeout>
 800a43a:	4603      	mov	r3, r0
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d001      	beq.n	800a444 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800a440:	2302      	movs	r3, #2
 800a442:	e207      	b.n	800a854 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a44a:	2b01      	cmp	r3, #1
 800a44c:	d101      	bne.n	800a452 <HAL_I2C_Mem_Read+0x56>
 800a44e:	2302      	movs	r3, #2
 800a450:	e200      	b.n	800a854 <HAL_I2C_Mem_Read+0x458>
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	2201      	movs	r2, #1
 800a456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	f003 0301 	and.w	r3, r3, #1
 800a464:	2b01      	cmp	r3, #1
 800a466:	d007      	beq.n	800a478 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	681a      	ldr	r2, [r3, #0]
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f042 0201 	orr.w	r2, r2, #1
 800a476:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	681a      	ldr	r2, [r3, #0]
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a486:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	2222      	movs	r2, #34	@ 0x22
 800a48c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	2240      	movs	r2, #64	@ 0x40
 800a494:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	2200      	movs	r2, #0
 800a49c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800a4a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4ae:	b29a      	uxth	r2, r3
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	4a5b      	ldr	r2, [pc, #364]	@ (800a624 <HAL_I2C_Mem_Read+0x228>)
 800a4b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a4ba:	88f8      	ldrh	r0, [r7, #6]
 800a4bc:	893a      	ldrh	r2, [r7, #8]
 800a4be:	8979      	ldrh	r1, [r7, #10]
 800a4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4c2:	9301      	str	r3, [sp, #4]
 800a4c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4c6:	9300      	str	r3, [sp, #0]
 800a4c8:	4603      	mov	r3, r0
 800a4ca:	68f8      	ldr	r0, [r7, #12]
 800a4cc:	f000 fae0 	bl	800aa90 <I2C_RequestMemoryRead>
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d001      	beq.n	800a4da <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e1bc      	b.n	800a854 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d113      	bne.n	800a50a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	623b      	str	r3, [r7, #32]
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	695b      	ldr	r3, [r3, #20]
 800a4ec:	623b      	str	r3, [r7, #32]
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	699b      	ldr	r3, [r3, #24]
 800a4f4:	623b      	str	r3, [r7, #32]
 800a4f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	681a      	ldr	r2, [r3, #0]
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a506:	601a      	str	r2, [r3, #0]
 800a508:	e190      	b.n	800a82c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a50e:	2b01      	cmp	r3, #1
 800a510:	d11b      	bne.n	800a54a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	681a      	ldr	r2, [r3, #0]
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a520:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a522:	2300      	movs	r3, #0
 800a524:	61fb      	str	r3, [r7, #28]
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	695b      	ldr	r3, [r3, #20]
 800a52c:	61fb      	str	r3, [r7, #28]
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	699b      	ldr	r3, [r3, #24]
 800a534:	61fb      	str	r3, [r7, #28]
 800a536:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	681a      	ldr	r2, [r3, #0]
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a546:	601a      	str	r2, [r3, #0]
 800a548:	e170      	b.n	800a82c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a54e:	2b02      	cmp	r3, #2
 800a550:	d11b      	bne.n	800a58a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	681a      	ldr	r2, [r3, #0]
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a560:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	681a      	ldr	r2, [r3, #0]
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a570:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a572:	2300      	movs	r3, #0
 800a574:	61bb      	str	r3, [r7, #24]
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	695b      	ldr	r3, [r3, #20]
 800a57c:	61bb      	str	r3, [r7, #24]
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	699b      	ldr	r3, [r3, #24]
 800a584:	61bb      	str	r3, [r7, #24]
 800a586:	69bb      	ldr	r3, [r7, #24]
 800a588:	e150      	b.n	800a82c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a58a:	2300      	movs	r3, #0
 800a58c:	617b      	str	r3, [r7, #20]
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	695b      	ldr	r3, [r3, #20]
 800a594:	617b      	str	r3, [r7, #20]
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	699b      	ldr	r3, [r3, #24]
 800a59c:	617b      	str	r3, [r7, #20]
 800a59e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800a5a0:	e144      	b.n	800a82c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a5a6:	2b03      	cmp	r3, #3
 800a5a8:	f200 80f1 	bhi.w	800a78e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a5b0:	2b01      	cmp	r3, #1
 800a5b2:	d123      	bne.n	800a5fc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a5b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a5b8:	68f8      	ldr	r0, [r7, #12]
 800a5ba:	f000 fcfb 	bl	800afb4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d001      	beq.n	800a5c8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	e145      	b.n	800a854 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	691a      	ldr	r2, [r3, #16]
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5d2:	b2d2      	uxtb	r2, r2
 800a5d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5da:	1c5a      	adds	r2, r3, #1
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a5e4:	3b01      	subs	r3, #1
 800a5e6:	b29a      	uxth	r2, r3
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5f0:	b29b      	uxth	r3, r3
 800a5f2:	3b01      	subs	r3, #1
 800a5f4:	b29a      	uxth	r2, r3
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a5fa:	e117      	b.n	800a82c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a600:	2b02      	cmp	r3, #2
 800a602:	d14e      	bne.n	800a6a2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a606:	9300      	str	r3, [sp, #0]
 800a608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a60a:	2200      	movs	r2, #0
 800a60c:	4906      	ldr	r1, [pc, #24]	@ (800a628 <HAL_I2C_Mem_Read+0x22c>)
 800a60e:	68f8      	ldr	r0, [r7, #12]
 800a610:	f000 fb26 	bl	800ac60 <I2C_WaitOnFlagUntilTimeout>
 800a614:	4603      	mov	r3, r0
 800a616:	2b00      	cmp	r3, #0
 800a618:	d008      	beq.n	800a62c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800a61a:	2301      	movs	r3, #1
 800a61c:	e11a      	b.n	800a854 <HAL_I2C_Mem_Read+0x458>
 800a61e:	bf00      	nop
 800a620:	00100002 	.word	0x00100002
 800a624:	ffff0000 	.word	0xffff0000
 800a628:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	681a      	ldr	r2, [r3, #0]
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a63a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	691a      	ldr	r2, [r3, #16]
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a646:	b2d2      	uxtb	r2, r2
 800a648:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a64e:	1c5a      	adds	r2, r3, #1
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a658:	3b01      	subs	r3, #1
 800a65a:	b29a      	uxth	r2, r3
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a664:	b29b      	uxth	r3, r3
 800a666:	3b01      	subs	r3, #1
 800a668:	b29a      	uxth	r2, r3
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	691a      	ldr	r2, [r3, #16]
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a678:	b2d2      	uxtb	r2, r2
 800a67a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a680:	1c5a      	adds	r2, r3, #1
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a68a:	3b01      	subs	r3, #1
 800a68c:	b29a      	uxth	r2, r3
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a696:	b29b      	uxth	r3, r3
 800a698:	3b01      	subs	r3, #1
 800a69a:	b29a      	uxth	r2, r3
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a6a0:	e0c4      	b.n	800a82c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a6a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6a4:	9300      	str	r3, [sp, #0]
 800a6a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	496c      	ldr	r1, [pc, #432]	@ (800a85c <HAL_I2C_Mem_Read+0x460>)
 800a6ac:	68f8      	ldr	r0, [r7, #12]
 800a6ae:	f000 fad7 	bl	800ac60 <I2C_WaitOnFlagUntilTimeout>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d001      	beq.n	800a6bc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	e0cb      	b.n	800a854 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	681a      	ldr	r2, [r3, #0]
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a6ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	691a      	ldr	r2, [r3, #16]
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6d6:	b2d2      	uxtb	r2, r2
 800a6d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6de:	1c5a      	adds	r2, r3, #1
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6e8:	3b01      	subs	r3, #1
 800a6ea:	b29a      	uxth	r2, r3
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6f4:	b29b      	uxth	r3, r3
 800a6f6:	3b01      	subs	r3, #1
 800a6f8:	b29a      	uxth	r2, r3
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a6fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a700:	9300      	str	r3, [sp, #0]
 800a702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a704:	2200      	movs	r2, #0
 800a706:	4955      	ldr	r1, [pc, #340]	@ (800a85c <HAL_I2C_Mem_Read+0x460>)
 800a708:	68f8      	ldr	r0, [r7, #12]
 800a70a:	f000 faa9 	bl	800ac60 <I2C_WaitOnFlagUntilTimeout>
 800a70e:	4603      	mov	r3, r0
 800a710:	2b00      	cmp	r3, #0
 800a712:	d001      	beq.n	800a718 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800a714:	2301      	movs	r3, #1
 800a716:	e09d      	b.n	800a854 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	681a      	ldr	r2, [r3, #0]
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a726:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	691a      	ldr	r2, [r3, #16]
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a732:	b2d2      	uxtb	r2, r2
 800a734:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a73a:	1c5a      	adds	r2, r3, #1
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a744:	3b01      	subs	r3, #1
 800a746:	b29a      	uxth	r2, r3
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a750:	b29b      	uxth	r3, r3
 800a752:	3b01      	subs	r3, #1
 800a754:	b29a      	uxth	r2, r3
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	691a      	ldr	r2, [r3, #16]
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a764:	b2d2      	uxtb	r2, r2
 800a766:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a76c:	1c5a      	adds	r2, r3, #1
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a776:	3b01      	subs	r3, #1
 800a778:	b29a      	uxth	r2, r3
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a782:	b29b      	uxth	r3, r3
 800a784:	3b01      	subs	r3, #1
 800a786:	b29a      	uxth	r2, r3
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a78c:	e04e      	b.n	800a82c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a78e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a790:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a792:	68f8      	ldr	r0, [r7, #12]
 800a794:	f000 fc0e 	bl	800afb4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a798:	4603      	mov	r3, r0
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d001      	beq.n	800a7a2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800a79e:	2301      	movs	r3, #1
 800a7a0:	e058      	b.n	800a854 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	691a      	ldr	r2, [r3, #16]
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7ac:	b2d2      	uxtb	r2, r2
 800a7ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7b4:	1c5a      	adds	r2, r3, #1
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a7be:	3b01      	subs	r3, #1
 800a7c0:	b29a      	uxth	r2, r3
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7ca:	b29b      	uxth	r3, r3
 800a7cc:	3b01      	subs	r3, #1
 800a7ce:	b29a      	uxth	r2, r3
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	695b      	ldr	r3, [r3, #20]
 800a7da:	f003 0304 	and.w	r3, r3, #4
 800a7de:	2b04      	cmp	r3, #4
 800a7e0:	d124      	bne.n	800a82c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a7e6:	2b03      	cmp	r3, #3
 800a7e8:	d107      	bne.n	800a7fa <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	681a      	ldr	r2, [r3, #0]
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a7f8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	691a      	ldr	r2, [r3, #16]
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a804:	b2d2      	uxtb	r2, r2
 800a806:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a80c:	1c5a      	adds	r2, r3, #1
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a816:	3b01      	subs	r3, #1
 800a818:	b29a      	uxth	r2, r3
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a822:	b29b      	uxth	r3, r3
 800a824:	3b01      	subs	r3, #1
 800a826:	b29a      	uxth	r2, r3
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a830:	2b00      	cmp	r3, #0
 800a832:	f47f aeb6 	bne.w	800a5a2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	2220      	movs	r2, #32
 800a83a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2200      	movs	r2, #0
 800a842:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800a84e:	2300      	movs	r3, #0
 800a850:	e000      	b.n	800a854 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800a852:	2302      	movs	r3, #2
  }
}
 800a854:	4618      	mov	r0, r3
 800a856:	3728      	adds	r7, #40	@ 0x28
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}
 800a85c:	00010004 	.word	0x00010004

0800a860 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b088      	sub	sp, #32
 800a864:	af02      	add	r7, sp, #8
 800a866:	60f8      	str	r0, [r7, #12]
 800a868:	607a      	str	r2, [r7, #4]
 800a86a:	603b      	str	r3, [r7, #0]
 800a86c:	460b      	mov	r3, r1
 800a86e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a874:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	2b08      	cmp	r3, #8
 800a87a:	d006      	beq.n	800a88a <I2C_MasterRequestWrite+0x2a>
 800a87c:	697b      	ldr	r3, [r7, #20]
 800a87e:	2b01      	cmp	r3, #1
 800a880:	d003      	beq.n	800a88a <I2C_MasterRequestWrite+0x2a>
 800a882:	697b      	ldr	r3, [r7, #20]
 800a884:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a888:	d108      	bne.n	800a89c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	681a      	ldr	r2, [r3, #0]
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a898:	601a      	str	r2, [r3, #0]
 800a89a:	e00b      	b.n	800a8b4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8a0:	2b12      	cmp	r3, #18
 800a8a2:	d107      	bne.n	800a8b4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	681a      	ldr	r2, [r3, #0]
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a8b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	9300      	str	r3, [sp, #0]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800a8c0:	68f8      	ldr	r0, [r7, #12]
 800a8c2:	f000 f9cd 	bl	800ac60 <I2C_WaitOnFlagUntilTimeout>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d00d      	beq.n	800a8e8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a8da:	d103      	bne.n	800a8e4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a8e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800a8e4:	2303      	movs	r3, #3
 800a8e6:	e035      	b.n	800a954 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	691b      	ldr	r3, [r3, #16]
 800a8ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a8f0:	d108      	bne.n	800a904 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a8f2:	897b      	ldrh	r3, [r7, #10]
 800a8f4:	b2db      	uxtb	r3, r3
 800a8f6:	461a      	mov	r2, r3
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800a900:	611a      	str	r2, [r3, #16]
 800a902:	e01b      	b.n	800a93c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800a904:	897b      	ldrh	r3, [r7, #10]
 800a906:	11db      	asrs	r3, r3, #7
 800a908:	b2db      	uxtb	r3, r3
 800a90a:	f003 0306 	and.w	r3, r3, #6
 800a90e:	b2db      	uxtb	r3, r3
 800a910:	f063 030f 	orn	r3, r3, #15
 800a914:	b2da      	uxtb	r2, r3
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	687a      	ldr	r2, [r7, #4]
 800a920:	490e      	ldr	r1, [pc, #56]	@ (800a95c <I2C_MasterRequestWrite+0xfc>)
 800a922:	68f8      	ldr	r0, [r7, #12]
 800a924:	f000 fa16 	bl	800ad54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a928:	4603      	mov	r3, r0
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d001      	beq.n	800a932 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800a92e:	2301      	movs	r3, #1
 800a930:	e010      	b.n	800a954 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800a932:	897b      	ldrh	r3, [r7, #10]
 800a934:	b2da      	uxtb	r2, r3
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	687a      	ldr	r2, [r7, #4]
 800a940:	4907      	ldr	r1, [pc, #28]	@ (800a960 <I2C_MasterRequestWrite+0x100>)
 800a942:	68f8      	ldr	r0, [r7, #12]
 800a944:	f000 fa06 	bl	800ad54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a948:	4603      	mov	r3, r0
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d001      	beq.n	800a952 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800a94e:	2301      	movs	r3, #1
 800a950:	e000      	b.n	800a954 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800a952:	2300      	movs	r3, #0
}
 800a954:	4618      	mov	r0, r3
 800a956:	3718      	adds	r7, #24
 800a958:	46bd      	mov	sp, r7
 800a95a:	bd80      	pop	{r7, pc}
 800a95c:	00010008 	.word	0x00010008
 800a960:	00010002 	.word	0x00010002

0800a964 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b088      	sub	sp, #32
 800a968:	af02      	add	r7, sp, #8
 800a96a:	60f8      	str	r0, [r7, #12]
 800a96c:	4608      	mov	r0, r1
 800a96e:	4611      	mov	r1, r2
 800a970:	461a      	mov	r2, r3
 800a972:	4603      	mov	r3, r0
 800a974:	817b      	strh	r3, [r7, #10]
 800a976:	460b      	mov	r3, r1
 800a978:	813b      	strh	r3, [r7, #8]
 800a97a:	4613      	mov	r3, r2
 800a97c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	681a      	ldr	r2, [r3, #0]
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a98c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a98e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a990:	9300      	str	r3, [sp, #0]
 800a992:	6a3b      	ldr	r3, [r7, #32]
 800a994:	2200      	movs	r2, #0
 800a996:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800a99a:	68f8      	ldr	r0, [r7, #12]
 800a99c:	f000 f960 	bl	800ac60 <I2C_WaitOnFlagUntilTimeout>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d00d      	beq.n	800a9c2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a9b4:	d103      	bne.n	800a9be <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a9bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800a9be:	2303      	movs	r3, #3
 800a9c0:	e05f      	b.n	800aa82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a9c2:	897b      	ldrh	r3, [r7, #10]
 800a9c4:	b2db      	uxtb	r3, r3
 800a9c6:	461a      	mov	r2, r3
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800a9d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a9d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9d4:	6a3a      	ldr	r2, [r7, #32]
 800a9d6:	492d      	ldr	r1, [pc, #180]	@ (800aa8c <I2C_RequestMemoryWrite+0x128>)
 800a9d8:	68f8      	ldr	r0, [r7, #12]
 800a9da:	f000 f9bb 	bl	800ad54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a9de:	4603      	mov	r3, r0
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d001      	beq.n	800a9e8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	e04c      	b.n	800aa82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	617b      	str	r3, [r7, #20]
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	695b      	ldr	r3, [r3, #20]
 800a9f2:	617b      	str	r3, [r7, #20]
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	699b      	ldr	r3, [r3, #24]
 800a9fa:	617b      	str	r3, [r7, #20]
 800a9fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a9fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa00:	6a39      	ldr	r1, [r7, #32]
 800aa02:	68f8      	ldr	r0, [r7, #12]
 800aa04:	f000 fa46 	bl	800ae94 <I2C_WaitOnTXEFlagUntilTimeout>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d00d      	beq.n	800aa2a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa12:	2b04      	cmp	r3, #4
 800aa14:	d107      	bne.n	800aa26 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	681a      	ldr	r2, [r3, #0]
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aa24:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800aa26:	2301      	movs	r3, #1
 800aa28:	e02b      	b.n	800aa82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800aa2a:	88fb      	ldrh	r3, [r7, #6]
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	d105      	bne.n	800aa3c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800aa30:	893b      	ldrh	r3, [r7, #8]
 800aa32:	b2da      	uxtb	r2, r3
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	611a      	str	r2, [r3, #16]
 800aa3a:	e021      	b.n	800aa80 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800aa3c:	893b      	ldrh	r3, [r7, #8]
 800aa3e:	0a1b      	lsrs	r3, r3, #8
 800aa40:	b29b      	uxth	r3, r3
 800aa42:	b2da      	uxtb	r2, r3
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800aa4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa4c:	6a39      	ldr	r1, [r7, #32]
 800aa4e:	68f8      	ldr	r0, [r7, #12]
 800aa50:	f000 fa20 	bl	800ae94 <I2C_WaitOnTXEFlagUntilTimeout>
 800aa54:	4603      	mov	r3, r0
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d00d      	beq.n	800aa76 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa5e:	2b04      	cmp	r3, #4
 800aa60:	d107      	bne.n	800aa72 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	681a      	ldr	r2, [r3, #0]
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aa70:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800aa72:	2301      	movs	r3, #1
 800aa74:	e005      	b.n	800aa82 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800aa76:	893b      	ldrh	r3, [r7, #8]
 800aa78:	b2da      	uxtb	r2, r3
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800aa80:	2300      	movs	r3, #0
}
 800aa82:	4618      	mov	r0, r3
 800aa84:	3718      	adds	r7, #24
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}
 800aa8a:	bf00      	nop
 800aa8c:	00010002 	.word	0x00010002

0800aa90 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b088      	sub	sp, #32
 800aa94:	af02      	add	r7, sp, #8
 800aa96:	60f8      	str	r0, [r7, #12]
 800aa98:	4608      	mov	r0, r1
 800aa9a:	4611      	mov	r1, r2
 800aa9c:	461a      	mov	r2, r3
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	817b      	strh	r3, [r7, #10]
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	813b      	strh	r3, [r7, #8]
 800aaa6:	4613      	mov	r3, r2
 800aaa8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	681a      	ldr	r2, [r3, #0]
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800aab8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	681a      	ldr	r2, [r3, #0]
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800aac8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800aaca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aacc:	9300      	str	r3, [sp, #0]
 800aace:	6a3b      	ldr	r3, [r7, #32]
 800aad0:	2200      	movs	r2, #0
 800aad2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800aad6:	68f8      	ldr	r0, [r7, #12]
 800aad8:	f000 f8c2 	bl	800ac60 <I2C_WaitOnFlagUntilTimeout>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d00d      	beq.n	800aafe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aaec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aaf0:	d103      	bne.n	800aafa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aaf8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800aafa:	2303      	movs	r3, #3
 800aafc:	e0aa      	b.n	800ac54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800aafe:	897b      	ldrh	r3, [r7, #10]
 800ab00:	b2db      	uxtb	r3, r3
 800ab02:	461a      	mov	r2, r3
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800ab0c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800ab0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab10:	6a3a      	ldr	r2, [r7, #32]
 800ab12:	4952      	ldr	r1, [pc, #328]	@ (800ac5c <I2C_RequestMemoryRead+0x1cc>)
 800ab14:	68f8      	ldr	r0, [r7, #12]
 800ab16:	f000 f91d 	bl	800ad54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d001      	beq.n	800ab24 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800ab20:	2301      	movs	r3, #1
 800ab22:	e097      	b.n	800ac54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ab24:	2300      	movs	r3, #0
 800ab26:	617b      	str	r3, [r7, #20]
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	695b      	ldr	r3, [r3, #20]
 800ab2e:	617b      	str	r3, [r7, #20]
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	699b      	ldr	r3, [r3, #24]
 800ab36:	617b      	str	r3, [r7, #20]
 800ab38:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ab3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab3c:	6a39      	ldr	r1, [r7, #32]
 800ab3e:	68f8      	ldr	r0, [r7, #12]
 800ab40:	f000 f9a8 	bl	800ae94 <I2C_WaitOnTXEFlagUntilTimeout>
 800ab44:	4603      	mov	r3, r0
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d00d      	beq.n	800ab66 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab4e:	2b04      	cmp	r3, #4
 800ab50:	d107      	bne.n	800ab62 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	681a      	ldr	r2, [r3, #0]
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ab60:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800ab62:	2301      	movs	r3, #1
 800ab64:	e076      	b.n	800ac54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ab66:	88fb      	ldrh	r3, [r7, #6]
 800ab68:	2b01      	cmp	r3, #1
 800ab6a:	d105      	bne.n	800ab78 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800ab6c:	893b      	ldrh	r3, [r7, #8]
 800ab6e:	b2da      	uxtb	r2, r3
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	611a      	str	r2, [r3, #16]
 800ab76:	e021      	b.n	800abbc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800ab78:	893b      	ldrh	r3, [r7, #8]
 800ab7a:	0a1b      	lsrs	r3, r3, #8
 800ab7c:	b29b      	uxth	r3, r3
 800ab7e:	b2da      	uxtb	r2, r3
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ab86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab88:	6a39      	ldr	r1, [r7, #32]
 800ab8a:	68f8      	ldr	r0, [r7, #12]
 800ab8c:	f000 f982 	bl	800ae94 <I2C_WaitOnTXEFlagUntilTimeout>
 800ab90:	4603      	mov	r3, r0
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d00d      	beq.n	800abb2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab9a:	2b04      	cmp	r3, #4
 800ab9c:	d107      	bne.n	800abae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	681a      	ldr	r2, [r3, #0]
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800abac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800abae:	2301      	movs	r3, #1
 800abb0:	e050      	b.n	800ac54 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800abb2:	893b      	ldrh	r3, [r7, #8]
 800abb4:	b2da      	uxtb	r2, r3
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800abbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abbe:	6a39      	ldr	r1, [r7, #32]
 800abc0:	68f8      	ldr	r0, [r7, #12]
 800abc2:	f000 f967 	bl	800ae94 <I2C_WaitOnTXEFlagUntilTimeout>
 800abc6:	4603      	mov	r3, r0
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d00d      	beq.n	800abe8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abd0:	2b04      	cmp	r3, #4
 800abd2:	d107      	bne.n	800abe4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	681a      	ldr	r2, [r3, #0]
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800abe2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800abe4:	2301      	movs	r3, #1
 800abe6:	e035      	b.n	800ac54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	681a      	ldr	r2, [r3, #0]
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800abf6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800abf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abfa:	9300      	str	r3, [sp, #0]
 800abfc:	6a3b      	ldr	r3, [r7, #32]
 800abfe:	2200      	movs	r2, #0
 800ac00:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800ac04:	68f8      	ldr	r0, [r7, #12]
 800ac06:	f000 f82b 	bl	800ac60 <I2C_WaitOnFlagUntilTimeout>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d00d      	beq.n	800ac2c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac1e:	d103      	bne.n	800ac28 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ac26:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800ac28:	2303      	movs	r3, #3
 800ac2a:	e013      	b.n	800ac54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800ac2c:	897b      	ldrh	r3, [r7, #10]
 800ac2e:	b2db      	uxtb	r3, r3
 800ac30:	f043 0301 	orr.w	r3, r3, #1
 800ac34:	b2da      	uxtb	r2, r3
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800ac3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac3e:	6a3a      	ldr	r2, [r7, #32]
 800ac40:	4906      	ldr	r1, [pc, #24]	@ (800ac5c <I2C_RequestMemoryRead+0x1cc>)
 800ac42:	68f8      	ldr	r0, [r7, #12]
 800ac44:	f000 f886 	bl	800ad54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ac48:	4603      	mov	r3, r0
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d001      	beq.n	800ac52 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800ac4e:	2301      	movs	r3, #1
 800ac50:	e000      	b.n	800ac54 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800ac52:	2300      	movs	r3, #0
}
 800ac54:	4618      	mov	r0, r3
 800ac56:	3718      	adds	r7, #24
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	bd80      	pop	{r7, pc}
 800ac5c:	00010002 	.word	0x00010002

0800ac60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b084      	sub	sp, #16
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	60f8      	str	r0, [r7, #12]
 800ac68:	60b9      	str	r1, [r7, #8]
 800ac6a:	603b      	str	r3, [r7, #0]
 800ac6c:	4613      	mov	r3, r2
 800ac6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ac70:	e048      	b.n	800ad04 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac78:	d044      	beq.n	800ad04 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ac7a:	f7fe fcc9 	bl	8009610 <HAL_GetTick>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	69bb      	ldr	r3, [r7, #24]
 800ac82:	1ad3      	subs	r3, r2, r3
 800ac84:	683a      	ldr	r2, [r7, #0]
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d302      	bcc.n	800ac90 <I2C_WaitOnFlagUntilTimeout+0x30>
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d139      	bne.n	800ad04 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	0c1b      	lsrs	r3, r3, #16
 800ac94:	b2db      	uxtb	r3, r3
 800ac96:	2b01      	cmp	r3, #1
 800ac98:	d10d      	bne.n	800acb6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	695b      	ldr	r3, [r3, #20]
 800aca0:	43da      	mvns	r2, r3
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	4013      	ands	r3, r2
 800aca6:	b29b      	uxth	r3, r3
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	bf0c      	ite	eq
 800acac:	2301      	moveq	r3, #1
 800acae:	2300      	movne	r3, #0
 800acb0:	b2db      	uxtb	r3, r3
 800acb2:	461a      	mov	r2, r3
 800acb4:	e00c      	b.n	800acd0 <I2C_WaitOnFlagUntilTimeout+0x70>
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	699b      	ldr	r3, [r3, #24]
 800acbc:	43da      	mvns	r2, r3
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	4013      	ands	r3, r2
 800acc2:	b29b      	uxth	r3, r3
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	bf0c      	ite	eq
 800acc8:	2301      	moveq	r3, #1
 800acca:	2300      	movne	r3, #0
 800accc:	b2db      	uxtb	r3, r3
 800acce:	461a      	mov	r2, r3
 800acd0:	79fb      	ldrb	r3, [r7, #7]
 800acd2:	429a      	cmp	r2, r3
 800acd4:	d116      	bne.n	800ad04 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	2200      	movs	r2, #0
 800acda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	2220      	movs	r2, #32
 800ace0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	2200      	movs	r2, #0
 800ace8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acf0:	f043 0220 	orr.w	r2, r3, #32
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	2200      	movs	r2, #0
 800acfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800ad00:	2301      	movs	r3, #1
 800ad02:	e023      	b.n	800ad4c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	0c1b      	lsrs	r3, r3, #16
 800ad08:	b2db      	uxtb	r3, r3
 800ad0a:	2b01      	cmp	r3, #1
 800ad0c:	d10d      	bne.n	800ad2a <I2C_WaitOnFlagUntilTimeout+0xca>
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	695b      	ldr	r3, [r3, #20]
 800ad14:	43da      	mvns	r2, r3
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	4013      	ands	r3, r2
 800ad1a:	b29b      	uxth	r3, r3
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	bf0c      	ite	eq
 800ad20:	2301      	moveq	r3, #1
 800ad22:	2300      	movne	r3, #0
 800ad24:	b2db      	uxtb	r3, r3
 800ad26:	461a      	mov	r2, r3
 800ad28:	e00c      	b.n	800ad44 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	699b      	ldr	r3, [r3, #24]
 800ad30:	43da      	mvns	r2, r3
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	4013      	ands	r3, r2
 800ad36:	b29b      	uxth	r3, r3
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	bf0c      	ite	eq
 800ad3c:	2301      	moveq	r3, #1
 800ad3e:	2300      	movne	r3, #0
 800ad40:	b2db      	uxtb	r3, r3
 800ad42:	461a      	mov	r2, r3
 800ad44:	79fb      	ldrb	r3, [r7, #7]
 800ad46:	429a      	cmp	r2, r3
 800ad48:	d093      	beq.n	800ac72 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ad4a:	2300      	movs	r3, #0
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3710      	adds	r7, #16
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}

0800ad54 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b084      	sub	sp, #16
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	60f8      	str	r0, [r7, #12]
 800ad5c:	60b9      	str	r1, [r7, #8]
 800ad5e:	607a      	str	r2, [r7, #4]
 800ad60:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800ad62:	e071      	b.n	800ae48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	695b      	ldr	r3, [r3, #20]
 800ad6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ad6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad72:	d123      	bne.n	800adbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	681a      	ldr	r2, [r3, #0]
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ad82:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800ad8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2200      	movs	r2, #0
 800ad92:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	2220      	movs	r2, #32
 800ad98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2200      	movs	r2, #0
 800ada0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ada8:	f043 0204 	orr.w	r2, r3, #4
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	2200      	movs	r2, #0
 800adb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800adb8:	2301      	movs	r3, #1
 800adba:	e067      	b.n	800ae8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adc2:	d041      	beq.n	800ae48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800adc4:	f7fe fc24 	bl	8009610 <HAL_GetTick>
 800adc8:	4602      	mov	r2, r0
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	1ad3      	subs	r3, r2, r3
 800adce:	687a      	ldr	r2, [r7, #4]
 800add0:	429a      	cmp	r2, r3
 800add2:	d302      	bcc.n	800adda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d136      	bne.n	800ae48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800adda:	68bb      	ldr	r3, [r7, #8]
 800addc:	0c1b      	lsrs	r3, r3, #16
 800adde:	b2db      	uxtb	r3, r3
 800ade0:	2b01      	cmp	r3, #1
 800ade2:	d10c      	bne.n	800adfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	695b      	ldr	r3, [r3, #20]
 800adea:	43da      	mvns	r2, r3
 800adec:	68bb      	ldr	r3, [r7, #8]
 800adee:	4013      	ands	r3, r2
 800adf0:	b29b      	uxth	r3, r3
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	bf14      	ite	ne
 800adf6:	2301      	movne	r3, #1
 800adf8:	2300      	moveq	r3, #0
 800adfa:	b2db      	uxtb	r3, r3
 800adfc:	e00b      	b.n	800ae16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	699b      	ldr	r3, [r3, #24]
 800ae04:	43da      	mvns	r2, r3
 800ae06:	68bb      	ldr	r3, [r7, #8]
 800ae08:	4013      	ands	r3, r2
 800ae0a:	b29b      	uxth	r3, r3
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	bf14      	ite	ne
 800ae10:	2301      	movne	r3, #1
 800ae12:	2300      	moveq	r3, #0
 800ae14:	b2db      	uxtb	r3, r3
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d016      	beq.n	800ae48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	2220      	movs	r2, #32
 800ae24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae34:	f043 0220 	orr.w	r2, r3, #32
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	2200      	movs	r2, #0
 800ae40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800ae44:	2301      	movs	r3, #1
 800ae46:	e021      	b.n	800ae8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	0c1b      	lsrs	r3, r3, #16
 800ae4c:	b2db      	uxtb	r3, r3
 800ae4e:	2b01      	cmp	r3, #1
 800ae50:	d10c      	bne.n	800ae6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	695b      	ldr	r3, [r3, #20]
 800ae58:	43da      	mvns	r2, r3
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	4013      	ands	r3, r2
 800ae5e:	b29b      	uxth	r3, r3
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	bf14      	ite	ne
 800ae64:	2301      	movne	r3, #1
 800ae66:	2300      	moveq	r3, #0
 800ae68:	b2db      	uxtb	r3, r3
 800ae6a:	e00b      	b.n	800ae84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	699b      	ldr	r3, [r3, #24]
 800ae72:	43da      	mvns	r2, r3
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	4013      	ands	r3, r2
 800ae78:	b29b      	uxth	r3, r3
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	bf14      	ite	ne
 800ae7e:	2301      	movne	r3, #1
 800ae80:	2300      	moveq	r3, #0
 800ae82:	b2db      	uxtb	r3, r3
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	f47f af6d 	bne.w	800ad64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800ae8a:	2300      	movs	r3, #0
}
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	3710      	adds	r7, #16
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bd80      	pop	{r7, pc}

0800ae94 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b084      	sub	sp, #16
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	60f8      	str	r0, [r7, #12]
 800ae9c:	60b9      	str	r1, [r7, #8]
 800ae9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800aea0:	e034      	b.n	800af0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800aea2:	68f8      	ldr	r0, [r7, #12]
 800aea4:	f000 f8e3 	bl	800b06e <I2C_IsAcknowledgeFailed>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d001      	beq.n	800aeb2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800aeae:	2301      	movs	r3, #1
 800aeb0:	e034      	b.n	800af1c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aeb8:	d028      	beq.n	800af0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aeba:	f7fe fba9 	bl	8009610 <HAL_GetTick>
 800aebe:	4602      	mov	r2, r0
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	1ad3      	subs	r3, r2, r3
 800aec4:	68ba      	ldr	r2, [r7, #8]
 800aec6:	429a      	cmp	r2, r3
 800aec8:	d302      	bcc.n	800aed0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d11d      	bne.n	800af0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	695b      	ldr	r3, [r3, #20]
 800aed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeda:	2b80      	cmp	r3, #128	@ 0x80
 800aedc:	d016      	beq.n	800af0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	2200      	movs	r2, #0
 800aee2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	2220      	movs	r2, #32
 800aee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	2200      	movs	r2, #0
 800aef0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aef8:	f043 0220 	orr.w	r2, r3, #32
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	2200      	movs	r2, #0
 800af04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800af08:	2301      	movs	r3, #1
 800af0a:	e007      	b.n	800af1c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	695b      	ldr	r3, [r3, #20]
 800af12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af16:	2b80      	cmp	r3, #128	@ 0x80
 800af18:	d1c3      	bne.n	800aea2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800af1a:	2300      	movs	r3, #0
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3710      	adds	r7, #16
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}

0800af24 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b084      	sub	sp, #16
 800af28:	af00      	add	r7, sp, #0
 800af2a:	60f8      	str	r0, [r7, #12]
 800af2c:	60b9      	str	r1, [r7, #8]
 800af2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800af30:	e034      	b.n	800af9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800af32:	68f8      	ldr	r0, [r7, #12]
 800af34:	f000 f89b 	bl	800b06e <I2C_IsAcknowledgeFailed>
 800af38:	4603      	mov	r3, r0
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d001      	beq.n	800af42 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800af3e:	2301      	movs	r3, #1
 800af40:	e034      	b.n	800afac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af48:	d028      	beq.n	800af9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800af4a:	f7fe fb61 	bl	8009610 <HAL_GetTick>
 800af4e:	4602      	mov	r2, r0
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	1ad3      	subs	r3, r2, r3
 800af54:	68ba      	ldr	r2, [r7, #8]
 800af56:	429a      	cmp	r2, r3
 800af58:	d302      	bcc.n	800af60 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d11d      	bne.n	800af9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	695b      	ldr	r3, [r3, #20]
 800af66:	f003 0304 	and.w	r3, r3, #4
 800af6a:	2b04      	cmp	r3, #4
 800af6c:	d016      	beq.n	800af9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	2200      	movs	r2, #0
 800af72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	2220      	movs	r2, #32
 800af78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	2200      	movs	r2, #0
 800af80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af88:	f043 0220 	orr.w	r2, r3, #32
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	2200      	movs	r2, #0
 800af94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800af98:	2301      	movs	r3, #1
 800af9a:	e007      	b.n	800afac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	695b      	ldr	r3, [r3, #20]
 800afa2:	f003 0304 	and.w	r3, r3, #4
 800afa6:	2b04      	cmp	r3, #4
 800afa8:	d1c3      	bne.n	800af32 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800afaa:	2300      	movs	r3, #0
}
 800afac:	4618      	mov	r0, r3
 800afae:	3710      	adds	r7, #16
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}

0800afb4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b084      	sub	sp, #16
 800afb8:	af00      	add	r7, sp, #0
 800afba:	60f8      	str	r0, [r7, #12]
 800afbc:	60b9      	str	r1, [r7, #8]
 800afbe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800afc0:	e049      	b.n	800b056 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	695b      	ldr	r3, [r3, #20]
 800afc8:	f003 0310 	and.w	r3, r3, #16
 800afcc:	2b10      	cmp	r3, #16
 800afce:	d119      	bne.n	800b004 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	f06f 0210 	mvn.w	r2, #16
 800afd8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	2200      	movs	r2, #0
 800afde:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	2220      	movs	r2, #32
 800afe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2200      	movs	r2, #0
 800afec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	2200      	movs	r2, #0
 800affc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800b000:	2301      	movs	r3, #1
 800b002:	e030      	b.n	800b066 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b004:	f7fe fb04 	bl	8009610 <HAL_GetTick>
 800b008:	4602      	mov	r2, r0
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	1ad3      	subs	r3, r2, r3
 800b00e:	68ba      	ldr	r2, [r7, #8]
 800b010:	429a      	cmp	r2, r3
 800b012:	d302      	bcc.n	800b01a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d11d      	bne.n	800b056 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	695b      	ldr	r3, [r3, #20]
 800b020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b024:	2b40      	cmp	r3, #64	@ 0x40
 800b026:	d016      	beq.n	800b056 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	2200      	movs	r2, #0
 800b02c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	2220      	movs	r2, #32
 800b032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	2200      	movs	r2, #0
 800b03a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b042:	f043 0220 	orr.w	r2, r3, #32
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	2200      	movs	r2, #0
 800b04e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800b052:	2301      	movs	r3, #1
 800b054:	e007      	b.n	800b066 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	695b      	ldr	r3, [r3, #20]
 800b05c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b060:	2b40      	cmp	r3, #64	@ 0x40
 800b062:	d1ae      	bne.n	800afc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b064:	2300      	movs	r3, #0
}
 800b066:	4618      	mov	r0, r3
 800b068:	3710      	adds	r7, #16
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}

0800b06e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800b06e:	b480      	push	{r7}
 800b070:	b083      	sub	sp, #12
 800b072:	af00      	add	r7, sp, #0
 800b074:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	695b      	ldr	r3, [r3, #20]
 800b07c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b080:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b084:	d11b      	bne.n	800b0be <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b08e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2200      	movs	r2, #0
 800b094:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2220      	movs	r2, #32
 800b09a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0aa:	f043 0204 	orr.w	r2, r3, #4
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	e000      	b.n	800b0c0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800b0be:	2300      	movs	r3, #0
}
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	370c      	adds	r7, #12
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ca:	4770      	bx	lr

0800b0cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b086      	sub	sp, #24
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d101      	bne.n	800b0de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b0da:	2301      	movs	r3, #1
 800b0dc:	e267      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	f003 0301 	and.w	r3, r3, #1
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d075      	beq.n	800b1d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800b0ea:	4b88      	ldr	r3, [pc, #544]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b0ec:	689b      	ldr	r3, [r3, #8]
 800b0ee:	f003 030c 	and.w	r3, r3, #12
 800b0f2:	2b04      	cmp	r3, #4
 800b0f4:	d00c      	beq.n	800b110 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b0f6:	4b85      	ldr	r3, [pc, #532]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b0f8:	689b      	ldr	r3, [r3, #8]
 800b0fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800b0fe:	2b08      	cmp	r3, #8
 800b100:	d112      	bne.n	800b128 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b102:	4b82      	ldr	r3, [pc, #520]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b10a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b10e:	d10b      	bne.n	800b128 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b110:	4b7e      	ldr	r3, [pc, #504]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d05b      	beq.n	800b1d4 <HAL_RCC_OscConfig+0x108>
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	685b      	ldr	r3, [r3, #4]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d157      	bne.n	800b1d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b124:	2301      	movs	r3, #1
 800b126:	e242      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	685b      	ldr	r3, [r3, #4]
 800b12c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b130:	d106      	bne.n	800b140 <HAL_RCC_OscConfig+0x74>
 800b132:	4b76      	ldr	r3, [pc, #472]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	4a75      	ldr	r2, [pc, #468]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b13c:	6013      	str	r3, [r2, #0]
 800b13e:	e01d      	b.n	800b17c <HAL_RCC_OscConfig+0xb0>
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	685b      	ldr	r3, [r3, #4]
 800b144:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b148:	d10c      	bne.n	800b164 <HAL_RCC_OscConfig+0x98>
 800b14a:	4b70      	ldr	r3, [pc, #448]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	4a6f      	ldr	r2, [pc, #444]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b150:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b154:	6013      	str	r3, [r2, #0]
 800b156:	4b6d      	ldr	r3, [pc, #436]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	4a6c      	ldr	r2, [pc, #432]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b15c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b160:	6013      	str	r3, [r2, #0]
 800b162:	e00b      	b.n	800b17c <HAL_RCC_OscConfig+0xb0>
 800b164:	4b69      	ldr	r3, [pc, #420]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	4a68      	ldr	r2, [pc, #416]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b16a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b16e:	6013      	str	r3, [r2, #0]
 800b170:	4b66      	ldr	r3, [pc, #408]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	4a65      	ldr	r2, [pc, #404]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b176:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b17a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	685b      	ldr	r3, [r3, #4]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d013      	beq.n	800b1ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b184:	f7fe fa44 	bl	8009610 <HAL_GetTick>
 800b188:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b18a:	e008      	b.n	800b19e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b18c:	f7fe fa40 	bl	8009610 <HAL_GetTick>
 800b190:	4602      	mov	r2, r0
 800b192:	693b      	ldr	r3, [r7, #16]
 800b194:	1ad3      	subs	r3, r2, r3
 800b196:	2b64      	cmp	r3, #100	@ 0x64
 800b198:	d901      	bls.n	800b19e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b19a:	2303      	movs	r3, #3
 800b19c:	e207      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b19e:	4b5b      	ldr	r3, [pc, #364]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d0f0      	beq.n	800b18c <HAL_RCC_OscConfig+0xc0>
 800b1aa:	e014      	b.n	800b1d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b1ac:	f7fe fa30 	bl	8009610 <HAL_GetTick>
 800b1b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b1b2:	e008      	b.n	800b1c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b1b4:	f7fe fa2c 	bl	8009610 <HAL_GetTick>
 800b1b8:	4602      	mov	r2, r0
 800b1ba:	693b      	ldr	r3, [r7, #16]
 800b1bc:	1ad3      	subs	r3, r2, r3
 800b1be:	2b64      	cmp	r3, #100	@ 0x64
 800b1c0:	d901      	bls.n	800b1c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b1c2:	2303      	movs	r3, #3
 800b1c4:	e1f3      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b1c6:	4b51      	ldr	r3, [pc, #324]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d1f0      	bne.n	800b1b4 <HAL_RCC_OscConfig+0xe8>
 800b1d2:	e000      	b.n	800b1d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b1d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f003 0302 	and.w	r3, r3, #2
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d063      	beq.n	800b2aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800b1e2:	4b4a      	ldr	r3, [pc, #296]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b1e4:	689b      	ldr	r3, [r3, #8]
 800b1e6:	f003 030c 	and.w	r3, r3, #12
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d00b      	beq.n	800b206 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b1ee:	4b47      	ldr	r3, [pc, #284]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b1f0:	689b      	ldr	r3, [r3, #8]
 800b1f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800b1f6:	2b08      	cmp	r3, #8
 800b1f8:	d11c      	bne.n	800b234 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b1fa:	4b44      	ldr	r3, [pc, #272]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b1fc:	685b      	ldr	r3, [r3, #4]
 800b1fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b202:	2b00      	cmp	r3, #0
 800b204:	d116      	bne.n	800b234 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b206:	4b41      	ldr	r3, [pc, #260]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f003 0302 	and.w	r3, r3, #2
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d005      	beq.n	800b21e <HAL_RCC_OscConfig+0x152>
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	68db      	ldr	r3, [r3, #12]
 800b216:	2b01      	cmp	r3, #1
 800b218:	d001      	beq.n	800b21e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800b21a:	2301      	movs	r3, #1
 800b21c:	e1c7      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b21e:	4b3b      	ldr	r3, [pc, #236]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	691b      	ldr	r3, [r3, #16]
 800b22a:	00db      	lsls	r3, r3, #3
 800b22c:	4937      	ldr	r1, [pc, #220]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b22e:	4313      	orrs	r3, r2
 800b230:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b232:	e03a      	b.n	800b2aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	68db      	ldr	r3, [r3, #12]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d020      	beq.n	800b27e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b23c:	4b34      	ldr	r3, [pc, #208]	@ (800b310 <HAL_RCC_OscConfig+0x244>)
 800b23e:	2201      	movs	r2, #1
 800b240:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b242:	f7fe f9e5 	bl	8009610 <HAL_GetTick>
 800b246:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b248:	e008      	b.n	800b25c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b24a:	f7fe f9e1 	bl	8009610 <HAL_GetTick>
 800b24e:	4602      	mov	r2, r0
 800b250:	693b      	ldr	r3, [r7, #16]
 800b252:	1ad3      	subs	r3, r2, r3
 800b254:	2b02      	cmp	r3, #2
 800b256:	d901      	bls.n	800b25c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800b258:	2303      	movs	r3, #3
 800b25a:	e1a8      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b25c:	4b2b      	ldr	r3, [pc, #172]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	f003 0302 	and.w	r3, r3, #2
 800b264:	2b00      	cmp	r3, #0
 800b266:	d0f0      	beq.n	800b24a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b268:	4b28      	ldr	r3, [pc, #160]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	691b      	ldr	r3, [r3, #16]
 800b274:	00db      	lsls	r3, r3, #3
 800b276:	4925      	ldr	r1, [pc, #148]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b278:	4313      	orrs	r3, r2
 800b27a:	600b      	str	r3, [r1, #0]
 800b27c:	e015      	b.n	800b2aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b27e:	4b24      	ldr	r3, [pc, #144]	@ (800b310 <HAL_RCC_OscConfig+0x244>)
 800b280:	2200      	movs	r2, #0
 800b282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b284:	f7fe f9c4 	bl	8009610 <HAL_GetTick>
 800b288:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b28a:	e008      	b.n	800b29e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b28c:	f7fe f9c0 	bl	8009610 <HAL_GetTick>
 800b290:	4602      	mov	r2, r0
 800b292:	693b      	ldr	r3, [r7, #16]
 800b294:	1ad3      	subs	r3, r2, r3
 800b296:	2b02      	cmp	r3, #2
 800b298:	d901      	bls.n	800b29e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b29a:	2303      	movs	r3, #3
 800b29c:	e187      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b29e:	4b1b      	ldr	r3, [pc, #108]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	f003 0302 	and.w	r3, r3, #2
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d1f0      	bne.n	800b28c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	f003 0308 	and.w	r3, r3, #8
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d036      	beq.n	800b324 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	695b      	ldr	r3, [r3, #20]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d016      	beq.n	800b2ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b2be:	4b15      	ldr	r3, [pc, #84]	@ (800b314 <HAL_RCC_OscConfig+0x248>)
 800b2c0:	2201      	movs	r2, #1
 800b2c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2c4:	f7fe f9a4 	bl	8009610 <HAL_GetTick>
 800b2c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b2ca:	e008      	b.n	800b2de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b2cc:	f7fe f9a0 	bl	8009610 <HAL_GetTick>
 800b2d0:	4602      	mov	r2, r0
 800b2d2:	693b      	ldr	r3, [r7, #16]
 800b2d4:	1ad3      	subs	r3, r2, r3
 800b2d6:	2b02      	cmp	r3, #2
 800b2d8:	d901      	bls.n	800b2de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b2da:	2303      	movs	r3, #3
 800b2dc:	e167      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b2de:	4b0b      	ldr	r3, [pc, #44]	@ (800b30c <HAL_RCC_OscConfig+0x240>)
 800b2e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b2e2:	f003 0302 	and.w	r3, r3, #2
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d0f0      	beq.n	800b2cc <HAL_RCC_OscConfig+0x200>
 800b2ea:	e01b      	b.n	800b324 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b2ec:	4b09      	ldr	r3, [pc, #36]	@ (800b314 <HAL_RCC_OscConfig+0x248>)
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b2f2:	f7fe f98d 	bl	8009610 <HAL_GetTick>
 800b2f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b2f8:	e00e      	b.n	800b318 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b2fa:	f7fe f989 	bl	8009610 <HAL_GetTick>
 800b2fe:	4602      	mov	r2, r0
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	1ad3      	subs	r3, r2, r3
 800b304:	2b02      	cmp	r3, #2
 800b306:	d907      	bls.n	800b318 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b308:	2303      	movs	r3, #3
 800b30a:	e150      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
 800b30c:	40023800 	.word	0x40023800
 800b310:	42470000 	.word	0x42470000
 800b314:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b318:	4b88      	ldr	r3, [pc, #544]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b31a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b31c:	f003 0302 	and.w	r3, r3, #2
 800b320:	2b00      	cmp	r3, #0
 800b322:	d1ea      	bne.n	800b2fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f003 0304 	and.w	r3, r3, #4
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	f000 8097 	beq.w	800b460 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b332:	2300      	movs	r3, #0
 800b334:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b336:	4b81      	ldr	r3, [pc, #516]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b33a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d10f      	bne.n	800b362 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b342:	2300      	movs	r3, #0
 800b344:	60bb      	str	r3, [r7, #8]
 800b346:	4b7d      	ldr	r3, [pc, #500]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b34a:	4a7c      	ldr	r2, [pc, #496]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b34c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b350:	6413      	str	r3, [r2, #64]	@ 0x40
 800b352:	4b7a      	ldr	r3, [pc, #488]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b35a:	60bb      	str	r3, [r7, #8]
 800b35c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b35e:	2301      	movs	r3, #1
 800b360:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b362:	4b77      	ldr	r3, [pc, #476]	@ (800b540 <HAL_RCC_OscConfig+0x474>)
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d118      	bne.n	800b3a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b36e:	4b74      	ldr	r3, [pc, #464]	@ (800b540 <HAL_RCC_OscConfig+0x474>)
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	4a73      	ldr	r2, [pc, #460]	@ (800b540 <HAL_RCC_OscConfig+0x474>)
 800b374:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b378:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b37a:	f7fe f949 	bl	8009610 <HAL_GetTick>
 800b37e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b380:	e008      	b.n	800b394 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b382:	f7fe f945 	bl	8009610 <HAL_GetTick>
 800b386:	4602      	mov	r2, r0
 800b388:	693b      	ldr	r3, [r7, #16]
 800b38a:	1ad3      	subs	r3, r2, r3
 800b38c:	2b02      	cmp	r3, #2
 800b38e:	d901      	bls.n	800b394 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800b390:	2303      	movs	r3, #3
 800b392:	e10c      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b394:	4b6a      	ldr	r3, [pc, #424]	@ (800b540 <HAL_RCC_OscConfig+0x474>)
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d0f0      	beq.n	800b382 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	689b      	ldr	r3, [r3, #8]
 800b3a4:	2b01      	cmp	r3, #1
 800b3a6:	d106      	bne.n	800b3b6 <HAL_RCC_OscConfig+0x2ea>
 800b3a8:	4b64      	ldr	r3, [pc, #400]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b3aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3ac:	4a63      	ldr	r2, [pc, #396]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b3ae:	f043 0301 	orr.w	r3, r3, #1
 800b3b2:	6713      	str	r3, [r2, #112]	@ 0x70
 800b3b4:	e01c      	b.n	800b3f0 <HAL_RCC_OscConfig+0x324>
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	689b      	ldr	r3, [r3, #8]
 800b3ba:	2b05      	cmp	r3, #5
 800b3bc:	d10c      	bne.n	800b3d8 <HAL_RCC_OscConfig+0x30c>
 800b3be:	4b5f      	ldr	r3, [pc, #380]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b3c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3c2:	4a5e      	ldr	r2, [pc, #376]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b3c4:	f043 0304 	orr.w	r3, r3, #4
 800b3c8:	6713      	str	r3, [r2, #112]	@ 0x70
 800b3ca:	4b5c      	ldr	r3, [pc, #368]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b3cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3ce:	4a5b      	ldr	r2, [pc, #364]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b3d0:	f043 0301 	orr.w	r3, r3, #1
 800b3d4:	6713      	str	r3, [r2, #112]	@ 0x70
 800b3d6:	e00b      	b.n	800b3f0 <HAL_RCC_OscConfig+0x324>
 800b3d8:	4b58      	ldr	r3, [pc, #352]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b3da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3dc:	4a57      	ldr	r2, [pc, #348]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b3de:	f023 0301 	bic.w	r3, r3, #1
 800b3e2:	6713      	str	r3, [r2, #112]	@ 0x70
 800b3e4:	4b55      	ldr	r3, [pc, #340]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b3e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3e8:	4a54      	ldr	r2, [pc, #336]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b3ea:	f023 0304 	bic.w	r3, r3, #4
 800b3ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	689b      	ldr	r3, [r3, #8]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d015      	beq.n	800b424 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3f8:	f7fe f90a 	bl	8009610 <HAL_GetTick>
 800b3fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b3fe:	e00a      	b.n	800b416 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b400:	f7fe f906 	bl	8009610 <HAL_GetTick>
 800b404:	4602      	mov	r2, r0
 800b406:	693b      	ldr	r3, [r7, #16]
 800b408:	1ad3      	subs	r3, r2, r3
 800b40a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b40e:	4293      	cmp	r3, r2
 800b410:	d901      	bls.n	800b416 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800b412:	2303      	movs	r3, #3
 800b414:	e0cb      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b416:	4b49      	ldr	r3, [pc, #292]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b41a:	f003 0302 	and.w	r3, r3, #2
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d0ee      	beq.n	800b400 <HAL_RCC_OscConfig+0x334>
 800b422:	e014      	b.n	800b44e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b424:	f7fe f8f4 	bl	8009610 <HAL_GetTick>
 800b428:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b42a:	e00a      	b.n	800b442 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b42c:	f7fe f8f0 	bl	8009610 <HAL_GetTick>
 800b430:	4602      	mov	r2, r0
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	1ad3      	subs	r3, r2, r3
 800b436:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b43a:	4293      	cmp	r3, r2
 800b43c:	d901      	bls.n	800b442 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800b43e:	2303      	movs	r3, #3
 800b440:	e0b5      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b442:	4b3e      	ldr	r3, [pc, #248]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b446:	f003 0302 	and.w	r3, r3, #2
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d1ee      	bne.n	800b42c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b44e:	7dfb      	ldrb	r3, [r7, #23]
 800b450:	2b01      	cmp	r3, #1
 800b452:	d105      	bne.n	800b460 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b454:	4b39      	ldr	r3, [pc, #228]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b458:	4a38      	ldr	r2, [pc, #224]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b45a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b45e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	699b      	ldr	r3, [r3, #24]
 800b464:	2b00      	cmp	r3, #0
 800b466:	f000 80a1 	beq.w	800b5ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b46a:	4b34      	ldr	r3, [pc, #208]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b46c:	689b      	ldr	r3, [r3, #8]
 800b46e:	f003 030c 	and.w	r3, r3, #12
 800b472:	2b08      	cmp	r3, #8
 800b474:	d05c      	beq.n	800b530 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	699b      	ldr	r3, [r3, #24]
 800b47a:	2b02      	cmp	r3, #2
 800b47c:	d141      	bne.n	800b502 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b47e:	4b31      	ldr	r3, [pc, #196]	@ (800b544 <HAL_RCC_OscConfig+0x478>)
 800b480:	2200      	movs	r2, #0
 800b482:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b484:	f7fe f8c4 	bl	8009610 <HAL_GetTick>
 800b488:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b48a:	e008      	b.n	800b49e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b48c:	f7fe f8c0 	bl	8009610 <HAL_GetTick>
 800b490:	4602      	mov	r2, r0
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	1ad3      	subs	r3, r2, r3
 800b496:	2b02      	cmp	r3, #2
 800b498:	d901      	bls.n	800b49e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800b49a:	2303      	movs	r3, #3
 800b49c:	e087      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b49e:	4b27      	ldr	r3, [pc, #156]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d1f0      	bne.n	800b48c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	69da      	ldr	r2, [r3, #28]
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6a1b      	ldr	r3, [r3, #32]
 800b4b2:	431a      	orrs	r2, r3
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4b8:	019b      	lsls	r3, r3, #6
 800b4ba:	431a      	orrs	r2, r3
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4c0:	085b      	lsrs	r3, r3, #1
 800b4c2:	3b01      	subs	r3, #1
 800b4c4:	041b      	lsls	r3, r3, #16
 800b4c6:	431a      	orrs	r2, r3
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4cc:	061b      	lsls	r3, r3, #24
 800b4ce:	491b      	ldr	r1, [pc, #108]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b4d0:	4313      	orrs	r3, r2
 800b4d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b4d4:	4b1b      	ldr	r3, [pc, #108]	@ (800b544 <HAL_RCC_OscConfig+0x478>)
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b4da:	f7fe f899 	bl	8009610 <HAL_GetTick>
 800b4de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b4e0:	e008      	b.n	800b4f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b4e2:	f7fe f895 	bl	8009610 <HAL_GetTick>
 800b4e6:	4602      	mov	r2, r0
 800b4e8:	693b      	ldr	r3, [r7, #16]
 800b4ea:	1ad3      	subs	r3, r2, r3
 800b4ec:	2b02      	cmp	r3, #2
 800b4ee:	d901      	bls.n	800b4f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b4f0:	2303      	movs	r3, #3
 800b4f2:	e05c      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b4f4:	4b11      	ldr	r3, [pc, #68]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d0f0      	beq.n	800b4e2 <HAL_RCC_OscConfig+0x416>
 800b500:	e054      	b.n	800b5ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b502:	4b10      	ldr	r3, [pc, #64]	@ (800b544 <HAL_RCC_OscConfig+0x478>)
 800b504:	2200      	movs	r2, #0
 800b506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b508:	f7fe f882 	bl	8009610 <HAL_GetTick>
 800b50c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b50e:	e008      	b.n	800b522 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b510:	f7fe f87e 	bl	8009610 <HAL_GetTick>
 800b514:	4602      	mov	r2, r0
 800b516:	693b      	ldr	r3, [r7, #16]
 800b518:	1ad3      	subs	r3, r2, r3
 800b51a:	2b02      	cmp	r3, #2
 800b51c:	d901      	bls.n	800b522 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800b51e:	2303      	movs	r3, #3
 800b520:	e045      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b522:	4b06      	ldr	r3, [pc, #24]	@ (800b53c <HAL_RCC_OscConfig+0x470>)
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d1f0      	bne.n	800b510 <HAL_RCC_OscConfig+0x444>
 800b52e:	e03d      	b.n	800b5ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	699b      	ldr	r3, [r3, #24]
 800b534:	2b01      	cmp	r3, #1
 800b536:	d107      	bne.n	800b548 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800b538:	2301      	movs	r3, #1
 800b53a:	e038      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
 800b53c:	40023800 	.word	0x40023800
 800b540:	40007000 	.word	0x40007000
 800b544:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800b548:	4b1b      	ldr	r3, [pc, #108]	@ (800b5b8 <HAL_RCC_OscConfig+0x4ec>)
 800b54a:	685b      	ldr	r3, [r3, #4]
 800b54c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	699b      	ldr	r3, [r3, #24]
 800b552:	2b01      	cmp	r3, #1
 800b554:	d028      	beq.n	800b5a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b560:	429a      	cmp	r2, r3
 800b562:	d121      	bne.n	800b5a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b56e:	429a      	cmp	r2, r3
 800b570:	d11a      	bne.n	800b5a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b572:	68fa      	ldr	r2, [r7, #12]
 800b574:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b578:	4013      	ands	r3, r2
 800b57a:	687a      	ldr	r2, [r7, #4]
 800b57c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b57e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b580:	4293      	cmp	r3, r2
 800b582:	d111      	bne.n	800b5a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b58e:	085b      	lsrs	r3, r3, #1
 800b590:	3b01      	subs	r3, #1
 800b592:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b594:	429a      	cmp	r2, r3
 800b596:	d107      	bne.n	800b5a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b5a4:	429a      	cmp	r2, r3
 800b5a6:	d001      	beq.n	800b5ac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800b5a8:	2301      	movs	r3, #1
 800b5aa:	e000      	b.n	800b5ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800b5ac:	2300      	movs	r3, #0
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3718      	adds	r7, #24
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
 800b5b6:	bf00      	nop
 800b5b8:	40023800 	.word	0x40023800

0800b5bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b084      	sub	sp, #16
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d101      	bne.n	800b5d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b5cc:	2301      	movs	r3, #1
 800b5ce:	e0cc      	b.n	800b76a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b5d0:	4b68      	ldr	r3, [pc, #416]	@ (800b774 <HAL_RCC_ClockConfig+0x1b8>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f003 0307 	and.w	r3, r3, #7
 800b5d8:	683a      	ldr	r2, [r7, #0]
 800b5da:	429a      	cmp	r2, r3
 800b5dc:	d90c      	bls.n	800b5f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b5de:	4b65      	ldr	r3, [pc, #404]	@ (800b774 <HAL_RCC_ClockConfig+0x1b8>)
 800b5e0:	683a      	ldr	r2, [r7, #0]
 800b5e2:	b2d2      	uxtb	r2, r2
 800b5e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b5e6:	4b63      	ldr	r3, [pc, #396]	@ (800b774 <HAL_RCC_ClockConfig+0x1b8>)
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f003 0307 	and.w	r3, r3, #7
 800b5ee:	683a      	ldr	r2, [r7, #0]
 800b5f0:	429a      	cmp	r2, r3
 800b5f2:	d001      	beq.n	800b5f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	e0b8      	b.n	800b76a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f003 0302 	and.w	r3, r3, #2
 800b600:	2b00      	cmp	r3, #0
 800b602:	d020      	beq.n	800b646 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f003 0304 	and.w	r3, r3, #4
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d005      	beq.n	800b61c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b610:	4b59      	ldr	r3, [pc, #356]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b612:	689b      	ldr	r3, [r3, #8]
 800b614:	4a58      	ldr	r2, [pc, #352]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b616:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b61a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f003 0308 	and.w	r3, r3, #8
 800b624:	2b00      	cmp	r3, #0
 800b626:	d005      	beq.n	800b634 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b628:	4b53      	ldr	r3, [pc, #332]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b62a:	689b      	ldr	r3, [r3, #8]
 800b62c:	4a52      	ldr	r2, [pc, #328]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b62e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b632:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b634:	4b50      	ldr	r3, [pc, #320]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b636:	689b      	ldr	r3, [r3, #8]
 800b638:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	689b      	ldr	r3, [r3, #8]
 800b640:	494d      	ldr	r1, [pc, #308]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b642:	4313      	orrs	r3, r2
 800b644:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f003 0301 	and.w	r3, r3, #1
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d044      	beq.n	800b6dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	685b      	ldr	r3, [r3, #4]
 800b656:	2b01      	cmp	r3, #1
 800b658:	d107      	bne.n	800b66a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b65a:	4b47      	ldr	r3, [pc, #284]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b662:	2b00      	cmp	r3, #0
 800b664:	d119      	bne.n	800b69a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b666:	2301      	movs	r3, #1
 800b668:	e07f      	b.n	800b76a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	685b      	ldr	r3, [r3, #4]
 800b66e:	2b02      	cmp	r3, #2
 800b670:	d003      	beq.n	800b67a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b676:	2b03      	cmp	r3, #3
 800b678:	d107      	bne.n	800b68a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b67a:	4b3f      	ldr	r3, [pc, #252]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b682:	2b00      	cmp	r3, #0
 800b684:	d109      	bne.n	800b69a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b686:	2301      	movs	r3, #1
 800b688:	e06f      	b.n	800b76a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b68a:	4b3b      	ldr	r3, [pc, #236]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	f003 0302 	and.w	r3, r3, #2
 800b692:	2b00      	cmp	r3, #0
 800b694:	d101      	bne.n	800b69a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b696:	2301      	movs	r3, #1
 800b698:	e067      	b.n	800b76a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b69a:	4b37      	ldr	r3, [pc, #220]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b69c:	689b      	ldr	r3, [r3, #8]
 800b69e:	f023 0203 	bic.w	r2, r3, #3
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	685b      	ldr	r3, [r3, #4]
 800b6a6:	4934      	ldr	r1, [pc, #208]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b6ac:	f7fd ffb0 	bl	8009610 <HAL_GetTick>
 800b6b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6b2:	e00a      	b.n	800b6ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b6b4:	f7fd ffac 	bl	8009610 <HAL_GetTick>
 800b6b8:	4602      	mov	r2, r0
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	1ad3      	subs	r3, r2, r3
 800b6be:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b6c2:	4293      	cmp	r3, r2
 800b6c4:	d901      	bls.n	800b6ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b6c6:	2303      	movs	r3, #3
 800b6c8:	e04f      	b.n	800b76a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6ca:	4b2b      	ldr	r3, [pc, #172]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	f003 020c 	and.w	r2, r3, #12
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	685b      	ldr	r3, [r3, #4]
 800b6d6:	009b      	lsls	r3, r3, #2
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	d1eb      	bne.n	800b6b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b6dc:	4b25      	ldr	r3, [pc, #148]	@ (800b774 <HAL_RCC_ClockConfig+0x1b8>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f003 0307 	and.w	r3, r3, #7
 800b6e4:	683a      	ldr	r2, [r7, #0]
 800b6e6:	429a      	cmp	r2, r3
 800b6e8:	d20c      	bcs.n	800b704 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b6ea:	4b22      	ldr	r3, [pc, #136]	@ (800b774 <HAL_RCC_ClockConfig+0x1b8>)
 800b6ec:	683a      	ldr	r2, [r7, #0]
 800b6ee:	b2d2      	uxtb	r2, r2
 800b6f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b6f2:	4b20      	ldr	r3, [pc, #128]	@ (800b774 <HAL_RCC_ClockConfig+0x1b8>)
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	f003 0307 	and.w	r3, r3, #7
 800b6fa:	683a      	ldr	r2, [r7, #0]
 800b6fc:	429a      	cmp	r2, r3
 800b6fe:	d001      	beq.n	800b704 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b700:	2301      	movs	r3, #1
 800b702:	e032      	b.n	800b76a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	f003 0304 	and.w	r3, r3, #4
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d008      	beq.n	800b722 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b710:	4b19      	ldr	r3, [pc, #100]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b712:	689b      	ldr	r3, [r3, #8]
 800b714:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	68db      	ldr	r3, [r3, #12]
 800b71c:	4916      	ldr	r1, [pc, #88]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b71e:	4313      	orrs	r3, r2
 800b720:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	f003 0308 	and.w	r3, r3, #8
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d009      	beq.n	800b742 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b72e:	4b12      	ldr	r3, [pc, #72]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b730:	689b      	ldr	r3, [r3, #8]
 800b732:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	691b      	ldr	r3, [r3, #16]
 800b73a:	00db      	lsls	r3, r3, #3
 800b73c:	490e      	ldr	r1, [pc, #56]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b73e:	4313      	orrs	r3, r2
 800b740:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b742:	f000 f821 	bl	800b788 <HAL_RCC_GetSysClockFreq>
 800b746:	4602      	mov	r2, r0
 800b748:	4b0b      	ldr	r3, [pc, #44]	@ (800b778 <HAL_RCC_ClockConfig+0x1bc>)
 800b74a:	689b      	ldr	r3, [r3, #8]
 800b74c:	091b      	lsrs	r3, r3, #4
 800b74e:	f003 030f 	and.w	r3, r3, #15
 800b752:	490a      	ldr	r1, [pc, #40]	@ (800b77c <HAL_RCC_ClockConfig+0x1c0>)
 800b754:	5ccb      	ldrb	r3, [r1, r3]
 800b756:	fa22 f303 	lsr.w	r3, r2, r3
 800b75a:	4a09      	ldr	r2, [pc, #36]	@ (800b780 <HAL_RCC_ClockConfig+0x1c4>)
 800b75c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800b75e:	4b09      	ldr	r3, [pc, #36]	@ (800b784 <HAL_RCC_ClockConfig+0x1c8>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	4618      	mov	r0, r3
 800b764:	f7fd ff10 	bl	8009588 <HAL_InitTick>

  return HAL_OK;
 800b768:	2300      	movs	r3, #0
}
 800b76a:	4618      	mov	r0, r3
 800b76c:	3710      	adds	r7, #16
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}
 800b772:	bf00      	nop
 800b774:	40023c00 	.word	0x40023c00
 800b778:	40023800 	.word	0x40023800
 800b77c:	080124a4 	.word	0x080124a4
 800b780:	200000d4 	.word	0x200000d4
 800b784:	200000d8 	.word	0x200000d8

0800b788 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b788:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b78c:	b090      	sub	sp, #64	@ 0x40
 800b78e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800b790:	2300      	movs	r3, #0
 800b792:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800b794:	2300      	movs	r3, #0
 800b796:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800b798:	2300      	movs	r3, #0
 800b79a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800b79c:	2300      	movs	r3, #0
 800b79e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b7a0:	4b59      	ldr	r3, [pc, #356]	@ (800b908 <HAL_RCC_GetSysClockFreq+0x180>)
 800b7a2:	689b      	ldr	r3, [r3, #8]
 800b7a4:	f003 030c 	and.w	r3, r3, #12
 800b7a8:	2b08      	cmp	r3, #8
 800b7aa:	d00d      	beq.n	800b7c8 <HAL_RCC_GetSysClockFreq+0x40>
 800b7ac:	2b08      	cmp	r3, #8
 800b7ae:	f200 80a1 	bhi.w	800b8f4 <HAL_RCC_GetSysClockFreq+0x16c>
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d002      	beq.n	800b7bc <HAL_RCC_GetSysClockFreq+0x34>
 800b7b6:	2b04      	cmp	r3, #4
 800b7b8:	d003      	beq.n	800b7c2 <HAL_RCC_GetSysClockFreq+0x3a>
 800b7ba:	e09b      	b.n	800b8f4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b7bc:	4b53      	ldr	r3, [pc, #332]	@ (800b90c <HAL_RCC_GetSysClockFreq+0x184>)
 800b7be:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b7c0:	e09b      	b.n	800b8fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b7c2:	4b53      	ldr	r3, [pc, #332]	@ (800b910 <HAL_RCC_GetSysClockFreq+0x188>)
 800b7c4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b7c6:	e098      	b.n	800b8fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b7c8:	4b4f      	ldr	r3, [pc, #316]	@ (800b908 <HAL_RCC_GetSysClockFreq+0x180>)
 800b7ca:	685b      	ldr	r3, [r3, #4]
 800b7cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b7d0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b7d2:	4b4d      	ldr	r3, [pc, #308]	@ (800b908 <HAL_RCC_GetSysClockFreq+0x180>)
 800b7d4:	685b      	ldr	r3, [r3, #4]
 800b7d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d028      	beq.n	800b830 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b7de:	4b4a      	ldr	r3, [pc, #296]	@ (800b908 <HAL_RCC_GetSysClockFreq+0x180>)
 800b7e0:	685b      	ldr	r3, [r3, #4]
 800b7e2:	099b      	lsrs	r3, r3, #6
 800b7e4:	2200      	movs	r2, #0
 800b7e6:	623b      	str	r3, [r7, #32]
 800b7e8:	627a      	str	r2, [r7, #36]	@ 0x24
 800b7ea:	6a3b      	ldr	r3, [r7, #32]
 800b7ec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b7f0:	2100      	movs	r1, #0
 800b7f2:	4b47      	ldr	r3, [pc, #284]	@ (800b910 <HAL_RCC_GetSysClockFreq+0x188>)
 800b7f4:	fb03 f201 	mul.w	r2, r3, r1
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	fb00 f303 	mul.w	r3, r0, r3
 800b7fe:	4413      	add	r3, r2
 800b800:	4a43      	ldr	r2, [pc, #268]	@ (800b910 <HAL_RCC_GetSysClockFreq+0x188>)
 800b802:	fba0 1202 	umull	r1, r2, r0, r2
 800b806:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b808:	460a      	mov	r2, r1
 800b80a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b80c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b80e:	4413      	add	r3, r2
 800b810:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b814:	2200      	movs	r2, #0
 800b816:	61bb      	str	r3, [r7, #24]
 800b818:	61fa      	str	r2, [r7, #28]
 800b81a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b81e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b822:	f7f5 fa61 	bl	8000ce8 <__aeabi_uldivmod>
 800b826:	4602      	mov	r2, r0
 800b828:	460b      	mov	r3, r1
 800b82a:	4613      	mov	r3, r2
 800b82c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b82e:	e053      	b.n	800b8d8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b830:	4b35      	ldr	r3, [pc, #212]	@ (800b908 <HAL_RCC_GetSysClockFreq+0x180>)
 800b832:	685b      	ldr	r3, [r3, #4]
 800b834:	099b      	lsrs	r3, r3, #6
 800b836:	2200      	movs	r2, #0
 800b838:	613b      	str	r3, [r7, #16]
 800b83a:	617a      	str	r2, [r7, #20]
 800b83c:	693b      	ldr	r3, [r7, #16]
 800b83e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b842:	f04f 0b00 	mov.w	fp, #0
 800b846:	4652      	mov	r2, sl
 800b848:	465b      	mov	r3, fp
 800b84a:	f04f 0000 	mov.w	r0, #0
 800b84e:	f04f 0100 	mov.w	r1, #0
 800b852:	0159      	lsls	r1, r3, #5
 800b854:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b858:	0150      	lsls	r0, r2, #5
 800b85a:	4602      	mov	r2, r0
 800b85c:	460b      	mov	r3, r1
 800b85e:	ebb2 080a 	subs.w	r8, r2, sl
 800b862:	eb63 090b 	sbc.w	r9, r3, fp
 800b866:	f04f 0200 	mov.w	r2, #0
 800b86a:	f04f 0300 	mov.w	r3, #0
 800b86e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b872:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b876:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b87a:	ebb2 0408 	subs.w	r4, r2, r8
 800b87e:	eb63 0509 	sbc.w	r5, r3, r9
 800b882:	f04f 0200 	mov.w	r2, #0
 800b886:	f04f 0300 	mov.w	r3, #0
 800b88a:	00eb      	lsls	r3, r5, #3
 800b88c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b890:	00e2      	lsls	r2, r4, #3
 800b892:	4614      	mov	r4, r2
 800b894:	461d      	mov	r5, r3
 800b896:	eb14 030a 	adds.w	r3, r4, sl
 800b89a:	603b      	str	r3, [r7, #0]
 800b89c:	eb45 030b 	adc.w	r3, r5, fp
 800b8a0:	607b      	str	r3, [r7, #4]
 800b8a2:	f04f 0200 	mov.w	r2, #0
 800b8a6:	f04f 0300 	mov.w	r3, #0
 800b8aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b8ae:	4629      	mov	r1, r5
 800b8b0:	028b      	lsls	r3, r1, #10
 800b8b2:	4621      	mov	r1, r4
 800b8b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b8b8:	4621      	mov	r1, r4
 800b8ba:	028a      	lsls	r2, r1, #10
 800b8bc:	4610      	mov	r0, r2
 800b8be:	4619      	mov	r1, r3
 800b8c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	60bb      	str	r3, [r7, #8]
 800b8c6:	60fa      	str	r2, [r7, #12]
 800b8c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b8cc:	f7f5 fa0c 	bl	8000ce8 <__aeabi_uldivmod>
 800b8d0:	4602      	mov	r2, r0
 800b8d2:	460b      	mov	r3, r1
 800b8d4:	4613      	mov	r3, r2
 800b8d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800b8d8:	4b0b      	ldr	r3, [pc, #44]	@ (800b908 <HAL_RCC_GetSysClockFreq+0x180>)
 800b8da:	685b      	ldr	r3, [r3, #4]
 800b8dc:	0c1b      	lsrs	r3, r3, #16
 800b8de:	f003 0303 	and.w	r3, r3, #3
 800b8e2:	3301      	adds	r3, #1
 800b8e4:	005b      	lsls	r3, r3, #1
 800b8e6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b8e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b8ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8f0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b8f2:	e002      	b.n	800b8fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b8f4:	4b05      	ldr	r3, [pc, #20]	@ (800b90c <HAL_RCC_GetSysClockFreq+0x184>)
 800b8f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b8f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b8fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3740      	adds	r7, #64	@ 0x40
 800b900:	46bd      	mov	sp, r7
 800b902:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b906:	bf00      	nop
 800b908:	40023800 	.word	0x40023800
 800b90c:	00f42400 	.word	0x00f42400
 800b910:	017d7840 	.word	0x017d7840

0800b914 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b914:	b480      	push	{r7}
 800b916:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b918:	4b03      	ldr	r3, [pc, #12]	@ (800b928 <HAL_RCC_GetHCLKFreq+0x14>)
 800b91a:	681b      	ldr	r3, [r3, #0]
}
 800b91c:	4618      	mov	r0, r3
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr
 800b926:	bf00      	nop
 800b928:	200000d4 	.word	0x200000d4

0800b92c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b930:	f7ff fff0 	bl	800b914 <HAL_RCC_GetHCLKFreq>
 800b934:	4602      	mov	r2, r0
 800b936:	4b05      	ldr	r3, [pc, #20]	@ (800b94c <HAL_RCC_GetPCLK1Freq+0x20>)
 800b938:	689b      	ldr	r3, [r3, #8]
 800b93a:	0a9b      	lsrs	r3, r3, #10
 800b93c:	f003 0307 	and.w	r3, r3, #7
 800b940:	4903      	ldr	r1, [pc, #12]	@ (800b950 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b942:	5ccb      	ldrb	r3, [r1, r3]
 800b944:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b948:	4618      	mov	r0, r3
 800b94a:	bd80      	pop	{r7, pc}
 800b94c:	40023800 	.word	0x40023800
 800b950:	080124b4 	.word	0x080124b4

0800b954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b958:	f7ff ffdc 	bl	800b914 <HAL_RCC_GetHCLKFreq>
 800b95c:	4602      	mov	r2, r0
 800b95e:	4b05      	ldr	r3, [pc, #20]	@ (800b974 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b960:	689b      	ldr	r3, [r3, #8]
 800b962:	0b5b      	lsrs	r3, r3, #13
 800b964:	f003 0307 	and.w	r3, r3, #7
 800b968:	4903      	ldr	r1, [pc, #12]	@ (800b978 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b96a:	5ccb      	ldrb	r3, [r1, r3]
 800b96c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b970:	4618      	mov	r0, r3
 800b972:	bd80      	pop	{r7, pc}
 800b974:	40023800 	.word	0x40023800
 800b978:	080124b4 	.word	0x080124b4

0800b97c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b082      	sub	sp, #8
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d101      	bne.n	800b98e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b98a:	2301      	movs	r3, #1
 800b98c:	e041      	b.n	800ba12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b994:	b2db      	uxtb	r3, r3
 800b996:	2b00      	cmp	r3, #0
 800b998:	d106      	bne.n	800b9a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2200      	movs	r2, #0
 800b99e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f7fc feb2 	bl	800870c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	2202      	movs	r2, #2
 800b9ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681a      	ldr	r2, [r3, #0]
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	3304      	adds	r3, #4
 800b9b8:	4619      	mov	r1, r3
 800b9ba:	4610      	mov	r0, r2
 800b9bc:	f000 fc76 	bl	800c2ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2201      	movs	r2, #1
 800b9c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	2201      	movs	r2, #1
 800b9cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2201      	movs	r2, #1
 800b9d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2201      	movs	r2, #1
 800b9dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2201      	movs	r2, #1
 800b9e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	2201      	movs	r2, #1
 800b9ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2201      	movs	r2, #1
 800b9f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2201      	movs	r2, #1
 800ba04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ba10:	2300      	movs	r3, #0
}
 800ba12:	4618      	mov	r0, r3
 800ba14:	3708      	adds	r7, #8
 800ba16:	46bd      	mov	sp, r7
 800ba18:	bd80      	pop	{r7, pc}
	...

0800ba1c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ba1c:	b480      	push	{r7}
 800ba1e:	b085      	sub	sp, #20
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ba2a:	b2db      	uxtb	r3, r3
 800ba2c:	2b01      	cmp	r3, #1
 800ba2e:	d001      	beq.n	800ba34 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ba30:	2301      	movs	r3, #1
 800ba32:	e046      	b.n	800bac2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2202      	movs	r2, #2
 800ba38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	4a23      	ldr	r2, [pc, #140]	@ (800bad0 <HAL_TIM_Base_Start+0xb4>)
 800ba42:	4293      	cmp	r3, r2
 800ba44:	d022      	beq.n	800ba8c <HAL_TIM_Base_Start+0x70>
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba4e:	d01d      	beq.n	800ba8c <HAL_TIM_Base_Start+0x70>
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	4a1f      	ldr	r2, [pc, #124]	@ (800bad4 <HAL_TIM_Base_Start+0xb8>)
 800ba56:	4293      	cmp	r3, r2
 800ba58:	d018      	beq.n	800ba8c <HAL_TIM_Base_Start+0x70>
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	4a1e      	ldr	r2, [pc, #120]	@ (800bad8 <HAL_TIM_Base_Start+0xbc>)
 800ba60:	4293      	cmp	r3, r2
 800ba62:	d013      	beq.n	800ba8c <HAL_TIM_Base_Start+0x70>
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	4a1c      	ldr	r2, [pc, #112]	@ (800badc <HAL_TIM_Base_Start+0xc0>)
 800ba6a:	4293      	cmp	r3, r2
 800ba6c:	d00e      	beq.n	800ba8c <HAL_TIM_Base_Start+0x70>
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	4a1b      	ldr	r2, [pc, #108]	@ (800bae0 <HAL_TIM_Base_Start+0xc4>)
 800ba74:	4293      	cmp	r3, r2
 800ba76:	d009      	beq.n	800ba8c <HAL_TIM_Base_Start+0x70>
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	4a19      	ldr	r2, [pc, #100]	@ (800bae4 <HAL_TIM_Base_Start+0xc8>)
 800ba7e:	4293      	cmp	r3, r2
 800ba80:	d004      	beq.n	800ba8c <HAL_TIM_Base_Start+0x70>
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	4a18      	ldr	r2, [pc, #96]	@ (800bae8 <HAL_TIM_Base_Start+0xcc>)
 800ba88:	4293      	cmp	r3, r2
 800ba8a:	d111      	bne.n	800bab0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	689b      	ldr	r3, [r3, #8]
 800ba92:	f003 0307 	and.w	r3, r3, #7
 800ba96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	2b06      	cmp	r3, #6
 800ba9c:	d010      	beq.n	800bac0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	681a      	ldr	r2, [r3, #0]
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f042 0201 	orr.w	r2, r2, #1
 800baac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800baae:	e007      	b.n	800bac0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	681a      	ldr	r2, [r3, #0]
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f042 0201 	orr.w	r2, r2, #1
 800babe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bac0:	2300      	movs	r3, #0
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	3714      	adds	r7, #20
 800bac6:	46bd      	mov	sp, r7
 800bac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bacc:	4770      	bx	lr
 800bace:	bf00      	nop
 800bad0:	40010000 	.word	0x40010000
 800bad4:	40000400 	.word	0x40000400
 800bad8:	40000800 	.word	0x40000800
 800badc:	40000c00 	.word	0x40000c00
 800bae0:	40010400 	.word	0x40010400
 800bae4:	40014000 	.word	0x40014000
 800bae8:	40001800 	.word	0x40001800

0800baec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b082      	sub	sp, #8
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d101      	bne.n	800bafe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bafa:	2301      	movs	r3, #1
 800bafc:	e041      	b.n	800bb82 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bb04:	b2db      	uxtb	r3, r3
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d106      	bne.n	800bb18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	f000 f839 	bl	800bb8a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2202      	movs	r2, #2
 800bb1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681a      	ldr	r2, [r3, #0]
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	3304      	adds	r3, #4
 800bb28:	4619      	mov	r1, r3
 800bb2a:	4610      	mov	r0, r2
 800bb2c:	f000 fbbe 	bl	800c2ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2201      	movs	r2, #1
 800bb34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2201      	movs	r2, #1
 800bb3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2201      	movs	r2, #1
 800bb44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2201      	movs	r2, #1
 800bb4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2201      	movs	r2, #1
 800bb54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2201      	movs	r2, #1
 800bb5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2201      	movs	r2, #1
 800bb64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2201      	movs	r2, #1
 800bb6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2201      	movs	r2, #1
 800bb74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	2201      	movs	r2, #1
 800bb7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bb80:	2300      	movs	r3, #0
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	3708      	adds	r7, #8
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}

0800bb8a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bb8a:	b480      	push	{r7}
 800bb8c:	b083      	sub	sp, #12
 800bb8e:	af00      	add	r7, sp, #0
 800bb90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bb92:	bf00      	nop
 800bb94:	370c      	adds	r7, #12
 800bb96:	46bd      	mov	sp, r7
 800bb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9c:	4770      	bx	lr
	...

0800bba0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b084      	sub	sp, #16
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
 800bba8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d109      	bne.n	800bbc4 <HAL_TIM_PWM_Start+0x24>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bbb6:	b2db      	uxtb	r3, r3
 800bbb8:	2b01      	cmp	r3, #1
 800bbba:	bf14      	ite	ne
 800bbbc:	2301      	movne	r3, #1
 800bbbe:	2300      	moveq	r3, #0
 800bbc0:	b2db      	uxtb	r3, r3
 800bbc2:	e022      	b.n	800bc0a <HAL_TIM_PWM_Start+0x6a>
 800bbc4:	683b      	ldr	r3, [r7, #0]
 800bbc6:	2b04      	cmp	r3, #4
 800bbc8:	d109      	bne.n	800bbde <HAL_TIM_PWM_Start+0x3e>
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bbd0:	b2db      	uxtb	r3, r3
 800bbd2:	2b01      	cmp	r3, #1
 800bbd4:	bf14      	ite	ne
 800bbd6:	2301      	movne	r3, #1
 800bbd8:	2300      	moveq	r3, #0
 800bbda:	b2db      	uxtb	r3, r3
 800bbdc:	e015      	b.n	800bc0a <HAL_TIM_PWM_Start+0x6a>
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	2b08      	cmp	r3, #8
 800bbe2:	d109      	bne.n	800bbf8 <HAL_TIM_PWM_Start+0x58>
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bbea:	b2db      	uxtb	r3, r3
 800bbec:	2b01      	cmp	r3, #1
 800bbee:	bf14      	ite	ne
 800bbf0:	2301      	movne	r3, #1
 800bbf2:	2300      	moveq	r3, #0
 800bbf4:	b2db      	uxtb	r3, r3
 800bbf6:	e008      	b.n	800bc0a <HAL_TIM_PWM_Start+0x6a>
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bbfe:	b2db      	uxtb	r3, r3
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	bf14      	ite	ne
 800bc04:	2301      	movne	r3, #1
 800bc06:	2300      	moveq	r3, #0
 800bc08:	b2db      	uxtb	r3, r3
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d001      	beq.n	800bc12 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800bc0e:	2301      	movs	r3, #1
 800bc10:	e07c      	b.n	800bd0c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d104      	bne.n	800bc22 <HAL_TIM_PWM_Start+0x82>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2202      	movs	r2, #2
 800bc1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bc20:	e013      	b.n	800bc4a <HAL_TIM_PWM_Start+0xaa>
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	2b04      	cmp	r3, #4
 800bc26:	d104      	bne.n	800bc32 <HAL_TIM_PWM_Start+0x92>
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2202      	movs	r2, #2
 800bc2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bc30:	e00b      	b.n	800bc4a <HAL_TIM_PWM_Start+0xaa>
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	2b08      	cmp	r3, #8
 800bc36:	d104      	bne.n	800bc42 <HAL_TIM_PWM_Start+0xa2>
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2202      	movs	r2, #2
 800bc3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bc40:	e003      	b.n	800bc4a <HAL_TIM_PWM_Start+0xaa>
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2202      	movs	r2, #2
 800bc46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	2201      	movs	r2, #1
 800bc50:	6839      	ldr	r1, [r7, #0]
 800bc52:	4618      	mov	r0, r3
 800bc54:	f000 fe20 	bl	800c898 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	4a2d      	ldr	r2, [pc, #180]	@ (800bd14 <HAL_TIM_PWM_Start+0x174>)
 800bc5e:	4293      	cmp	r3, r2
 800bc60:	d004      	beq.n	800bc6c <HAL_TIM_PWM_Start+0xcc>
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	4a2c      	ldr	r2, [pc, #176]	@ (800bd18 <HAL_TIM_PWM_Start+0x178>)
 800bc68:	4293      	cmp	r3, r2
 800bc6a:	d101      	bne.n	800bc70 <HAL_TIM_PWM_Start+0xd0>
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	e000      	b.n	800bc72 <HAL_TIM_PWM_Start+0xd2>
 800bc70:	2300      	movs	r3, #0
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d007      	beq.n	800bc86 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bc84:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	4a22      	ldr	r2, [pc, #136]	@ (800bd14 <HAL_TIM_PWM_Start+0x174>)
 800bc8c:	4293      	cmp	r3, r2
 800bc8e:	d022      	beq.n	800bcd6 <HAL_TIM_PWM_Start+0x136>
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc98:	d01d      	beq.n	800bcd6 <HAL_TIM_PWM_Start+0x136>
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	4a1f      	ldr	r2, [pc, #124]	@ (800bd1c <HAL_TIM_PWM_Start+0x17c>)
 800bca0:	4293      	cmp	r3, r2
 800bca2:	d018      	beq.n	800bcd6 <HAL_TIM_PWM_Start+0x136>
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	4a1d      	ldr	r2, [pc, #116]	@ (800bd20 <HAL_TIM_PWM_Start+0x180>)
 800bcaa:	4293      	cmp	r3, r2
 800bcac:	d013      	beq.n	800bcd6 <HAL_TIM_PWM_Start+0x136>
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	4a1c      	ldr	r2, [pc, #112]	@ (800bd24 <HAL_TIM_PWM_Start+0x184>)
 800bcb4:	4293      	cmp	r3, r2
 800bcb6:	d00e      	beq.n	800bcd6 <HAL_TIM_PWM_Start+0x136>
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	4a16      	ldr	r2, [pc, #88]	@ (800bd18 <HAL_TIM_PWM_Start+0x178>)
 800bcbe:	4293      	cmp	r3, r2
 800bcc0:	d009      	beq.n	800bcd6 <HAL_TIM_PWM_Start+0x136>
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	4a18      	ldr	r2, [pc, #96]	@ (800bd28 <HAL_TIM_PWM_Start+0x188>)
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d004      	beq.n	800bcd6 <HAL_TIM_PWM_Start+0x136>
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	4a16      	ldr	r2, [pc, #88]	@ (800bd2c <HAL_TIM_PWM_Start+0x18c>)
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	d111      	bne.n	800bcfa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	689b      	ldr	r3, [r3, #8]
 800bcdc:	f003 0307 	and.w	r3, r3, #7
 800bce0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	2b06      	cmp	r3, #6
 800bce6:	d010      	beq.n	800bd0a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	681a      	ldr	r2, [r3, #0]
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	f042 0201 	orr.w	r2, r2, #1
 800bcf6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bcf8:	e007      	b.n	800bd0a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	681a      	ldr	r2, [r3, #0]
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	f042 0201 	orr.w	r2, r2, #1
 800bd08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bd0a:	2300      	movs	r3, #0
}
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	3710      	adds	r7, #16
 800bd10:	46bd      	mov	sp, r7
 800bd12:	bd80      	pop	{r7, pc}
 800bd14:	40010000 	.word	0x40010000
 800bd18:	40010400 	.word	0x40010400
 800bd1c:	40000400 	.word	0x40000400
 800bd20:	40000800 	.word	0x40000800
 800bd24:	40000c00 	.word	0x40000c00
 800bd28:	40014000 	.word	0x40014000
 800bd2c:	40001800 	.word	0x40001800

0800bd30 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b086      	sub	sp, #24
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
 800bd38:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d101      	bne.n	800bd44 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800bd40:	2301      	movs	r3, #1
 800bd42:	e097      	b.n	800be74 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bd4a:	b2db      	uxtb	r3, r3
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d106      	bne.n	800bd5e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	2200      	movs	r2, #0
 800bd54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800bd58:	6878      	ldr	r0, [r7, #4]
 800bd5a:	f7fc fbcf 	bl	80084fc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	2202      	movs	r2, #2
 800bd62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	689b      	ldr	r3, [r3, #8]
 800bd6c:	687a      	ldr	r2, [r7, #4]
 800bd6e:	6812      	ldr	r2, [r2, #0]
 800bd70:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bd74:	f023 0307 	bic.w	r3, r3, #7
 800bd78:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681a      	ldr	r2, [r3, #0]
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	3304      	adds	r3, #4
 800bd82:	4619      	mov	r1, r3
 800bd84:	4610      	mov	r0, r2
 800bd86:	f000 fa91 	bl	800c2ac <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	689b      	ldr	r3, [r3, #8]
 800bd90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	699b      	ldr	r3, [r3, #24]
 800bd98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	6a1b      	ldr	r3, [r3, #32]
 800bda0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	697a      	ldr	r2, [r7, #20]
 800bda8:	4313      	orrs	r3, r2
 800bdaa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bdb2:	f023 0303 	bic.w	r3, r3, #3
 800bdb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	689a      	ldr	r2, [r3, #8]
 800bdbc:	683b      	ldr	r3, [r7, #0]
 800bdbe:	699b      	ldr	r3, [r3, #24]
 800bdc0:	021b      	lsls	r3, r3, #8
 800bdc2:	4313      	orrs	r3, r2
 800bdc4:	693a      	ldr	r2, [r7, #16]
 800bdc6:	4313      	orrs	r3, r2
 800bdc8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800bdca:	693b      	ldr	r3, [r7, #16]
 800bdcc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800bdd0:	f023 030c 	bic.w	r3, r3, #12
 800bdd4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800bdd6:	693b      	ldr	r3, [r7, #16]
 800bdd8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bddc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bde0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	68da      	ldr	r2, [r3, #12]
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	69db      	ldr	r3, [r3, #28]
 800bdea:	021b      	lsls	r3, r3, #8
 800bdec:	4313      	orrs	r3, r2
 800bdee:	693a      	ldr	r2, [r7, #16]
 800bdf0:	4313      	orrs	r3, r2
 800bdf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	691b      	ldr	r3, [r3, #16]
 800bdf8:	011a      	lsls	r2, r3, #4
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	6a1b      	ldr	r3, [r3, #32]
 800bdfe:	031b      	lsls	r3, r3, #12
 800be00:	4313      	orrs	r3, r2
 800be02:	693a      	ldr	r2, [r7, #16]
 800be04:	4313      	orrs	r3, r2
 800be06:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800be0e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800be16:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	685a      	ldr	r2, [r3, #4]
 800be1c:	683b      	ldr	r3, [r7, #0]
 800be1e:	695b      	ldr	r3, [r3, #20]
 800be20:	011b      	lsls	r3, r3, #4
 800be22:	4313      	orrs	r3, r2
 800be24:	68fa      	ldr	r2, [r7, #12]
 800be26:	4313      	orrs	r3, r2
 800be28:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	697a      	ldr	r2, [r7, #20]
 800be30:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	693a      	ldr	r2, [r7, #16]
 800be38:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	68fa      	ldr	r2, [r7, #12]
 800be40:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	2201      	movs	r2, #1
 800be46:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2201      	movs	r2, #1
 800be4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2201      	movs	r2, #1
 800be56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	2201      	movs	r2, #1
 800be5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2201      	movs	r2, #1
 800be66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	2201      	movs	r2, #1
 800be6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800be72:	2300      	movs	r3, #0
}
 800be74:	4618      	mov	r0, r3
 800be76:	3718      	adds	r7, #24
 800be78:	46bd      	mov	sp, r7
 800be7a:	bd80      	pop	{r7, pc}

0800be7c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b084      	sub	sp, #16
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]
 800be84:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800be8c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800be94:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800be9c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bea4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d110      	bne.n	800bece <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800beac:	7bfb      	ldrb	r3, [r7, #15]
 800beae:	2b01      	cmp	r3, #1
 800beb0:	d102      	bne.n	800beb8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800beb2:	7b7b      	ldrb	r3, [r7, #13]
 800beb4:	2b01      	cmp	r3, #1
 800beb6:	d001      	beq.n	800bebc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800beb8:	2301      	movs	r3, #1
 800beba:	e069      	b.n	800bf90 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2202      	movs	r2, #2
 800bec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2202      	movs	r2, #2
 800bec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800becc:	e031      	b.n	800bf32 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800bece:	683b      	ldr	r3, [r7, #0]
 800bed0:	2b04      	cmp	r3, #4
 800bed2:	d110      	bne.n	800bef6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bed4:	7bbb      	ldrb	r3, [r7, #14]
 800bed6:	2b01      	cmp	r3, #1
 800bed8:	d102      	bne.n	800bee0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800beda:	7b3b      	ldrb	r3, [r7, #12]
 800bedc:	2b01      	cmp	r3, #1
 800bede:	d001      	beq.n	800bee4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800bee0:	2301      	movs	r3, #1
 800bee2:	e055      	b.n	800bf90 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	2202      	movs	r2, #2
 800bee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2202      	movs	r2, #2
 800bef0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bef4:	e01d      	b.n	800bf32 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bef6:	7bfb      	ldrb	r3, [r7, #15]
 800bef8:	2b01      	cmp	r3, #1
 800befa:	d108      	bne.n	800bf0e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800befc:	7bbb      	ldrb	r3, [r7, #14]
 800befe:	2b01      	cmp	r3, #1
 800bf00:	d105      	bne.n	800bf0e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bf02:	7b7b      	ldrb	r3, [r7, #13]
 800bf04:	2b01      	cmp	r3, #1
 800bf06:	d102      	bne.n	800bf0e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bf08:	7b3b      	ldrb	r3, [r7, #12]
 800bf0a:	2b01      	cmp	r3, #1
 800bf0c:	d001      	beq.n	800bf12 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800bf0e:	2301      	movs	r3, #1
 800bf10:	e03e      	b.n	800bf90 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	2202      	movs	r2, #2
 800bf16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	2202      	movs	r2, #2
 800bf1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	2202      	movs	r2, #2
 800bf26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2202      	movs	r2, #2
 800bf2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800bf32:	683b      	ldr	r3, [r7, #0]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d003      	beq.n	800bf40 <HAL_TIM_Encoder_Start+0xc4>
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	2b04      	cmp	r3, #4
 800bf3c:	d008      	beq.n	800bf50 <HAL_TIM_Encoder_Start+0xd4>
 800bf3e:	e00f      	b.n	800bf60 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	2201      	movs	r2, #1
 800bf46:	2100      	movs	r1, #0
 800bf48:	4618      	mov	r0, r3
 800bf4a:	f000 fca5 	bl	800c898 <TIM_CCxChannelCmd>
      break;
 800bf4e:	e016      	b.n	800bf7e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	2201      	movs	r2, #1
 800bf56:	2104      	movs	r1, #4
 800bf58:	4618      	mov	r0, r3
 800bf5a:	f000 fc9d 	bl	800c898 <TIM_CCxChannelCmd>
      break;
 800bf5e:	e00e      	b.n	800bf7e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	2201      	movs	r2, #1
 800bf66:	2100      	movs	r1, #0
 800bf68:	4618      	mov	r0, r3
 800bf6a:	f000 fc95 	bl	800c898 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	2201      	movs	r2, #1
 800bf74:	2104      	movs	r1, #4
 800bf76:	4618      	mov	r0, r3
 800bf78:	f000 fc8e 	bl	800c898 <TIM_CCxChannelCmd>
      break;
 800bf7c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	681a      	ldr	r2, [r3, #0]
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	f042 0201 	orr.w	r2, r2, #1
 800bf8c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800bf8e:	2300      	movs	r3, #0
}
 800bf90:	4618      	mov	r0, r3
 800bf92:	3710      	adds	r7, #16
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}

0800bf98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b086      	sub	sp, #24
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	60f8      	str	r0, [r7, #12]
 800bfa0:	60b9      	str	r1, [r7, #8]
 800bfa2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bfae:	2b01      	cmp	r3, #1
 800bfb0:	d101      	bne.n	800bfb6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bfb2:	2302      	movs	r3, #2
 800bfb4:	e0ae      	b.n	800c114 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	2201      	movs	r2, #1
 800bfba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2b0c      	cmp	r3, #12
 800bfc2:	f200 809f 	bhi.w	800c104 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800bfc6:	a201      	add	r2, pc, #4	@ (adr r2, 800bfcc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bfc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfcc:	0800c001 	.word	0x0800c001
 800bfd0:	0800c105 	.word	0x0800c105
 800bfd4:	0800c105 	.word	0x0800c105
 800bfd8:	0800c105 	.word	0x0800c105
 800bfdc:	0800c041 	.word	0x0800c041
 800bfe0:	0800c105 	.word	0x0800c105
 800bfe4:	0800c105 	.word	0x0800c105
 800bfe8:	0800c105 	.word	0x0800c105
 800bfec:	0800c083 	.word	0x0800c083
 800bff0:	0800c105 	.word	0x0800c105
 800bff4:	0800c105 	.word	0x0800c105
 800bff8:	0800c105 	.word	0x0800c105
 800bffc:	0800c0c3 	.word	0x0800c0c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	68b9      	ldr	r1, [r7, #8]
 800c006:	4618      	mov	r0, r3
 800c008:	f000 f9fc 	bl	800c404 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	699a      	ldr	r2, [r3, #24]
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	f042 0208 	orr.w	r2, r2, #8
 800c01a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	699a      	ldr	r2, [r3, #24]
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f022 0204 	bic.w	r2, r2, #4
 800c02a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	6999      	ldr	r1, [r3, #24]
 800c032:	68bb      	ldr	r3, [r7, #8]
 800c034:	691a      	ldr	r2, [r3, #16]
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	430a      	orrs	r2, r1
 800c03c:	619a      	str	r2, [r3, #24]
      break;
 800c03e:	e064      	b.n	800c10a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	68b9      	ldr	r1, [r7, #8]
 800c046:	4618      	mov	r0, r3
 800c048:	f000 fa4c 	bl	800c4e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	699a      	ldr	r2, [r3, #24]
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c05a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	699a      	ldr	r2, [r3, #24]
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c06a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	6999      	ldr	r1, [r3, #24]
 800c072:	68bb      	ldr	r3, [r7, #8]
 800c074:	691b      	ldr	r3, [r3, #16]
 800c076:	021a      	lsls	r2, r3, #8
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	430a      	orrs	r2, r1
 800c07e:	619a      	str	r2, [r3, #24]
      break;
 800c080:	e043      	b.n	800c10a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	68b9      	ldr	r1, [r7, #8]
 800c088:	4618      	mov	r0, r3
 800c08a:	f000 faa1 	bl	800c5d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	69da      	ldr	r2, [r3, #28]
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f042 0208 	orr.w	r2, r2, #8
 800c09c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	69da      	ldr	r2, [r3, #28]
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	f022 0204 	bic.w	r2, r2, #4
 800c0ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	69d9      	ldr	r1, [r3, #28]
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	691a      	ldr	r2, [r3, #16]
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	430a      	orrs	r2, r1
 800c0be:	61da      	str	r2, [r3, #28]
      break;
 800c0c0:	e023      	b.n	800c10a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	68b9      	ldr	r1, [r7, #8]
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	f000 faf5 	bl	800c6b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	69da      	ldr	r2, [r3, #28]
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c0dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	69da      	ldr	r2, [r3, #28]
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c0ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	69d9      	ldr	r1, [r3, #28]
 800c0f4:	68bb      	ldr	r3, [r7, #8]
 800c0f6:	691b      	ldr	r3, [r3, #16]
 800c0f8:	021a      	lsls	r2, r3, #8
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	430a      	orrs	r2, r1
 800c100:	61da      	str	r2, [r3, #28]
      break;
 800c102:	e002      	b.n	800c10a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800c104:	2301      	movs	r3, #1
 800c106:	75fb      	strb	r3, [r7, #23]
      break;
 800c108:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	2200      	movs	r2, #0
 800c10e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c112:	7dfb      	ldrb	r3, [r7, #23]
}
 800c114:	4618      	mov	r0, r3
 800c116:	3718      	adds	r7, #24
 800c118:	46bd      	mov	sp, r7
 800c11a:	bd80      	pop	{r7, pc}

0800c11c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b084      	sub	sp, #16
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
 800c124:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c126:	2300      	movs	r3, #0
 800c128:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c130:	2b01      	cmp	r3, #1
 800c132:	d101      	bne.n	800c138 <HAL_TIM_ConfigClockSource+0x1c>
 800c134:	2302      	movs	r3, #2
 800c136:	e0b4      	b.n	800c2a2 <HAL_TIM_ConfigClockSource+0x186>
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2201      	movs	r2, #1
 800c13c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2202      	movs	r2, #2
 800c144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	689b      	ldr	r3, [r3, #8]
 800c14e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c156:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c158:	68bb      	ldr	r3, [r7, #8]
 800c15a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c15e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	68ba      	ldr	r2, [r7, #8]
 800c166:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c170:	d03e      	beq.n	800c1f0 <HAL_TIM_ConfigClockSource+0xd4>
 800c172:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c176:	f200 8087 	bhi.w	800c288 <HAL_TIM_ConfigClockSource+0x16c>
 800c17a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c17e:	f000 8086 	beq.w	800c28e <HAL_TIM_ConfigClockSource+0x172>
 800c182:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c186:	d87f      	bhi.n	800c288 <HAL_TIM_ConfigClockSource+0x16c>
 800c188:	2b70      	cmp	r3, #112	@ 0x70
 800c18a:	d01a      	beq.n	800c1c2 <HAL_TIM_ConfigClockSource+0xa6>
 800c18c:	2b70      	cmp	r3, #112	@ 0x70
 800c18e:	d87b      	bhi.n	800c288 <HAL_TIM_ConfigClockSource+0x16c>
 800c190:	2b60      	cmp	r3, #96	@ 0x60
 800c192:	d050      	beq.n	800c236 <HAL_TIM_ConfigClockSource+0x11a>
 800c194:	2b60      	cmp	r3, #96	@ 0x60
 800c196:	d877      	bhi.n	800c288 <HAL_TIM_ConfigClockSource+0x16c>
 800c198:	2b50      	cmp	r3, #80	@ 0x50
 800c19a:	d03c      	beq.n	800c216 <HAL_TIM_ConfigClockSource+0xfa>
 800c19c:	2b50      	cmp	r3, #80	@ 0x50
 800c19e:	d873      	bhi.n	800c288 <HAL_TIM_ConfigClockSource+0x16c>
 800c1a0:	2b40      	cmp	r3, #64	@ 0x40
 800c1a2:	d058      	beq.n	800c256 <HAL_TIM_ConfigClockSource+0x13a>
 800c1a4:	2b40      	cmp	r3, #64	@ 0x40
 800c1a6:	d86f      	bhi.n	800c288 <HAL_TIM_ConfigClockSource+0x16c>
 800c1a8:	2b30      	cmp	r3, #48	@ 0x30
 800c1aa:	d064      	beq.n	800c276 <HAL_TIM_ConfigClockSource+0x15a>
 800c1ac:	2b30      	cmp	r3, #48	@ 0x30
 800c1ae:	d86b      	bhi.n	800c288 <HAL_TIM_ConfigClockSource+0x16c>
 800c1b0:	2b20      	cmp	r3, #32
 800c1b2:	d060      	beq.n	800c276 <HAL_TIM_ConfigClockSource+0x15a>
 800c1b4:	2b20      	cmp	r3, #32
 800c1b6:	d867      	bhi.n	800c288 <HAL_TIM_ConfigClockSource+0x16c>
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d05c      	beq.n	800c276 <HAL_TIM_ConfigClockSource+0x15a>
 800c1bc:	2b10      	cmp	r3, #16
 800c1be:	d05a      	beq.n	800c276 <HAL_TIM_ConfigClockSource+0x15a>
 800c1c0:	e062      	b.n	800c288 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c1c6:	683b      	ldr	r3, [r7, #0]
 800c1c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c1d2:	f000 fb41 	bl	800c858 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	689b      	ldr	r3, [r3, #8]
 800c1dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c1e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	68ba      	ldr	r2, [r7, #8]
 800c1ec:	609a      	str	r2, [r3, #8]
      break;
 800c1ee:	e04f      	b.n	800c290 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c200:	f000 fb2a 	bl	800c858 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	689a      	ldr	r2, [r3, #8]
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c212:	609a      	str	r2, [r3, #8]
      break;
 800c214:	e03c      	b.n	800c290 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c21a:	683b      	ldr	r3, [r7, #0]
 800c21c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c21e:	683b      	ldr	r3, [r7, #0]
 800c220:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c222:	461a      	mov	r2, r3
 800c224:	f000 fa9e 	bl	800c764 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	2150      	movs	r1, #80	@ 0x50
 800c22e:	4618      	mov	r0, r3
 800c230:	f000 faf7 	bl	800c822 <TIM_ITRx_SetConfig>
      break;
 800c234:	e02c      	b.n	800c290 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c23a:	683b      	ldr	r3, [r7, #0]
 800c23c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c23e:	683b      	ldr	r3, [r7, #0]
 800c240:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c242:	461a      	mov	r2, r3
 800c244:	f000 fabd 	bl	800c7c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	2160      	movs	r1, #96	@ 0x60
 800c24e:	4618      	mov	r0, r3
 800c250:	f000 fae7 	bl	800c822 <TIM_ITRx_SetConfig>
      break;
 800c254:	e01c      	b.n	800c290 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c25a:	683b      	ldr	r3, [r7, #0]
 800c25c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c262:	461a      	mov	r2, r3
 800c264:	f000 fa7e 	bl	800c764 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	2140      	movs	r1, #64	@ 0x40
 800c26e:	4618      	mov	r0, r3
 800c270:	f000 fad7 	bl	800c822 <TIM_ITRx_SetConfig>
      break;
 800c274:	e00c      	b.n	800c290 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681a      	ldr	r2, [r3, #0]
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	4619      	mov	r1, r3
 800c280:	4610      	mov	r0, r2
 800c282:	f000 face 	bl	800c822 <TIM_ITRx_SetConfig>
      break;
 800c286:	e003      	b.n	800c290 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c288:	2301      	movs	r3, #1
 800c28a:	73fb      	strb	r3, [r7, #15]
      break;
 800c28c:	e000      	b.n	800c290 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c28e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	2201      	movs	r2, #1
 800c294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	2200      	movs	r2, #0
 800c29c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c2a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	3710      	adds	r7, #16
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}
	...

0800c2ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c2ac:	b480      	push	{r7}
 800c2ae:	b085      	sub	sp, #20
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
 800c2b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	4a46      	ldr	r2, [pc, #280]	@ (800c3d8 <TIM_Base_SetConfig+0x12c>)
 800c2c0:	4293      	cmp	r3, r2
 800c2c2:	d013      	beq.n	800c2ec <TIM_Base_SetConfig+0x40>
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2ca:	d00f      	beq.n	800c2ec <TIM_Base_SetConfig+0x40>
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	4a43      	ldr	r2, [pc, #268]	@ (800c3dc <TIM_Base_SetConfig+0x130>)
 800c2d0:	4293      	cmp	r3, r2
 800c2d2:	d00b      	beq.n	800c2ec <TIM_Base_SetConfig+0x40>
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	4a42      	ldr	r2, [pc, #264]	@ (800c3e0 <TIM_Base_SetConfig+0x134>)
 800c2d8:	4293      	cmp	r3, r2
 800c2da:	d007      	beq.n	800c2ec <TIM_Base_SetConfig+0x40>
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	4a41      	ldr	r2, [pc, #260]	@ (800c3e4 <TIM_Base_SetConfig+0x138>)
 800c2e0:	4293      	cmp	r3, r2
 800c2e2:	d003      	beq.n	800c2ec <TIM_Base_SetConfig+0x40>
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	4a40      	ldr	r2, [pc, #256]	@ (800c3e8 <TIM_Base_SetConfig+0x13c>)
 800c2e8:	4293      	cmp	r3, r2
 800c2ea:	d108      	bne.n	800c2fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c2f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	685b      	ldr	r3, [r3, #4]
 800c2f8:	68fa      	ldr	r2, [r7, #12]
 800c2fa:	4313      	orrs	r3, r2
 800c2fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	4a35      	ldr	r2, [pc, #212]	@ (800c3d8 <TIM_Base_SetConfig+0x12c>)
 800c302:	4293      	cmp	r3, r2
 800c304:	d02b      	beq.n	800c35e <TIM_Base_SetConfig+0xb2>
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c30c:	d027      	beq.n	800c35e <TIM_Base_SetConfig+0xb2>
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	4a32      	ldr	r2, [pc, #200]	@ (800c3dc <TIM_Base_SetConfig+0x130>)
 800c312:	4293      	cmp	r3, r2
 800c314:	d023      	beq.n	800c35e <TIM_Base_SetConfig+0xb2>
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	4a31      	ldr	r2, [pc, #196]	@ (800c3e0 <TIM_Base_SetConfig+0x134>)
 800c31a:	4293      	cmp	r3, r2
 800c31c:	d01f      	beq.n	800c35e <TIM_Base_SetConfig+0xb2>
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	4a30      	ldr	r2, [pc, #192]	@ (800c3e4 <TIM_Base_SetConfig+0x138>)
 800c322:	4293      	cmp	r3, r2
 800c324:	d01b      	beq.n	800c35e <TIM_Base_SetConfig+0xb2>
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	4a2f      	ldr	r2, [pc, #188]	@ (800c3e8 <TIM_Base_SetConfig+0x13c>)
 800c32a:	4293      	cmp	r3, r2
 800c32c:	d017      	beq.n	800c35e <TIM_Base_SetConfig+0xb2>
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	4a2e      	ldr	r2, [pc, #184]	@ (800c3ec <TIM_Base_SetConfig+0x140>)
 800c332:	4293      	cmp	r3, r2
 800c334:	d013      	beq.n	800c35e <TIM_Base_SetConfig+0xb2>
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	4a2d      	ldr	r2, [pc, #180]	@ (800c3f0 <TIM_Base_SetConfig+0x144>)
 800c33a:	4293      	cmp	r3, r2
 800c33c:	d00f      	beq.n	800c35e <TIM_Base_SetConfig+0xb2>
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	4a2c      	ldr	r2, [pc, #176]	@ (800c3f4 <TIM_Base_SetConfig+0x148>)
 800c342:	4293      	cmp	r3, r2
 800c344:	d00b      	beq.n	800c35e <TIM_Base_SetConfig+0xb2>
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	4a2b      	ldr	r2, [pc, #172]	@ (800c3f8 <TIM_Base_SetConfig+0x14c>)
 800c34a:	4293      	cmp	r3, r2
 800c34c:	d007      	beq.n	800c35e <TIM_Base_SetConfig+0xb2>
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	4a2a      	ldr	r2, [pc, #168]	@ (800c3fc <TIM_Base_SetConfig+0x150>)
 800c352:	4293      	cmp	r3, r2
 800c354:	d003      	beq.n	800c35e <TIM_Base_SetConfig+0xb2>
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	4a29      	ldr	r2, [pc, #164]	@ (800c400 <TIM_Base_SetConfig+0x154>)
 800c35a:	4293      	cmp	r3, r2
 800c35c:	d108      	bne.n	800c370 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c364:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	68db      	ldr	r3, [r3, #12]
 800c36a:	68fa      	ldr	r2, [r7, #12]
 800c36c:	4313      	orrs	r3, r2
 800c36e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	695b      	ldr	r3, [r3, #20]
 800c37a:	4313      	orrs	r3, r2
 800c37c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	68fa      	ldr	r2, [r7, #12]
 800c382:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	689a      	ldr	r2, [r3, #8]
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	681a      	ldr	r2, [r3, #0]
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	4a10      	ldr	r2, [pc, #64]	@ (800c3d8 <TIM_Base_SetConfig+0x12c>)
 800c398:	4293      	cmp	r3, r2
 800c39a:	d003      	beq.n	800c3a4 <TIM_Base_SetConfig+0xf8>
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	4a12      	ldr	r2, [pc, #72]	@ (800c3e8 <TIM_Base_SetConfig+0x13c>)
 800c3a0:	4293      	cmp	r3, r2
 800c3a2:	d103      	bne.n	800c3ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	691a      	ldr	r2, [r3, #16]
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	2201      	movs	r2, #1
 800c3b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	691b      	ldr	r3, [r3, #16]
 800c3b6:	f003 0301 	and.w	r3, r3, #1
 800c3ba:	2b01      	cmp	r3, #1
 800c3bc:	d105      	bne.n	800c3ca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	691b      	ldr	r3, [r3, #16]
 800c3c2:	f023 0201 	bic.w	r2, r3, #1
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	611a      	str	r2, [r3, #16]
  }
}
 800c3ca:	bf00      	nop
 800c3cc:	3714      	adds	r7, #20
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d4:	4770      	bx	lr
 800c3d6:	bf00      	nop
 800c3d8:	40010000 	.word	0x40010000
 800c3dc:	40000400 	.word	0x40000400
 800c3e0:	40000800 	.word	0x40000800
 800c3e4:	40000c00 	.word	0x40000c00
 800c3e8:	40010400 	.word	0x40010400
 800c3ec:	40014000 	.word	0x40014000
 800c3f0:	40014400 	.word	0x40014400
 800c3f4:	40014800 	.word	0x40014800
 800c3f8:	40001800 	.word	0x40001800
 800c3fc:	40001c00 	.word	0x40001c00
 800c400:	40002000 	.word	0x40002000

0800c404 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c404:	b480      	push	{r7}
 800c406:	b087      	sub	sp, #28
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
 800c40c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	6a1b      	ldr	r3, [r3, #32]
 800c412:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	6a1b      	ldr	r3, [r3, #32]
 800c418:	f023 0201 	bic.w	r2, r3, #1
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	685b      	ldr	r3, [r3, #4]
 800c424:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	699b      	ldr	r3, [r3, #24]
 800c42a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c432:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	f023 0303 	bic.w	r3, r3, #3
 800c43a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	68fa      	ldr	r2, [r7, #12]
 800c442:	4313      	orrs	r3, r2
 800c444:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c446:	697b      	ldr	r3, [r7, #20]
 800c448:	f023 0302 	bic.w	r3, r3, #2
 800c44c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	689b      	ldr	r3, [r3, #8]
 800c452:	697a      	ldr	r2, [r7, #20]
 800c454:	4313      	orrs	r3, r2
 800c456:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	4a20      	ldr	r2, [pc, #128]	@ (800c4dc <TIM_OC1_SetConfig+0xd8>)
 800c45c:	4293      	cmp	r3, r2
 800c45e:	d003      	beq.n	800c468 <TIM_OC1_SetConfig+0x64>
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	4a1f      	ldr	r2, [pc, #124]	@ (800c4e0 <TIM_OC1_SetConfig+0xdc>)
 800c464:	4293      	cmp	r3, r2
 800c466:	d10c      	bne.n	800c482 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c468:	697b      	ldr	r3, [r7, #20]
 800c46a:	f023 0308 	bic.w	r3, r3, #8
 800c46e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c470:	683b      	ldr	r3, [r7, #0]
 800c472:	68db      	ldr	r3, [r3, #12]
 800c474:	697a      	ldr	r2, [r7, #20]
 800c476:	4313      	orrs	r3, r2
 800c478:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c47a:	697b      	ldr	r3, [r7, #20]
 800c47c:	f023 0304 	bic.w	r3, r3, #4
 800c480:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	4a15      	ldr	r2, [pc, #84]	@ (800c4dc <TIM_OC1_SetConfig+0xd8>)
 800c486:	4293      	cmp	r3, r2
 800c488:	d003      	beq.n	800c492 <TIM_OC1_SetConfig+0x8e>
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	4a14      	ldr	r2, [pc, #80]	@ (800c4e0 <TIM_OC1_SetConfig+0xdc>)
 800c48e:	4293      	cmp	r3, r2
 800c490:	d111      	bne.n	800c4b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c492:	693b      	ldr	r3, [r7, #16]
 800c494:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c498:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c4a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	695b      	ldr	r3, [r3, #20]
 800c4a6:	693a      	ldr	r2, [r7, #16]
 800c4a8:	4313      	orrs	r3, r2
 800c4aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c4ac:	683b      	ldr	r3, [r7, #0]
 800c4ae:	699b      	ldr	r3, [r3, #24]
 800c4b0:	693a      	ldr	r2, [r7, #16]
 800c4b2:	4313      	orrs	r3, r2
 800c4b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	693a      	ldr	r2, [r7, #16]
 800c4ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	68fa      	ldr	r2, [r7, #12]
 800c4c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	685a      	ldr	r2, [r3, #4]
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	697a      	ldr	r2, [r7, #20]
 800c4ce:	621a      	str	r2, [r3, #32]
}
 800c4d0:	bf00      	nop
 800c4d2:	371c      	adds	r7, #28
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4da:	4770      	bx	lr
 800c4dc:	40010000 	.word	0x40010000
 800c4e0:	40010400 	.word	0x40010400

0800c4e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b087      	sub	sp, #28
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
 800c4ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6a1b      	ldr	r3, [r3, #32]
 800c4f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	6a1b      	ldr	r3, [r3, #32]
 800c4f8:	f023 0210 	bic.w	r2, r3, #16
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	685b      	ldr	r3, [r3, #4]
 800c504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	699b      	ldr	r3, [r3, #24]
 800c50a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c51a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	021b      	lsls	r3, r3, #8
 800c522:	68fa      	ldr	r2, [r7, #12]
 800c524:	4313      	orrs	r3, r2
 800c526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c528:	697b      	ldr	r3, [r7, #20]
 800c52a:	f023 0320 	bic.w	r3, r3, #32
 800c52e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c530:	683b      	ldr	r3, [r7, #0]
 800c532:	689b      	ldr	r3, [r3, #8]
 800c534:	011b      	lsls	r3, r3, #4
 800c536:	697a      	ldr	r2, [r7, #20]
 800c538:	4313      	orrs	r3, r2
 800c53a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	4a22      	ldr	r2, [pc, #136]	@ (800c5c8 <TIM_OC2_SetConfig+0xe4>)
 800c540:	4293      	cmp	r3, r2
 800c542:	d003      	beq.n	800c54c <TIM_OC2_SetConfig+0x68>
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	4a21      	ldr	r2, [pc, #132]	@ (800c5cc <TIM_OC2_SetConfig+0xe8>)
 800c548:	4293      	cmp	r3, r2
 800c54a:	d10d      	bne.n	800c568 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c54c:	697b      	ldr	r3, [r7, #20]
 800c54e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c552:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	68db      	ldr	r3, [r3, #12]
 800c558:	011b      	lsls	r3, r3, #4
 800c55a:	697a      	ldr	r2, [r7, #20]
 800c55c:	4313      	orrs	r3, r2
 800c55e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c560:	697b      	ldr	r3, [r7, #20]
 800c562:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c566:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	4a17      	ldr	r2, [pc, #92]	@ (800c5c8 <TIM_OC2_SetConfig+0xe4>)
 800c56c:	4293      	cmp	r3, r2
 800c56e:	d003      	beq.n	800c578 <TIM_OC2_SetConfig+0x94>
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	4a16      	ldr	r2, [pc, #88]	@ (800c5cc <TIM_OC2_SetConfig+0xe8>)
 800c574:	4293      	cmp	r3, r2
 800c576:	d113      	bne.n	800c5a0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c578:	693b      	ldr	r3, [r7, #16]
 800c57a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c57e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c580:	693b      	ldr	r3, [r7, #16]
 800c582:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c586:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	695b      	ldr	r3, [r3, #20]
 800c58c:	009b      	lsls	r3, r3, #2
 800c58e:	693a      	ldr	r2, [r7, #16]
 800c590:	4313      	orrs	r3, r2
 800c592:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	699b      	ldr	r3, [r3, #24]
 800c598:	009b      	lsls	r3, r3, #2
 800c59a:	693a      	ldr	r2, [r7, #16]
 800c59c:	4313      	orrs	r3, r2
 800c59e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	693a      	ldr	r2, [r7, #16]
 800c5a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	68fa      	ldr	r2, [r7, #12]
 800c5aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	685a      	ldr	r2, [r3, #4]
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	697a      	ldr	r2, [r7, #20]
 800c5b8:	621a      	str	r2, [r3, #32]
}
 800c5ba:	bf00      	nop
 800c5bc:	371c      	adds	r7, #28
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c4:	4770      	bx	lr
 800c5c6:	bf00      	nop
 800c5c8:	40010000 	.word	0x40010000
 800c5cc:	40010400 	.word	0x40010400

0800c5d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c5d0:	b480      	push	{r7}
 800c5d2:	b087      	sub	sp, #28
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
 800c5d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6a1b      	ldr	r3, [r3, #32]
 800c5de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	6a1b      	ldr	r3, [r3, #32]
 800c5e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	685b      	ldr	r3, [r3, #4]
 800c5f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	69db      	ldr	r3, [r3, #28]
 800c5f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	f023 0303 	bic.w	r3, r3, #3
 800c606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c608:	683b      	ldr	r3, [r7, #0]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	68fa      	ldr	r2, [r7, #12]
 800c60e:	4313      	orrs	r3, r2
 800c610:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c612:	697b      	ldr	r3, [r7, #20]
 800c614:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c618:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	689b      	ldr	r3, [r3, #8]
 800c61e:	021b      	lsls	r3, r3, #8
 800c620:	697a      	ldr	r2, [r7, #20]
 800c622:	4313      	orrs	r3, r2
 800c624:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	4a21      	ldr	r2, [pc, #132]	@ (800c6b0 <TIM_OC3_SetConfig+0xe0>)
 800c62a:	4293      	cmp	r3, r2
 800c62c:	d003      	beq.n	800c636 <TIM_OC3_SetConfig+0x66>
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	4a20      	ldr	r2, [pc, #128]	@ (800c6b4 <TIM_OC3_SetConfig+0xe4>)
 800c632:	4293      	cmp	r3, r2
 800c634:	d10d      	bne.n	800c652 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c636:	697b      	ldr	r3, [r7, #20]
 800c638:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c63c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	68db      	ldr	r3, [r3, #12]
 800c642:	021b      	lsls	r3, r3, #8
 800c644:	697a      	ldr	r2, [r7, #20]
 800c646:	4313      	orrs	r3, r2
 800c648:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c64a:	697b      	ldr	r3, [r7, #20]
 800c64c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c650:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	4a16      	ldr	r2, [pc, #88]	@ (800c6b0 <TIM_OC3_SetConfig+0xe0>)
 800c656:	4293      	cmp	r3, r2
 800c658:	d003      	beq.n	800c662 <TIM_OC3_SetConfig+0x92>
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	4a15      	ldr	r2, [pc, #84]	@ (800c6b4 <TIM_OC3_SetConfig+0xe4>)
 800c65e:	4293      	cmp	r3, r2
 800c660:	d113      	bne.n	800c68a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c662:	693b      	ldr	r3, [r7, #16]
 800c664:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c668:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c66a:	693b      	ldr	r3, [r7, #16]
 800c66c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c670:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	695b      	ldr	r3, [r3, #20]
 800c676:	011b      	lsls	r3, r3, #4
 800c678:	693a      	ldr	r2, [r7, #16]
 800c67a:	4313      	orrs	r3, r2
 800c67c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c67e:	683b      	ldr	r3, [r7, #0]
 800c680:	699b      	ldr	r3, [r3, #24]
 800c682:	011b      	lsls	r3, r3, #4
 800c684:	693a      	ldr	r2, [r7, #16]
 800c686:	4313      	orrs	r3, r2
 800c688:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	693a      	ldr	r2, [r7, #16]
 800c68e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	68fa      	ldr	r2, [r7, #12]
 800c694:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	685a      	ldr	r2, [r3, #4]
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	697a      	ldr	r2, [r7, #20]
 800c6a2:	621a      	str	r2, [r3, #32]
}
 800c6a4:	bf00      	nop
 800c6a6:	371c      	adds	r7, #28
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ae:	4770      	bx	lr
 800c6b0:	40010000 	.word	0x40010000
 800c6b4:	40010400 	.word	0x40010400

0800c6b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c6b8:	b480      	push	{r7}
 800c6ba:	b087      	sub	sp, #28
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
 800c6c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	6a1b      	ldr	r3, [r3, #32]
 800c6c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	6a1b      	ldr	r3, [r3, #32]
 800c6cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	685b      	ldr	r3, [r3, #4]
 800c6d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	69db      	ldr	r3, [r3, #28]
 800c6de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c6e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c6ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	021b      	lsls	r3, r3, #8
 800c6f6:	68fa      	ldr	r2, [r7, #12]
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c6fc:	693b      	ldr	r3, [r7, #16]
 800c6fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c702:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	689b      	ldr	r3, [r3, #8]
 800c708:	031b      	lsls	r3, r3, #12
 800c70a:	693a      	ldr	r2, [r7, #16]
 800c70c:	4313      	orrs	r3, r2
 800c70e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	4a12      	ldr	r2, [pc, #72]	@ (800c75c <TIM_OC4_SetConfig+0xa4>)
 800c714:	4293      	cmp	r3, r2
 800c716:	d003      	beq.n	800c720 <TIM_OC4_SetConfig+0x68>
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	4a11      	ldr	r2, [pc, #68]	@ (800c760 <TIM_OC4_SetConfig+0xa8>)
 800c71c:	4293      	cmp	r3, r2
 800c71e:	d109      	bne.n	800c734 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c720:	697b      	ldr	r3, [r7, #20]
 800c722:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c726:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	695b      	ldr	r3, [r3, #20]
 800c72c:	019b      	lsls	r3, r3, #6
 800c72e:	697a      	ldr	r2, [r7, #20]
 800c730:	4313      	orrs	r3, r2
 800c732:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	697a      	ldr	r2, [r7, #20]
 800c738:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	68fa      	ldr	r2, [r7, #12]
 800c73e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	685a      	ldr	r2, [r3, #4]
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	693a      	ldr	r2, [r7, #16]
 800c74c:	621a      	str	r2, [r3, #32]
}
 800c74e:	bf00      	nop
 800c750:	371c      	adds	r7, #28
 800c752:	46bd      	mov	sp, r7
 800c754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c758:	4770      	bx	lr
 800c75a:	bf00      	nop
 800c75c:	40010000 	.word	0x40010000
 800c760:	40010400 	.word	0x40010400

0800c764 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c764:	b480      	push	{r7}
 800c766:	b087      	sub	sp, #28
 800c768:	af00      	add	r7, sp, #0
 800c76a:	60f8      	str	r0, [r7, #12]
 800c76c:	60b9      	str	r1, [r7, #8]
 800c76e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	6a1b      	ldr	r3, [r3, #32]
 800c774:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	6a1b      	ldr	r3, [r3, #32]
 800c77a:	f023 0201 	bic.w	r2, r3, #1
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	699b      	ldr	r3, [r3, #24]
 800c786:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c788:	693b      	ldr	r3, [r7, #16]
 800c78a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c78e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	011b      	lsls	r3, r3, #4
 800c794:	693a      	ldr	r2, [r7, #16]
 800c796:	4313      	orrs	r3, r2
 800c798:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c79a:	697b      	ldr	r3, [r7, #20]
 800c79c:	f023 030a 	bic.w	r3, r3, #10
 800c7a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c7a2:	697a      	ldr	r2, [r7, #20]
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	4313      	orrs	r3, r2
 800c7a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	693a      	ldr	r2, [r7, #16]
 800c7ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	697a      	ldr	r2, [r7, #20]
 800c7b4:	621a      	str	r2, [r3, #32]
}
 800c7b6:	bf00      	nop
 800c7b8:	371c      	adds	r7, #28
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c0:	4770      	bx	lr

0800c7c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c7c2:	b480      	push	{r7}
 800c7c4:	b087      	sub	sp, #28
 800c7c6:	af00      	add	r7, sp, #0
 800c7c8:	60f8      	str	r0, [r7, #12]
 800c7ca:	60b9      	str	r1, [r7, #8]
 800c7cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	6a1b      	ldr	r3, [r3, #32]
 800c7d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	6a1b      	ldr	r3, [r3, #32]
 800c7d8:	f023 0210 	bic.w	r2, r3, #16
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	699b      	ldr	r3, [r3, #24]
 800c7e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c7ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	031b      	lsls	r3, r3, #12
 800c7f2:	693a      	ldr	r2, [r7, #16]
 800c7f4:	4313      	orrs	r3, r2
 800c7f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c7f8:	697b      	ldr	r3, [r7, #20]
 800c7fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c7fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c800:	68bb      	ldr	r3, [r7, #8]
 800c802:	011b      	lsls	r3, r3, #4
 800c804:	697a      	ldr	r2, [r7, #20]
 800c806:	4313      	orrs	r3, r2
 800c808:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	693a      	ldr	r2, [r7, #16]
 800c80e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	697a      	ldr	r2, [r7, #20]
 800c814:	621a      	str	r2, [r3, #32]
}
 800c816:	bf00      	nop
 800c818:	371c      	adds	r7, #28
 800c81a:	46bd      	mov	sp, r7
 800c81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c820:	4770      	bx	lr

0800c822 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c822:	b480      	push	{r7}
 800c824:	b085      	sub	sp, #20
 800c826:	af00      	add	r7, sp, #0
 800c828:	6078      	str	r0, [r7, #4]
 800c82a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	689b      	ldr	r3, [r3, #8]
 800c830:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c838:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c83a:	683a      	ldr	r2, [r7, #0]
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	4313      	orrs	r3, r2
 800c840:	f043 0307 	orr.w	r3, r3, #7
 800c844:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	68fa      	ldr	r2, [r7, #12]
 800c84a:	609a      	str	r2, [r3, #8]
}
 800c84c:	bf00      	nop
 800c84e:	3714      	adds	r7, #20
 800c850:	46bd      	mov	sp, r7
 800c852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c856:	4770      	bx	lr

0800c858 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c858:	b480      	push	{r7}
 800c85a:	b087      	sub	sp, #28
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	60f8      	str	r0, [r7, #12]
 800c860:	60b9      	str	r1, [r7, #8]
 800c862:	607a      	str	r2, [r7, #4]
 800c864:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	689b      	ldr	r3, [r3, #8]
 800c86a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c86c:	697b      	ldr	r3, [r7, #20]
 800c86e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c872:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	021a      	lsls	r2, r3, #8
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	431a      	orrs	r2, r3
 800c87c:	68bb      	ldr	r3, [r7, #8]
 800c87e:	4313      	orrs	r3, r2
 800c880:	697a      	ldr	r2, [r7, #20]
 800c882:	4313      	orrs	r3, r2
 800c884:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	697a      	ldr	r2, [r7, #20]
 800c88a:	609a      	str	r2, [r3, #8]
}
 800c88c:	bf00      	nop
 800c88e:	371c      	adds	r7, #28
 800c890:	46bd      	mov	sp, r7
 800c892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c896:	4770      	bx	lr

0800c898 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c898:	b480      	push	{r7}
 800c89a:	b087      	sub	sp, #28
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	60f8      	str	r0, [r7, #12]
 800c8a0:	60b9      	str	r1, [r7, #8]
 800c8a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	f003 031f 	and.w	r3, r3, #31
 800c8aa:	2201      	movs	r2, #1
 800c8ac:	fa02 f303 	lsl.w	r3, r2, r3
 800c8b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	6a1a      	ldr	r2, [r3, #32]
 800c8b6:	697b      	ldr	r3, [r7, #20]
 800c8b8:	43db      	mvns	r3, r3
 800c8ba:	401a      	ands	r2, r3
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	6a1a      	ldr	r2, [r3, #32]
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	f003 031f 	and.w	r3, r3, #31
 800c8ca:	6879      	ldr	r1, [r7, #4]
 800c8cc:	fa01 f303 	lsl.w	r3, r1, r3
 800c8d0:	431a      	orrs	r2, r3
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	621a      	str	r2, [r3, #32]
}
 800c8d6:	bf00      	nop
 800c8d8:	371c      	adds	r7, #28
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e0:	4770      	bx	lr
	...

0800c8e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c8e4:	b480      	push	{r7}
 800c8e6:	b085      	sub	sp, #20
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	6078      	str	r0, [r7, #4]
 800c8ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c8f4:	2b01      	cmp	r3, #1
 800c8f6:	d101      	bne.n	800c8fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c8f8:	2302      	movs	r3, #2
 800c8fa:	e05a      	b.n	800c9b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	2201      	movs	r2, #1
 800c900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	2202      	movs	r2, #2
 800c908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	685b      	ldr	r3, [r3, #4]
 800c912:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	689b      	ldr	r3, [r3, #8]
 800c91a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c922:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	68fa      	ldr	r2, [r7, #12]
 800c92a:	4313      	orrs	r3, r2
 800c92c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	68fa      	ldr	r2, [r7, #12]
 800c934:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	4a21      	ldr	r2, [pc, #132]	@ (800c9c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d022      	beq.n	800c986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c948:	d01d      	beq.n	800c986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	4a1d      	ldr	r2, [pc, #116]	@ (800c9c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c950:	4293      	cmp	r3, r2
 800c952:	d018      	beq.n	800c986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	4a1b      	ldr	r2, [pc, #108]	@ (800c9c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c95a:	4293      	cmp	r3, r2
 800c95c:	d013      	beq.n	800c986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	4a1a      	ldr	r2, [pc, #104]	@ (800c9cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c964:	4293      	cmp	r3, r2
 800c966:	d00e      	beq.n	800c986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	4a18      	ldr	r2, [pc, #96]	@ (800c9d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c96e:	4293      	cmp	r3, r2
 800c970:	d009      	beq.n	800c986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	4a17      	ldr	r2, [pc, #92]	@ (800c9d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c978:	4293      	cmp	r3, r2
 800c97a:	d004      	beq.n	800c986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	4a15      	ldr	r2, [pc, #84]	@ (800c9d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c982:	4293      	cmp	r3, r2
 800c984:	d10c      	bne.n	800c9a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c98c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	685b      	ldr	r3, [r3, #4]
 800c992:	68ba      	ldr	r2, [r7, #8]
 800c994:	4313      	orrs	r3, r2
 800c996:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	68ba      	ldr	r2, [r7, #8]
 800c99e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2201      	movs	r2, #1
 800c9a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c9b0:	2300      	movs	r3, #0
}
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	3714      	adds	r7, #20
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9bc:	4770      	bx	lr
 800c9be:	bf00      	nop
 800c9c0:	40010000 	.word	0x40010000
 800c9c4:	40000400 	.word	0x40000400
 800c9c8:	40000800 	.word	0x40000800
 800c9cc:	40000c00 	.word	0x40000c00
 800c9d0:	40010400 	.word	0x40010400
 800c9d4:	40014000 	.word	0x40014000
 800c9d8:	40001800 	.word	0x40001800

0800c9dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c9dc:	b480      	push	{r7}
 800c9de:	b085      	sub	sp, #20
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]
 800c9e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c9f0:	2b01      	cmp	r3, #1
 800c9f2:	d101      	bne.n	800c9f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c9f4:	2302      	movs	r3, #2
 800c9f6:	e03d      	b.n	800ca74 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	2201      	movs	r2, #1
 800c9fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ca06:	683b      	ldr	r3, [r7, #0]
 800ca08:	68db      	ldr	r3, [r3, #12]
 800ca0a:	4313      	orrs	r3, r2
 800ca0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	689b      	ldr	r3, [r3, #8]
 800ca18:	4313      	orrs	r3, r2
 800ca1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ca22:	683b      	ldr	r3, [r7, #0]
 800ca24:	685b      	ldr	r3, [r3, #4]
 800ca26:	4313      	orrs	r3, r2
 800ca28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	4313      	orrs	r3, r2
 800ca36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	691b      	ldr	r3, [r3, #16]
 800ca42:	4313      	orrs	r3, r2
 800ca44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	695b      	ldr	r3, [r3, #20]
 800ca50:	4313      	orrs	r3, r2
 800ca52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ca5a:	683b      	ldr	r3, [r7, #0]
 800ca5c:	69db      	ldr	r3, [r3, #28]
 800ca5e:	4313      	orrs	r3, r2
 800ca60:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	68fa      	ldr	r2, [r7, #12]
 800ca68:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ca72:	2300      	movs	r3, #0
}
 800ca74:	4618      	mov	r0, r3
 800ca76:	3714      	adds	r7, #20
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7e:	4770      	bx	lr

0800ca80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b082      	sub	sp, #8
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d101      	bne.n	800ca92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ca8e:	2301      	movs	r3, #1
 800ca90:	e042      	b.n	800cb18 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ca98:	b2db      	uxtb	r3, r3
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d106      	bne.n	800caac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	2200      	movs	r2, #0
 800caa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800caa6:	6878      	ldr	r0, [r7, #4]
 800caa8:	f7fc fb7c 	bl	80091a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	2224      	movs	r2, #36	@ 0x24
 800cab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	68da      	ldr	r2, [r3, #12]
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cac2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800cac4:	6878      	ldr	r0, [r7, #4]
 800cac6:	f000 fddb 	bl	800d680 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	691a      	ldr	r2, [r3, #16]
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cad8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	695a      	ldr	r2, [r3, #20]
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cae8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	68da      	ldr	r2, [r3, #12]
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800caf8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	2200      	movs	r2, #0
 800cafe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	2220      	movs	r2, #32
 800cb04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	2220      	movs	r2, #32
 800cb0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2200      	movs	r2, #0
 800cb14:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800cb16:	2300      	movs	r3, #0
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3708      	adds	r7, #8
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	bd80      	pop	{r7, pc}

0800cb20 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b08a      	sub	sp, #40	@ 0x28
 800cb24:	af02      	add	r7, sp, #8
 800cb26:	60f8      	str	r0, [r7, #12]
 800cb28:	60b9      	str	r1, [r7, #8]
 800cb2a:	603b      	str	r3, [r7, #0]
 800cb2c:	4613      	mov	r3, r2
 800cb2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800cb30:	2300      	movs	r3, #0
 800cb32:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cb3a:	b2db      	uxtb	r3, r3
 800cb3c:	2b20      	cmp	r3, #32
 800cb3e:	d175      	bne.n	800cc2c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800cb40:	68bb      	ldr	r3, [r7, #8]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d002      	beq.n	800cb4c <HAL_UART_Transmit+0x2c>
 800cb46:	88fb      	ldrh	r3, [r7, #6]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d101      	bne.n	800cb50 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	e06e      	b.n	800cc2e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	2200      	movs	r2, #0
 800cb54:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	2221      	movs	r2, #33	@ 0x21
 800cb5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cb5e:	f7fc fd57 	bl	8009610 <HAL_GetTick>
 800cb62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	88fa      	ldrh	r2, [r7, #6]
 800cb68:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	88fa      	ldrh	r2, [r7, #6]
 800cb6e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	689b      	ldr	r3, [r3, #8]
 800cb74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cb78:	d108      	bne.n	800cb8c <HAL_UART_Transmit+0x6c>
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	691b      	ldr	r3, [r3, #16]
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d104      	bne.n	800cb8c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800cb82:	2300      	movs	r3, #0
 800cb84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	61bb      	str	r3, [r7, #24]
 800cb8a:	e003      	b.n	800cb94 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800cb8c:	68bb      	ldr	r3, [r7, #8]
 800cb8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cb90:	2300      	movs	r3, #0
 800cb92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800cb94:	e02e      	b.n	800cbf4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cb96:	683b      	ldr	r3, [r7, #0]
 800cb98:	9300      	str	r3, [sp, #0]
 800cb9a:	697b      	ldr	r3, [r7, #20]
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	2180      	movs	r1, #128	@ 0x80
 800cba0:	68f8      	ldr	r0, [r7, #12]
 800cba2:	f000 fb3d 	bl	800d220 <UART_WaitOnFlagUntilTimeout>
 800cba6:	4603      	mov	r3, r0
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d005      	beq.n	800cbb8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	2220      	movs	r2, #32
 800cbb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800cbb4:	2303      	movs	r3, #3
 800cbb6:	e03a      	b.n	800cc2e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800cbb8:	69fb      	ldr	r3, [r7, #28]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d10b      	bne.n	800cbd6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cbbe:	69bb      	ldr	r3, [r7, #24]
 800cbc0:	881b      	ldrh	r3, [r3, #0]
 800cbc2:	461a      	mov	r2, r3
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cbcc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800cbce:	69bb      	ldr	r3, [r7, #24]
 800cbd0:	3302      	adds	r3, #2
 800cbd2:	61bb      	str	r3, [r7, #24]
 800cbd4:	e007      	b.n	800cbe6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800cbd6:	69fb      	ldr	r3, [r7, #28]
 800cbd8:	781a      	ldrb	r2, [r3, #0]
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800cbe0:	69fb      	ldr	r3, [r7, #28]
 800cbe2:	3301      	adds	r3, #1
 800cbe4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800cbea:	b29b      	uxth	r3, r3
 800cbec:	3b01      	subs	r3, #1
 800cbee:	b29a      	uxth	r2, r3
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800cbf8:	b29b      	uxth	r3, r3
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d1cb      	bne.n	800cb96 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cbfe:	683b      	ldr	r3, [r7, #0]
 800cc00:	9300      	str	r3, [sp, #0]
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	2200      	movs	r2, #0
 800cc06:	2140      	movs	r1, #64	@ 0x40
 800cc08:	68f8      	ldr	r0, [r7, #12]
 800cc0a:	f000 fb09 	bl	800d220 <UART_WaitOnFlagUntilTimeout>
 800cc0e:	4603      	mov	r3, r0
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d005      	beq.n	800cc20 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	2220      	movs	r2, #32
 800cc18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800cc1c:	2303      	movs	r3, #3
 800cc1e:	e006      	b.n	800cc2e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	2220      	movs	r2, #32
 800cc24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800cc28:	2300      	movs	r3, #0
 800cc2a:	e000      	b.n	800cc2e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800cc2c:	2302      	movs	r3, #2
  }
}
 800cc2e:	4618      	mov	r0, r3
 800cc30:	3720      	adds	r7, #32
 800cc32:	46bd      	mov	sp, r7
 800cc34:	bd80      	pop	{r7, pc}

0800cc36 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cc36:	b580      	push	{r7, lr}
 800cc38:	b084      	sub	sp, #16
 800cc3a:	af00      	add	r7, sp, #0
 800cc3c:	60f8      	str	r0, [r7, #12]
 800cc3e:	60b9      	str	r1, [r7, #8]
 800cc40:	4613      	mov	r3, r2
 800cc42:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cc4a:	b2db      	uxtb	r3, r3
 800cc4c:	2b20      	cmp	r3, #32
 800cc4e:	d112      	bne.n	800cc76 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d002      	beq.n	800cc5c <HAL_UART_Receive_IT+0x26>
 800cc56:	88fb      	ldrh	r3, [r7, #6]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d101      	bne.n	800cc60 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800cc5c:	2301      	movs	r3, #1
 800cc5e:	e00b      	b.n	800cc78 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	2200      	movs	r2, #0
 800cc64:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800cc66:	88fb      	ldrh	r3, [r7, #6]
 800cc68:	461a      	mov	r2, r3
 800cc6a:	68b9      	ldr	r1, [r7, #8]
 800cc6c:	68f8      	ldr	r0, [r7, #12]
 800cc6e:	f000 fb30 	bl	800d2d2 <UART_Start_Receive_IT>
 800cc72:	4603      	mov	r3, r0
 800cc74:	e000      	b.n	800cc78 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800cc76:	2302      	movs	r3, #2
  }
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	3710      	adds	r7, #16
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bd80      	pop	{r7, pc}

0800cc80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b0ba      	sub	sp, #232	@ 0xe8
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	68db      	ldr	r3, [r3, #12]
 800cc98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	695b      	ldr	r3, [r3, #20]
 800cca2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800cca6:	2300      	movs	r3, #0
 800cca8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800ccac:	2300      	movs	r3, #0
 800ccae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ccb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccb6:	f003 030f 	and.w	r3, r3, #15
 800ccba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800ccbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d10f      	bne.n	800cce6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ccc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccca:	f003 0320 	and.w	r3, r3, #32
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d009      	beq.n	800cce6 <HAL_UART_IRQHandler+0x66>
 800ccd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ccd6:	f003 0320 	and.w	r3, r3, #32
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d003      	beq.n	800cce6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ccde:	6878      	ldr	r0, [r7, #4]
 800cce0:	f000 fc10 	bl	800d504 <UART_Receive_IT>
      return;
 800cce4:	e25b      	b.n	800d19e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800cce6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	f000 80de 	beq.w	800ceac <HAL_UART_IRQHandler+0x22c>
 800ccf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ccf4:	f003 0301 	and.w	r3, r3, #1
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d106      	bne.n	800cd0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ccfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd00:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	f000 80d1 	beq.w	800ceac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800cd0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd0e:	f003 0301 	and.w	r3, r3, #1
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d00b      	beq.n	800cd2e <HAL_UART_IRQHandler+0xae>
 800cd16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d005      	beq.n	800cd2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd26:	f043 0201 	orr.w	r2, r3, #1
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cd2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd32:	f003 0304 	and.w	r3, r3, #4
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d00b      	beq.n	800cd52 <HAL_UART_IRQHandler+0xd2>
 800cd3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd3e:	f003 0301 	and.w	r3, r3, #1
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d005      	beq.n	800cd52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd4a:	f043 0202 	orr.w	r2, r3, #2
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cd52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd56:	f003 0302 	and.w	r3, r3, #2
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d00b      	beq.n	800cd76 <HAL_UART_IRQHandler+0xf6>
 800cd5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd62:	f003 0301 	and.w	r3, r3, #1
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d005      	beq.n	800cd76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd6e:	f043 0204 	orr.w	r2, r3, #4
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800cd76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd7a:	f003 0308 	and.w	r3, r3, #8
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d011      	beq.n	800cda6 <HAL_UART_IRQHandler+0x126>
 800cd82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd86:	f003 0320 	and.w	r3, r3, #32
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d105      	bne.n	800cd9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800cd8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd92:	f003 0301 	and.w	r3, r3, #1
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d005      	beq.n	800cda6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd9e:	f043 0208 	orr.w	r2, r3, #8
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	f000 81f2 	beq.w	800d194 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800cdb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdb4:	f003 0320 	and.w	r3, r3, #32
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d008      	beq.n	800cdce <HAL_UART_IRQHandler+0x14e>
 800cdbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cdc0:	f003 0320 	and.w	r3, r3, #32
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d002      	beq.n	800cdce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800cdc8:	6878      	ldr	r0, [r7, #4]
 800cdca:	f000 fb9b 	bl	800d504 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	695b      	ldr	r3, [r3, #20]
 800cdd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdd8:	2b40      	cmp	r3, #64	@ 0x40
 800cdda:	bf0c      	ite	eq
 800cddc:	2301      	moveq	r3, #1
 800cdde:	2300      	movne	r3, #0
 800cde0:	b2db      	uxtb	r3, r3
 800cde2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cdea:	f003 0308 	and.w	r3, r3, #8
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d103      	bne.n	800cdfa <HAL_UART_IRQHandler+0x17a>
 800cdf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d04f      	beq.n	800ce9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cdfa:	6878      	ldr	r0, [r7, #4]
 800cdfc:	f000 faa3 	bl	800d346 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	695b      	ldr	r3, [r3, #20]
 800ce06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce0a:	2b40      	cmp	r3, #64	@ 0x40
 800ce0c:	d141      	bne.n	800ce92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	3314      	adds	r3, #20
 800ce14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ce1c:	e853 3f00 	ldrex	r3, [r3]
 800ce20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ce24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ce28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	3314      	adds	r3, #20
 800ce36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ce3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ce3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ce46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ce4a:	e841 2300 	strex	r3, r2, [r1]
 800ce4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ce52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d1d9      	bne.n	800ce0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d013      	beq.n	800ce8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce66:	4a7e      	ldr	r2, [pc, #504]	@ (800d060 <HAL_UART_IRQHandler+0x3e0>)
 800ce68:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce6e:	4618      	mov	r0, r3
 800ce70:	f7fc fd7f 	bl	8009972 <HAL_DMA_Abort_IT>
 800ce74:	4603      	mov	r3, r0
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d016      	beq.n	800cea8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce80:	687a      	ldr	r2, [r7, #4]
 800ce82:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ce84:	4610      	mov	r0, r2
 800ce86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce88:	e00e      	b.n	800cea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ce8a:	6878      	ldr	r0, [r7, #4]
 800ce8c:	f000 f994 	bl	800d1b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce90:	e00a      	b.n	800cea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ce92:	6878      	ldr	r0, [r7, #4]
 800ce94:	f000 f990 	bl	800d1b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce98:	e006      	b.n	800cea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ce9a:	6878      	ldr	r0, [r7, #4]
 800ce9c:	f000 f98c 	bl	800d1b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	2200      	movs	r2, #0
 800cea4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800cea6:	e175      	b.n	800d194 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cea8:	bf00      	nop
    return;
 800ceaa:	e173      	b.n	800d194 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ceb0:	2b01      	cmp	r3, #1
 800ceb2:	f040 814f 	bne.w	800d154 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ceb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ceba:	f003 0310 	and.w	r3, r3, #16
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	f000 8148 	beq.w	800d154 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800cec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cec8:	f003 0310 	and.w	r3, r3, #16
 800cecc:	2b00      	cmp	r3, #0
 800cece:	f000 8141 	beq.w	800d154 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ced2:	2300      	movs	r3, #0
 800ced4:	60bb      	str	r3, [r7, #8]
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	60bb      	str	r3, [r7, #8]
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	685b      	ldr	r3, [r3, #4]
 800cee4:	60bb      	str	r3, [r7, #8]
 800cee6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	695b      	ldr	r3, [r3, #20]
 800ceee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cef2:	2b40      	cmp	r3, #64	@ 0x40
 800cef4:	f040 80b6 	bne.w	800d064 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	685b      	ldr	r3, [r3, #4]
 800cf00:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cf04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	f000 8145 	beq.w	800d198 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cf12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cf16:	429a      	cmp	r2, r3
 800cf18:	f080 813e 	bcs.w	800d198 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cf22:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf28:	69db      	ldr	r3, [r3, #28]
 800cf2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cf2e:	f000 8088 	beq.w	800d042 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	330c      	adds	r3, #12
 800cf38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cf40:	e853 3f00 	ldrex	r3, [r3]
 800cf44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800cf48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cf50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	330c      	adds	r3, #12
 800cf5a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800cf5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800cf62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cf6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cf6e:	e841 2300 	strex	r3, r2, [r1]
 800cf72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800cf76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d1d9      	bne.n	800cf32 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	3314      	adds	r3, #20
 800cf84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cf88:	e853 3f00 	ldrex	r3, [r3]
 800cf8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cf8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf90:	f023 0301 	bic.w	r3, r3, #1
 800cf94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	3314      	adds	r3, #20
 800cf9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cfa2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cfa6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfa8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cfaa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cfae:	e841 2300 	strex	r3, r2, [r1]
 800cfb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cfb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d1e1      	bne.n	800cf7e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	3314      	adds	r3, #20
 800cfc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cfc4:	e853 3f00 	ldrex	r3, [r3]
 800cfc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cfca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cfd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	3314      	adds	r3, #20
 800cfda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cfde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cfe0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfe2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cfe4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cfe6:	e841 2300 	strex	r3, r2, [r1]
 800cfea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cfec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d1e3      	bne.n	800cfba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	2220      	movs	r2, #32
 800cff6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	2200      	movs	r2, #0
 800cffe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	330c      	adds	r3, #12
 800d006:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d008:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d00a:	e853 3f00 	ldrex	r3, [r3]
 800d00e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d010:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d012:	f023 0310 	bic.w	r3, r3, #16
 800d016:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	330c      	adds	r3, #12
 800d020:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d024:	65ba      	str	r2, [r7, #88]	@ 0x58
 800d026:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d028:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d02a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d02c:	e841 2300 	strex	r3, r2, [r1]
 800d030:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d032:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d034:	2b00      	cmp	r3, #0
 800d036:	d1e3      	bne.n	800d000 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d03c:	4618      	mov	r0, r3
 800d03e:	f7fc fc28 	bl	8009892 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2202      	movs	r2, #2
 800d046:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d050:	b29b      	uxth	r3, r3
 800d052:	1ad3      	subs	r3, r2, r3
 800d054:	b29b      	uxth	r3, r3
 800d056:	4619      	mov	r1, r3
 800d058:	6878      	ldr	r0, [r7, #4]
 800d05a:	f000 f8b7 	bl	800d1cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d05e:	e09b      	b.n	800d198 <HAL_UART_IRQHandler+0x518>
 800d060:	0800d40d 	.word	0x0800d40d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d06c:	b29b      	uxth	r3, r3
 800d06e:	1ad3      	subs	r3, r2, r3
 800d070:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d078:	b29b      	uxth	r3, r3
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	f000 808e 	beq.w	800d19c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800d080:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d084:	2b00      	cmp	r3, #0
 800d086:	f000 8089 	beq.w	800d19c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	330c      	adds	r3, #12
 800d090:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d094:	e853 3f00 	ldrex	r3, [r3]
 800d098:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d09a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d09c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d0a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	330c      	adds	r3, #12
 800d0aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800d0ae:	647a      	str	r2, [r7, #68]	@ 0x44
 800d0b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d0b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d0b6:	e841 2300 	strex	r3, r2, [r1]
 800d0ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d0bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d1e3      	bne.n	800d08a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	3314      	adds	r3, #20
 800d0c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0cc:	e853 3f00 	ldrex	r3, [r3]
 800d0d0:	623b      	str	r3, [r7, #32]
   return(result);
 800d0d2:	6a3b      	ldr	r3, [r7, #32]
 800d0d4:	f023 0301 	bic.w	r3, r3, #1
 800d0d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	3314      	adds	r3, #20
 800d0e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d0e6:	633a      	str	r2, [r7, #48]	@ 0x30
 800d0e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d0ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d0ee:	e841 2300 	strex	r3, r2, [r1]
 800d0f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d0f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d1e3      	bne.n	800d0c2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	2220      	movs	r2, #32
 800d0fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	2200      	movs	r2, #0
 800d106:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	330c      	adds	r3, #12
 800d10e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d110:	693b      	ldr	r3, [r7, #16]
 800d112:	e853 3f00 	ldrex	r3, [r3]
 800d116:	60fb      	str	r3, [r7, #12]
   return(result);
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	f023 0310 	bic.w	r3, r3, #16
 800d11e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	330c      	adds	r3, #12
 800d128:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800d12c:	61fa      	str	r2, [r7, #28]
 800d12e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d130:	69b9      	ldr	r1, [r7, #24]
 800d132:	69fa      	ldr	r2, [r7, #28]
 800d134:	e841 2300 	strex	r3, r2, [r1]
 800d138:	617b      	str	r3, [r7, #20]
   return(result);
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d1e3      	bne.n	800d108 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	2202      	movs	r2, #2
 800d144:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d146:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d14a:	4619      	mov	r1, r3
 800d14c:	6878      	ldr	r0, [r7, #4]
 800d14e:	f000 f83d 	bl	800d1cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d152:	e023      	b.n	800d19c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d158:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d009      	beq.n	800d174 <HAL_UART_IRQHandler+0x4f4>
 800d160:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d164:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d003      	beq.n	800d174 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f000 f961 	bl	800d434 <UART_Transmit_IT>
    return;
 800d172:	e014      	b.n	800d19e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d00e      	beq.n	800d19e <HAL_UART_IRQHandler+0x51e>
 800d180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d008      	beq.n	800d19e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800d18c:	6878      	ldr	r0, [r7, #4]
 800d18e:	f000 f9a1 	bl	800d4d4 <UART_EndTransmit_IT>
    return;
 800d192:	e004      	b.n	800d19e <HAL_UART_IRQHandler+0x51e>
    return;
 800d194:	bf00      	nop
 800d196:	e002      	b.n	800d19e <HAL_UART_IRQHandler+0x51e>
      return;
 800d198:	bf00      	nop
 800d19a:	e000      	b.n	800d19e <HAL_UART_IRQHandler+0x51e>
      return;
 800d19c:	bf00      	nop
  }
}
 800d19e:	37e8      	adds	r7, #232	@ 0xe8
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	bd80      	pop	{r7, pc}

0800d1a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d1a4:	b480      	push	{r7}
 800d1a6:	b083      	sub	sp, #12
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800d1ac:	bf00      	nop
 800d1ae:	370c      	adds	r7, #12
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b6:	4770      	bx	lr

0800d1b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b083      	sub	sp, #12
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800d1c0:	bf00      	nop
 800d1c2:	370c      	adds	r7, #12
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ca:	4770      	bx	lr

0800d1cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d1cc:	b480      	push	{r7}
 800d1ce:	b083      	sub	sp, #12
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
 800d1d4:	460b      	mov	r3, r1
 800d1d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d1d8:	bf00      	nop
 800d1da:	370c      	adds	r7, #12
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e2:	4770      	bx	lr

0800d1e4 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 800d1e4:	b480      	push	{r7}
 800d1e6:	b085      	sub	sp, #20
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	60fb      	str	r3, [r7, #12]
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d1fa:	b2db      	uxtb	r3, r3
 800d1fc:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d204:	b2db      	uxtb	r3, r3
 800d206:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	b2da      	uxtb	r2, r3
 800d20c:	68bb      	ldr	r3, [r7, #8]
 800d20e:	b2db      	uxtb	r3, r3
 800d210:	4313      	orrs	r3, r2
 800d212:	b2db      	uxtb	r3, r3
}
 800d214:	4618      	mov	r0, r3
 800d216:	3714      	adds	r7, #20
 800d218:	46bd      	mov	sp, r7
 800d21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21e:	4770      	bx	lr

0800d220 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b086      	sub	sp, #24
 800d224:	af00      	add	r7, sp, #0
 800d226:	60f8      	str	r0, [r7, #12]
 800d228:	60b9      	str	r1, [r7, #8]
 800d22a:	603b      	str	r3, [r7, #0]
 800d22c:	4613      	mov	r3, r2
 800d22e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d230:	e03b      	b.n	800d2aa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d232:	6a3b      	ldr	r3, [r7, #32]
 800d234:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d238:	d037      	beq.n	800d2aa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d23a:	f7fc f9e9 	bl	8009610 <HAL_GetTick>
 800d23e:	4602      	mov	r2, r0
 800d240:	683b      	ldr	r3, [r7, #0]
 800d242:	1ad3      	subs	r3, r2, r3
 800d244:	6a3a      	ldr	r2, [r7, #32]
 800d246:	429a      	cmp	r2, r3
 800d248:	d302      	bcc.n	800d250 <UART_WaitOnFlagUntilTimeout+0x30>
 800d24a:	6a3b      	ldr	r3, [r7, #32]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d101      	bne.n	800d254 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d250:	2303      	movs	r3, #3
 800d252:	e03a      	b.n	800d2ca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	68db      	ldr	r3, [r3, #12]
 800d25a:	f003 0304 	and.w	r3, r3, #4
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d023      	beq.n	800d2aa <UART_WaitOnFlagUntilTimeout+0x8a>
 800d262:	68bb      	ldr	r3, [r7, #8]
 800d264:	2b80      	cmp	r3, #128	@ 0x80
 800d266:	d020      	beq.n	800d2aa <UART_WaitOnFlagUntilTimeout+0x8a>
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	2b40      	cmp	r3, #64	@ 0x40
 800d26c:	d01d      	beq.n	800d2aa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	f003 0308 	and.w	r3, r3, #8
 800d278:	2b08      	cmp	r3, #8
 800d27a:	d116      	bne.n	800d2aa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800d27c:	2300      	movs	r3, #0
 800d27e:	617b      	str	r3, [r7, #20]
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	617b      	str	r3, [r7, #20]
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	685b      	ldr	r3, [r3, #4]
 800d28e:	617b      	str	r3, [r7, #20]
 800d290:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d292:	68f8      	ldr	r0, [r7, #12]
 800d294:	f000 f857 	bl	800d346 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	2208      	movs	r2, #8
 800d29c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	2200      	movs	r2, #0
 800d2a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800d2a6:	2301      	movs	r3, #1
 800d2a8:	e00f      	b.n	800d2ca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	681a      	ldr	r2, [r3, #0]
 800d2b0:	68bb      	ldr	r3, [r7, #8]
 800d2b2:	4013      	ands	r3, r2
 800d2b4:	68ba      	ldr	r2, [r7, #8]
 800d2b6:	429a      	cmp	r2, r3
 800d2b8:	bf0c      	ite	eq
 800d2ba:	2301      	moveq	r3, #1
 800d2bc:	2300      	movne	r3, #0
 800d2be:	b2db      	uxtb	r3, r3
 800d2c0:	461a      	mov	r2, r3
 800d2c2:	79fb      	ldrb	r3, [r7, #7]
 800d2c4:	429a      	cmp	r2, r3
 800d2c6:	d0b4      	beq.n	800d232 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d2c8:	2300      	movs	r3, #0
}
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	3718      	adds	r7, #24
 800d2ce:	46bd      	mov	sp, r7
 800d2d0:	bd80      	pop	{r7, pc}

0800d2d2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d2d2:	b480      	push	{r7}
 800d2d4:	b085      	sub	sp, #20
 800d2d6:	af00      	add	r7, sp, #0
 800d2d8:	60f8      	str	r0, [r7, #12]
 800d2da:	60b9      	str	r1, [r7, #8]
 800d2dc:	4613      	mov	r3, r2
 800d2de:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	68ba      	ldr	r2, [r7, #8]
 800d2e4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	88fa      	ldrh	r2, [r7, #6]
 800d2ea:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	88fa      	ldrh	r2, [r7, #6]
 800d2f0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	2222      	movs	r2, #34	@ 0x22
 800d2fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	691b      	ldr	r3, [r3, #16]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d007      	beq.n	800d318 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	68da      	ldr	r2, [r3, #12]
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d316:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	695a      	ldr	r2, [r3, #20]
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	f042 0201 	orr.w	r2, r2, #1
 800d326:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	68da      	ldr	r2, [r3, #12]
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	f042 0220 	orr.w	r2, r2, #32
 800d336:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800d338:	2300      	movs	r3, #0
}
 800d33a:	4618      	mov	r0, r3
 800d33c:	3714      	adds	r7, #20
 800d33e:	46bd      	mov	sp, r7
 800d340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d344:	4770      	bx	lr

0800d346 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d346:	b480      	push	{r7}
 800d348:	b095      	sub	sp, #84	@ 0x54
 800d34a:	af00      	add	r7, sp, #0
 800d34c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	330c      	adds	r3, #12
 800d354:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d358:	e853 3f00 	ldrex	r3, [r3]
 800d35c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d360:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d364:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	330c      	adds	r3, #12
 800d36c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d36e:	643a      	str	r2, [r7, #64]	@ 0x40
 800d370:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d372:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d374:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d376:	e841 2300 	strex	r3, r2, [r1]
 800d37a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d37c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d1e5      	bne.n	800d34e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	3314      	adds	r3, #20
 800d388:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d38a:	6a3b      	ldr	r3, [r7, #32]
 800d38c:	e853 3f00 	ldrex	r3, [r3]
 800d390:	61fb      	str	r3, [r7, #28]
   return(result);
 800d392:	69fb      	ldr	r3, [r7, #28]
 800d394:	f023 0301 	bic.w	r3, r3, #1
 800d398:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	3314      	adds	r3, #20
 800d3a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d3a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d3a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d3a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d3aa:	e841 2300 	strex	r3, r2, [r1]
 800d3ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d3b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d1e5      	bne.n	800d382 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3ba:	2b01      	cmp	r3, #1
 800d3bc:	d119      	bne.n	800d3f2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	330c      	adds	r3, #12
 800d3c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	e853 3f00 	ldrex	r3, [r3]
 800d3cc:	60bb      	str	r3, [r7, #8]
   return(result);
 800d3ce:	68bb      	ldr	r3, [r7, #8]
 800d3d0:	f023 0310 	bic.w	r3, r3, #16
 800d3d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	330c      	adds	r3, #12
 800d3dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d3de:	61ba      	str	r2, [r7, #24]
 800d3e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3e2:	6979      	ldr	r1, [r7, #20]
 800d3e4:	69ba      	ldr	r2, [r7, #24]
 800d3e6:	e841 2300 	strex	r3, r2, [r1]
 800d3ea:	613b      	str	r3, [r7, #16]
   return(result);
 800d3ec:	693b      	ldr	r3, [r7, #16]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d1e5      	bne.n	800d3be <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	2220      	movs	r2, #32
 800d3f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800d400:	bf00      	nop
 800d402:	3754      	adds	r7, #84	@ 0x54
 800d404:	46bd      	mov	sp, r7
 800d406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d40a:	4770      	bx	lr

0800d40c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d40c:	b580      	push	{r7, lr}
 800d40e:	b084      	sub	sp, #16
 800d410:	af00      	add	r7, sp, #0
 800d412:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d418:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	2200      	movs	r2, #0
 800d41e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	2200      	movs	r2, #0
 800d424:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d426:	68f8      	ldr	r0, [r7, #12]
 800d428:	f7ff fec6 	bl	800d1b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d42c:	bf00      	nop
 800d42e:	3710      	adds	r7, #16
 800d430:	46bd      	mov	sp, r7
 800d432:	bd80      	pop	{r7, pc}

0800d434 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d434:	b480      	push	{r7}
 800d436:	b085      	sub	sp, #20
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d442:	b2db      	uxtb	r3, r3
 800d444:	2b21      	cmp	r3, #33	@ 0x21
 800d446:	d13e      	bne.n	800d4c6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	689b      	ldr	r3, [r3, #8]
 800d44c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d450:	d114      	bne.n	800d47c <UART_Transmit_IT+0x48>
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	691b      	ldr	r3, [r3, #16]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d110      	bne.n	800d47c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	6a1b      	ldr	r3, [r3, #32]
 800d45e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	881b      	ldrh	r3, [r3, #0]
 800d464:	461a      	mov	r2, r3
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d46e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6a1b      	ldr	r3, [r3, #32]
 800d474:	1c9a      	adds	r2, r3, #2
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	621a      	str	r2, [r3, #32]
 800d47a:	e008      	b.n	800d48e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	6a1b      	ldr	r3, [r3, #32]
 800d480:	1c59      	adds	r1, r3, #1
 800d482:	687a      	ldr	r2, [r7, #4]
 800d484:	6211      	str	r1, [r2, #32]
 800d486:	781a      	ldrb	r2, [r3, #0]
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d492:	b29b      	uxth	r3, r3
 800d494:	3b01      	subs	r3, #1
 800d496:	b29b      	uxth	r3, r3
 800d498:	687a      	ldr	r2, [r7, #4]
 800d49a:	4619      	mov	r1, r3
 800d49c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d10f      	bne.n	800d4c2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	68da      	ldr	r2, [r3, #12]
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d4b0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	68da      	ldr	r2, [r3, #12]
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d4c0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	e000      	b.n	800d4c8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d4c6:	2302      	movs	r3, #2
  }
}
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	3714      	adds	r7, #20
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d2:	4770      	bx	lr

0800d4d4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b082      	sub	sp, #8
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	68da      	ldr	r2, [r3, #12]
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d4ea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	2220      	movs	r2, #32
 800d4f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d4f4:	6878      	ldr	r0, [r7, #4]
 800d4f6:	f7ff fe55 	bl	800d1a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d4fa:	2300      	movs	r3, #0
}
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	3708      	adds	r7, #8
 800d500:	46bd      	mov	sp, r7
 800d502:	bd80      	pop	{r7, pc}

0800d504 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d504:	b580      	push	{r7, lr}
 800d506:	b08c      	sub	sp, #48	@ 0x30
 800d508:	af00      	add	r7, sp, #0
 800d50a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d512:	b2db      	uxtb	r3, r3
 800d514:	2b22      	cmp	r3, #34	@ 0x22
 800d516:	f040 80ae 	bne.w	800d676 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	689b      	ldr	r3, [r3, #8]
 800d51e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d522:	d117      	bne.n	800d554 <UART_Receive_IT+0x50>
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	691b      	ldr	r3, [r3, #16]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d113      	bne.n	800d554 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800d52c:	2300      	movs	r3, #0
 800d52e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d534:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	685b      	ldr	r3, [r3, #4]
 800d53c:	b29b      	uxth	r3, r3
 800d53e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d542:	b29a      	uxth	r2, r3
 800d544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d546:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d54c:	1c9a      	adds	r2, r3, #2
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	629a      	str	r2, [r3, #40]	@ 0x28
 800d552:	e026      	b.n	800d5a2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d558:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800d55a:	2300      	movs	r3, #0
 800d55c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	689b      	ldr	r3, [r3, #8]
 800d562:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d566:	d007      	beq.n	800d578 <UART_Receive_IT+0x74>
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	689b      	ldr	r3, [r3, #8]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d10a      	bne.n	800d586 <UART_Receive_IT+0x82>
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	691b      	ldr	r3, [r3, #16]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d106      	bne.n	800d586 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	685b      	ldr	r3, [r3, #4]
 800d57e:	b2da      	uxtb	r2, r3
 800d580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d582:	701a      	strb	r2, [r3, #0]
 800d584:	e008      	b.n	800d598 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	685b      	ldr	r3, [r3, #4]
 800d58c:	b2db      	uxtb	r3, r3
 800d58e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d592:	b2da      	uxtb	r2, r3
 800d594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d596:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d59c:	1c5a      	adds	r2, r3, #1
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d5a6:	b29b      	uxth	r3, r3
 800d5a8:	3b01      	subs	r3, #1
 800d5aa:	b29b      	uxth	r3, r3
 800d5ac:	687a      	ldr	r2, [r7, #4]
 800d5ae:	4619      	mov	r1, r3
 800d5b0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d15d      	bne.n	800d672 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	68da      	ldr	r2, [r3, #12]
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	f022 0220 	bic.w	r2, r2, #32
 800d5c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	68da      	ldr	r2, [r3, #12]
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d5d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	695a      	ldr	r2, [r3, #20]
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	f022 0201 	bic.w	r2, r2, #1
 800d5e4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	2220      	movs	r2, #32
 800d5ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5f8:	2b01      	cmp	r3, #1
 800d5fa:	d135      	bne.n	800d668 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	2200      	movs	r2, #0
 800d600:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	330c      	adds	r3, #12
 800d608:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d60a:	697b      	ldr	r3, [r7, #20]
 800d60c:	e853 3f00 	ldrex	r3, [r3]
 800d610:	613b      	str	r3, [r7, #16]
   return(result);
 800d612:	693b      	ldr	r3, [r7, #16]
 800d614:	f023 0310 	bic.w	r3, r3, #16
 800d618:	627b      	str	r3, [r7, #36]	@ 0x24
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	330c      	adds	r3, #12
 800d620:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d622:	623a      	str	r2, [r7, #32]
 800d624:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d626:	69f9      	ldr	r1, [r7, #28]
 800d628:	6a3a      	ldr	r2, [r7, #32]
 800d62a:	e841 2300 	strex	r3, r2, [r1]
 800d62e:	61bb      	str	r3, [r7, #24]
   return(result);
 800d630:	69bb      	ldr	r3, [r7, #24]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d1e5      	bne.n	800d602 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	f003 0310 	and.w	r3, r3, #16
 800d640:	2b10      	cmp	r3, #16
 800d642:	d10a      	bne.n	800d65a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d644:	2300      	movs	r3, #0
 800d646:	60fb      	str	r3, [r7, #12]
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	60fb      	str	r3, [r7, #12]
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	685b      	ldr	r3, [r3, #4]
 800d656:	60fb      	str	r3, [r7, #12]
 800d658:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d65e:	4619      	mov	r1, r3
 800d660:	6878      	ldr	r0, [r7, #4]
 800d662:	f7ff fdb3 	bl	800d1cc <HAL_UARTEx_RxEventCallback>
 800d666:	e002      	b.n	800d66e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	f7f7 fee9 	bl	8005440 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800d66e:	2300      	movs	r3, #0
 800d670:	e002      	b.n	800d678 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800d672:	2300      	movs	r3, #0
 800d674:	e000      	b.n	800d678 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800d676:	2302      	movs	r3, #2
  }
}
 800d678:	4618      	mov	r0, r3
 800d67a:	3730      	adds	r7, #48	@ 0x30
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}

0800d680 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d680:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d684:	b0c0      	sub	sp, #256	@ 0x100
 800d686:	af00      	add	r7, sp, #0
 800d688:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d68c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	691b      	ldr	r3, [r3, #16]
 800d694:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800d698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d69c:	68d9      	ldr	r1, [r3, #12]
 800d69e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6a2:	681a      	ldr	r2, [r3, #0]
 800d6a4:	ea40 0301 	orr.w	r3, r0, r1
 800d6a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d6aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6ae:	689a      	ldr	r2, [r3, #8]
 800d6b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6b4:	691b      	ldr	r3, [r3, #16]
 800d6b6:	431a      	orrs	r2, r3
 800d6b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6bc:	695b      	ldr	r3, [r3, #20]
 800d6be:	431a      	orrs	r2, r3
 800d6c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6c4:	69db      	ldr	r3, [r3, #28]
 800d6c6:	4313      	orrs	r3, r2
 800d6c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800d6cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	68db      	ldr	r3, [r3, #12]
 800d6d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800d6d8:	f021 010c 	bic.w	r1, r1, #12
 800d6dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6e0:	681a      	ldr	r2, [r3, #0]
 800d6e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d6e6:	430b      	orrs	r3, r1
 800d6e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d6ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	695b      	ldr	r3, [r3, #20]
 800d6f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800d6f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6fa:	6999      	ldr	r1, [r3, #24]
 800d6fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d700:	681a      	ldr	r2, [r3, #0]
 800d702:	ea40 0301 	orr.w	r3, r0, r1
 800d706:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d70c:	681a      	ldr	r2, [r3, #0]
 800d70e:	4b8f      	ldr	r3, [pc, #572]	@ (800d94c <UART_SetConfig+0x2cc>)
 800d710:	429a      	cmp	r2, r3
 800d712:	d005      	beq.n	800d720 <UART_SetConfig+0xa0>
 800d714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d718:	681a      	ldr	r2, [r3, #0]
 800d71a:	4b8d      	ldr	r3, [pc, #564]	@ (800d950 <UART_SetConfig+0x2d0>)
 800d71c:	429a      	cmp	r2, r3
 800d71e:	d104      	bne.n	800d72a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d720:	f7fe f918 	bl	800b954 <HAL_RCC_GetPCLK2Freq>
 800d724:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800d728:	e003      	b.n	800d732 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d72a:	f7fe f8ff 	bl	800b92c <HAL_RCC_GetPCLK1Freq>
 800d72e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d736:	69db      	ldr	r3, [r3, #28]
 800d738:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d73c:	f040 810c 	bne.w	800d958 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d740:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d744:	2200      	movs	r2, #0
 800d746:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d74a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800d74e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800d752:	4622      	mov	r2, r4
 800d754:	462b      	mov	r3, r5
 800d756:	1891      	adds	r1, r2, r2
 800d758:	65b9      	str	r1, [r7, #88]	@ 0x58
 800d75a:	415b      	adcs	r3, r3
 800d75c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d75e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800d762:	4621      	mov	r1, r4
 800d764:	eb12 0801 	adds.w	r8, r2, r1
 800d768:	4629      	mov	r1, r5
 800d76a:	eb43 0901 	adc.w	r9, r3, r1
 800d76e:	f04f 0200 	mov.w	r2, #0
 800d772:	f04f 0300 	mov.w	r3, #0
 800d776:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d77a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d77e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d782:	4690      	mov	r8, r2
 800d784:	4699      	mov	r9, r3
 800d786:	4623      	mov	r3, r4
 800d788:	eb18 0303 	adds.w	r3, r8, r3
 800d78c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d790:	462b      	mov	r3, r5
 800d792:	eb49 0303 	adc.w	r3, r9, r3
 800d796:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d79a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d79e:	685b      	ldr	r3, [r3, #4]
 800d7a0:	2200      	movs	r2, #0
 800d7a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d7a6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800d7aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800d7ae:	460b      	mov	r3, r1
 800d7b0:	18db      	adds	r3, r3, r3
 800d7b2:	653b      	str	r3, [r7, #80]	@ 0x50
 800d7b4:	4613      	mov	r3, r2
 800d7b6:	eb42 0303 	adc.w	r3, r2, r3
 800d7ba:	657b      	str	r3, [r7, #84]	@ 0x54
 800d7bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800d7c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800d7c4:	f7f3 fa90 	bl	8000ce8 <__aeabi_uldivmod>
 800d7c8:	4602      	mov	r2, r0
 800d7ca:	460b      	mov	r3, r1
 800d7cc:	4b61      	ldr	r3, [pc, #388]	@ (800d954 <UART_SetConfig+0x2d4>)
 800d7ce:	fba3 2302 	umull	r2, r3, r3, r2
 800d7d2:	095b      	lsrs	r3, r3, #5
 800d7d4:	011c      	lsls	r4, r3, #4
 800d7d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d7da:	2200      	movs	r2, #0
 800d7dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d7e0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800d7e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800d7e8:	4642      	mov	r2, r8
 800d7ea:	464b      	mov	r3, r9
 800d7ec:	1891      	adds	r1, r2, r2
 800d7ee:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d7f0:	415b      	adcs	r3, r3
 800d7f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d7f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800d7f8:	4641      	mov	r1, r8
 800d7fa:	eb12 0a01 	adds.w	sl, r2, r1
 800d7fe:	4649      	mov	r1, r9
 800d800:	eb43 0b01 	adc.w	fp, r3, r1
 800d804:	f04f 0200 	mov.w	r2, #0
 800d808:	f04f 0300 	mov.w	r3, #0
 800d80c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d810:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800d814:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d818:	4692      	mov	sl, r2
 800d81a:	469b      	mov	fp, r3
 800d81c:	4643      	mov	r3, r8
 800d81e:	eb1a 0303 	adds.w	r3, sl, r3
 800d822:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d826:	464b      	mov	r3, r9
 800d828:	eb4b 0303 	adc.w	r3, fp, r3
 800d82c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d834:	685b      	ldr	r3, [r3, #4]
 800d836:	2200      	movs	r2, #0
 800d838:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d83c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800d840:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d844:	460b      	mov	r3, r1
 800d846:	18db      	adds	r3, r3, r3
 800d848:	643b      	str	r3, [r7, #64]	@ 0x40
 800d84a:	4613      	mov	r3, r2
 800d84c:	eb42 0303 	adc.w	r3, r2, r3
 800d850:	647b      	str	r3, [r7, #68]	@ 0x44
 800d852:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800d856:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800d85a:	f7f3 fa45 	bl	8000ce8 <__aeabi_uldivmod>
 800d85e:	4602      	mov	r2, r0
 800d860:	460b      	mov	r3, r1
 800d862:	4611      	mov	r1, r2
 800d864:	4b3b      	ldr	r3, [pc, #236]	@ (800d954 <UART_SetConfig+0x2d4>)
 800d866:	fba3 2301 	umull	r2, r3, r3, r1
 800d86a:	095b      	lsrs	r3, r3, #5
 800d86c:	2264      	movs	r2, #100	@ 0x64
 800d86e:	fb02 f303 	mul.w	r3, r2, r3
 800d872:	1acb      	subs	r3, r1, r3
 800d874:	00db      	lsls	r3, r3, #3
 800d876:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800d87a:	4b36      	ldr	r3, [pc, #216]	@ (800d954 <UART_SetConfig+0x2d4>)
 800d87c:	fba3 2302 	umull	r2, r3, r3, r2
 800d880:	095b      	lsrs	r3, r3, #5
 800d882:	005b      	lsls	r3, r3, #1
 800d884:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800d888:	441c      	add	r4, r3
 800d88a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d88e:	2200      	movs	r2, #0
 800d890:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d894:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800d898:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800d89c:	4642      	mov	r2, r8
 800d89e:	464b      	mov	r3, r9
 800d8a0:	1891      	adds	r1, r2, r2
 800d8a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 800d8a4:	415b      	adcs	r3, r3
 800d8a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d8a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d8ac:	4641      	mov	r1, r8
 800d8ae:	1851      	adds	r1, r2, r1
 800d8b0:	6339      	str	r1, [r7, #48]	@ 0x30
 800d8b2:	4649      	mov	r1, r9
 800d8b4:	414b      	adcs	r3, r1
 800d8b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8b8:	f04f 0200 	mov.w	r2, #0
 800d8bc:	f04f 0300 	mov.w	r3, #0
 800d8c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800d8c4:	4659      	mov	r1, fp
 800d8c6:	00cb      	lsls	r3, r1, #3
 800d8c8:	4651      	mov	r1, sl
 800d8ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d8ce:	4651      	mov	r1, sl
 800d8d0:	00ca      	lsls	r2, r1, #3
 800d8d2:	4610      	mov	r0, r2
 800d8d4:	4619      	mov	r1, r3
 800d8d6:	4603      	mov	r3, r0
 800d8d8:	4642      	mov	r2, r8
 800d8da:	189b      	adds	r3, r3, r2
 800d8dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d8e0:	464b      	mov	r3, r9
 800d8e2:	460a      	mov	r2, r1
 800d8e4:	eb42 0303 	adc.w	r3, r2, r3
 800d8e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d8ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d8f0:	685b      	ldr	r3, [r3, #4]
 800d8f2:	2200      	movs	r2, #0
 800d8f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d8f8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800d8fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d900:	460b      	mov	r3, r1
 800d902:	18db      	adds	r3, r3, r3
 800d904:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d906:	4613      	mov	r3, r2
 800d908:	eb42 0303 	adc.w	r3, r2, r3
 800d90c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d90e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d912:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800d916:	f7f3 f9e7 	bl	8000ce8 <__aeabi_uldivmod>
 800d91a:	4602      	mov	r2, r0
 800d91c:	460b      	mov	r3, r1
 800d91e:	4b0d      	ldr	r3, [pc, #52]	@ (800d954 <UART_SetConfig+0x2d4>)
 800d920:	fba3 1302 	umull	r1, r3, r3, r2
 800d924:	095b      	lsrs	r3, r3, #5
 800d926:	2164      	movs	r1, #100	@ 0x64
 800d928:	fb01 f303 	mul.w	r3, r1, r3
 800d92c:	1ad3      	subs	r3, r2, r3
 800d92e:	00db      	lsls	r3, r3, #3
 800d930:	3332      	adds	r3, #50	@ 0x32
 800d932:	4a08      	ldr	r2, [pc, #32]	@ (800d954 <UART_SetConfig+0x2d4>)
 800d934:	fba2 2303 	umull	r2, r3, r2, r3
 800d938:	095b      	lsrs	r3, r3, #5
 800d93a:	f003 0207 	and.w	r2, r3, #7
 800d93e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	4422      	add	r2, r4
 800d946:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d948:	e106      	b.n	800db58 <UART_SetConfig+0x4d8>
 800d94a:	bf00      	nop
 800d94c:	40011000 	.word	0x40011000
 800d950:	40011400 	.word	0x40011400
 800d954:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d958:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d95c:	2200      	movs	r2, #0
 800d95e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d962:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800d966:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800d96a:	4642      	mov	r2, r8
 800d96c:	464b      	mov	r3, r9
 800d96e:	1891      	adds	r1, r2, r2
 800d970:	6239      	str	r1, [r7, #32]
 800d972:	415b      	adcs	r3, r3
 800d974:	627b      	str	r3, [r7, #36]	@ 0x24
 800d976:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d97a:	4641      	mov	r1, r8
 800d97c:	1854      	adds	r4, r2, r1
 800d97e:	4649      	mov	r1, r9
 800d980:	eb43 0501 	adc.w	r5, r3, r1
 800d984:	f04f 0200 	mov.w	r2, #0
 800d988:	f04f 0300 	mov.w	r3, #0
 800d98c:	00eb      	lsls	r3, r5, #3
 800d98e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d992:	00e2      	lsls	r2, r4, #3
 800d994:	4614      	mov	r4, r2
 800d996:	461d      	mov	r5, r3
 800d998:	4643      	mov	r3, r8
 800d99a:	18e3      	adds	r3, r4, r3
 800d99c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d9a0:	464b      	mov	r3, r9
 800d9a2:	eb45 0303 	adc.w	r3, r5, r3
 800d9a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d9aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d9b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800d9ba:	f04f 0200 	mov.w	r2, #0
 800d9be:	f04f 0300 	mov.w	r3, #0
 800d9c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800d9c6:	4629      	mov	r1, r5
 800d9c8:	008b      	lsls	r3, r1, #2
 800d9ca:	4621      	mov	r1, r4
 800d9cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d9d0:	4621      	mov	r1, r4
 800d9d2:	008a      	lsls	r2, r1, #2
 800d9d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800d9d8:	f7f3 f986 	bl	8000ce8 <__aeabi_uldivmod>
 800d9dc:	4602      	mov	r2, r0
 800d9de:	460b      	mov	r3, r1
 800d9e0:	4b60      	ldr	r3, [pc, #384]	@ (800db64 <UART_SetConfig+0x4e4>)
 800d9e2:	fba3 2302 	umull	r2, r3, r3, r2
 800d9e6:	095b      	lsrs	r3, r3, #5
 800d9e8:	011c      	lsls	r4, r3, #4
 800d9ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d9f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800d9f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800d9fc:	4642      	mov	r2, r8
 800d9fe:	464b      	mov	r3, r9
 800da00:	1891      	adds	r1, r2, r2
 800da02:	61b9      	str	r1, [r7, #24]
 800da04:	415b      	adcs	r3, r3
 800da06:	61fb      	str	r3, [r7, #28]
 800da08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800da0c:	4641      	mov	r1, r8
 800da0e:	1851      	adds	r1, r2, r1
 800da10:	6139      	str	r1, [r7, #16]
 800da12:	4649      	mov	r1, r9
 800da14:	414b      	adcs	r3, r1
 800da16:	617b      	str	r3, [r7, #20]
 800da18:	f04f 0200 	mov.w	r2, #0
 800da1c:	f04f 0300 	mov.w	r3, #0
 800da20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800da24:	4659      	mov	r1, fp
 800da26:	00cb      	lsls	r3, r1, #3
 800da28:	4651      	mov	r1, sl
 800da2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800da2e:	4651      	mov	r1, sl
 800da30:	00ca      	lsls	r2, r1, #3
 800da32:	4610      	mov	r0, r2
 800da34:	4619      	mov	r1, r3
 800da36:	4603      	mov	r3, r0
 800da38:	4642      	mov	r2, r8
 800da3a:	189b      	adds	r3, r3, r2
 800da3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800da40:	464b      	mov	r3, r9
 800da42:	460a      	mov	r2, r1
 800da44:	eb42 0303 	adc.w	r3, r2, r3
 800da48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800da4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da50:	685b      	ldr	r3, [r3, #4]
 800da52:	2200      	movs	r2, #0
 800da54:	67bb      	str	r3, [r7, #120]	@ 0x78
 800da56:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800da58:	f04f 0200 	mov.w	r2, #0
 800da5c:	f04f 0300 	mov.w	r3, #0
 800da60:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800da64:	4649      	mov	r1, r9
 800da66:	008b      	lsls	r3, r1, #2
 800da68:	4641      	mov	r1, r8
 800da6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800da6e:	4641      	mov	r1, r8
 800da70:	008a      	lsls	r2, r1, #2
 800da72:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800da76:	f7f3 f937 	bl	8000ce8 <__aeabi_uldivmod>
 800da7a:	4602      	mov	r2, r0
 800da7c:	460b      	mov	r3, r1
 800da7e:	4611      	mov	r1, r2
 800da80:	4b38      	ldr	r3, [pc, #224]	@ (800db64 <UART_SetConfig+0x4e4>)
 800da82:	fba3 2301 	umull	r2, r3, r3, r1
 800da86:	095b      	lsrs	r3, r3, #5
 800da88:	2264      	movs	r2, #100	@ 0x64
 800da8a:	fb02 f303 	mul.w	r3, r2, r3
 800da8e:	1acb      	subs	r3, r1, r3
 800da90:	011b      	lsls	r3, r3, #4
 800da92:	3332      	adds	r3, #50	@ 0x32
 800da94:	4a33      	ldr	r2, [pc, #204]	@ (800db64 <UART_SetConfig+0x4e4>)
 800da96:	fba2 2303 	umull	r2, r3, r2, r3
 800da9a:	095b      	lsrs	r3, r3, #5
 800da9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800daa0:	441c      	add	r4, r3
 800daa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800daa6:	2200      	movs	r2, #0
 800daa8:	673b      	str	r3, [r7, #112]	@ 0x70
 800daaa:	677a      	str	r2, [r7, #116]	@ 0x74
 800daac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800dab0:	4642      	mov	r2, r8
 800dab2:	464b      	mov	r3, r9
 800dab4:	1891      	adds	r1, r2, r2
 800dab6:	60b9      	str	r1, [r7, #8]
 800dab8:	415b      	adcs	r3, r3
 800daba:	60fb      	str	r3, [r7, #12]
 800dabc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800dac0:	4641      	mov	r1, r8
 800dac2:	1851      	adds	r1, r2, r1
 800dac4:	6039      	str	r1, [r7, #0]
 800dac6:	4649      	mov	r1, r9
 800dac8:	414b      	adcs	r3, r1
 800daca:	607b      	str	r3, [r7, #4]
 800dacc:	f04f 0200 	mov.w	r2, #0
 800dad0:	f04f 0300 	mov.w	r3, #0
 800dad4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800dad8:	4659      	mov	r1, fp
 800dada:	00cb      	lsls	r3, r1, #3
 800dadc:	4651      	mov	r1, sl
 800dade:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800dae2:	4651      	mov	r1, sl
 800dae4:	00ca      	lsls	r2, r1, #3
 800dae6:	4610      	mov	r0, r2
 800dae8:	4619      	mov	r1, r3
 800daea:	4603      	mov	r3, r0
 800daec:	4642      	mov	r2, r8
 800daee:	189b      	adds	r3, r3, r2
 800daf0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800daf2:	464b      	mov	r3, r9
 800daf4:	460a      	mov	r2, r1
 800daf6:	eb42 0303 	adc.w	r3, r2, r3
 800dafa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dafc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db00:	685b      	ldr	r3, [r3, #4]
 800db02:	2200      	movs	r2, #0
 800db04:	663b      	str	r3, [r7, #96]	@ 0x60
 800db06:	667a      	str	r2, [r7, #100]	@ 0x64
 800db08:	f04f 0200 	mov.w	r2, #0
 800db0c:	f04f 0300 	mov.w	r3, #0
 800db10:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800db14:	4649      	mov	r1, r9
 800db16:	008b      	lsls	r3, r1, #2
 800db18:	4641      	mov	r1, r8
 800db1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800db1e:	4641      	mov	r1, r8
 800db20:	008a      	lsls	r2, r1, #2
 800db22:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800db26:	f7f3 f8df 	bl	8000ce8 <__aeabi_uldivmod>
 800db2a:	4602      	mov	r2, r0
 800db2c:	460b      	mov	r3, r1
 800db2e:	4b0d      	ldr	r3, [pc, #52]	@ (800db64 <UART_SetConfig+0x4e4>)
 800db30:	fba3 1302 	umull	r1, r3, r3, r2
 800db34:	095b      	lsrs	r3, r3, #5
 800db36:	2164      	movs	r1, #100	@ 0x64
 800db38:	fb01 f303 	mul.w	r3, r1, r3
 800db3c:	1ad3      	subs	r3, r2, r3
 800db3e:	011b      	lsls	r3, r3, #4
 800db40:	3332      	adds	r3, #50	@ 0x32
 800db42:	4a08      	ldr	r2, [pc, #32]	@ (800db64 <UART_SetConfig+0x4e4>)
 800db44:	fba2 2303 	umull	r2, r3, r2, r3
 800db48:	095b      	lsrs	r3, r3, #5
 800db4a:	f003 020f 	and.w	r2, r3, #15
 800db4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	4422      	add	r2, r4
 800db56:	609a      	str	r2, [r3, #8]
}
 800db58:	bf00      	nop
 800db5a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800db5e:	46bd      	mov	sp, r7
 800db60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800db64:	51eb851f 	.word	0x51eb851f

0800db68 <__cvt>:
 800db68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db6c:	ec57 6b10 	vmov	r6, r7, d0
 800db70:	2f00      	cmp	r7, #0
 800db72:	460c      	mov	r4, r1
 800db74:	4619      	mov	r1, r3
 800db76:	463b      	mov	r3, r7
 800db78:	bfbb      	ittet	lt
 800db7a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800db7e:	461f      	movlt	r7, r3
 800db80:	2300      	movge	r3, #0
 800db82:	232d      	movlt	r3, #45	@ 0x2d
 800db84:	700b      	strb	r3, [r1, #0]
 800db86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800db88:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800db8c:	4691      	mov	r9, r2
 800db8e:	f023 0820 	bic.w	r8, r3, #32
 800db92:	bfbc      	itt	lt
 800db94:	4632      	movlt	r2, r6
 800db96:	4616      	movlt	r6, r2
 800db98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800db9c:	d005      	beq.n	800dbaa <__cvt+0x42>
 800db9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800dba2:	d100      	bne.n	800dba6 <__cvt+0x3e>
 800dba4:	3401      	adds	r4, #1
 800dba6:	2102      	movs	r1, #2
 800dba8:	e000      	b.n	800dbac <__cvt+0x44>
 800dbaa:	2103      	movs	r1, #3
 800dbac:	ab03      	add	r3, sp, #12
 800dbae:	9301      	str	r3, [sp, #4]
 800dbb0:	ab02      	add	r3, sp, #8
 800dbb2:	9300      	str	r3, [sp, #0]
 800dbb4:	ec47 6b10 	vmov	d0, r6, r7
 800dbb8:	4653      	mov	r3, sl
 800dbba:	4622      	mov	r2, r4
 800dbbc:	f000 ff4c 	bl	800ea58 <_dtoa_r>
 800dbc0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dbc4:	4605      	mov	r5, r0
 800dbc6:	d119      	bne.n	800dbfc <__cvt+0x94>
 800dbc8:	f019 0f01 	tst.w	r9, #1
 800dbcc:	d00e      	beq.n	800dbec <__cvt+0x84>
 800dbce:	eb00 0904 	add.w	r9, r0, r4
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	4630      	mov	r0, r6
 800dbd8:	4639      	mov	r1, r7
 800dbda:	f7f2 ff75 	bl	8000ac8 <__aeabi_dcmpeq>
 800dbde:	b108      	cbz	r0, 800dbe4 <__cvt+0x7c>
 800dbe0:	f8cd 900c 	str.w	r9, [sp, #12]
 800dbe4:	2230      	movs	r2, #48	@ 0x30
 800dbe6:	9b03      	ldr	r3, [sp, #12]
 800dbe8:	454b      	cmp	r3, r9
 800dbea:	d31e      	bcc.n	800dc2a <__cvt+0xc2>
 800dbec:	9b03      	ldr	r3, [sp, #12]
 800dbee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dbf0:	1b5b      	subs	r3, r3, r5
 800dbf2:	4628      	mov	r0, r5
 800dbf4:	6013      	str	r3, [r2, #0]
 800dbf6:	b004      	add	sp, #16
 800dbf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbfc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dc00:	eb00 0904 	add.w	r9, r0, r4
 800dc04:	d1e5      	bne.n	800dbd2 <__cvt+0x6a>
 800dc06:	7803      	ldrb	r3, [r0, #0]
 800dc08:	2b30      	cmp	r3, #48	@ 0x30
 800dc0a:	d10a      	bne.n	800dc22 <__cvt+0xba>
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	2300      	movs	r3, #0
 800dc10:	4630      	mov	r0, r6
 800dc12:	4639      	mov	r1, r7
 800dc14:	f7f2 ff58 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc18:	b918      	cbnz	r0, 800dc22 <__cvt+0xba>
 800dc1a:	f1c4 0401 	rsb	r4, r4, #1
 800dc1e:	f8ca 4000 	str.w	r4, [sl]
 800dc22:	f8da 3000 	ldr.w	r3, [sl]
 800dc26:	4499      	add	r9, r3
 800dc28:	e7d3      	b.n	800dbd2 <__cvt+0x6a>
 800dc2a:	1c59      	adds	r1, r3, #1
 800dc2c:	9103      	str	r1, [sp, #12]
 800dc2e:	701a      	strb	r2, [r3, #0]
 800dc30:	e7d9      	b.n	800dbe6 <__cvt+0x7e>

0800dc32 <__exponent>:
 800dc32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc34:	2900      	cmp	r1, #0
 800dc36:	bfba      	itte	lt
 800dc38:	4249      	neglt	r1, r1
 800dc3a:	232d      	movlt	r3, #45	@ 0x2d
 800dc3c:	232b      	movge	r3, #43	@ 0x2b
 800dc3e:	2909      	cmp	r1, #9
 800dc40:	7002      	strb	r2, [r0, #0]
 800dc42:	7043      	strb	r3, [r0, #1]
 800dc44:	dd29      	ble.n	800dc9a <__exponent+0x68>
 800dc46:	f10d 0307 	add.w	r3, sp, #7
 800dc4a:	461d      	mov	r5, r3
 800dc4c:	270a      	movs	r7, #10
 800dc4e:	461a      	mov	r2, r3
 800dc50:	fbb1 f6f7 	udiv	r6, r1, r7
 800dc54:	fb07 1416 	mls	r4, r7, r6, r1
 800dc58:	3430      	adds	r4, #48	@ 0x30
 800dc5a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800dc5e:	460c      	mov	r4, r1
 800dc60:	2c63      	cmp	r4, #99	@ 0x63
 800dc62:	f103 33ff 	add.w	r3, r3, #4294967295
 800dc66:	4631      	mov	r1, r6
 800dc68:	dcf1      	bgt.n	800dc4e <__exponent+0x1c>
 800dc6a:	3130      	adds	r1, #48	@ 0x30
 800dc6c:	1e94      	subs	r4, r2, #2
 800dc6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dc72:	1c41      	adds	r1, r0, #1
 800dc74:	4623      	mov	r3, r4
 800dc76:	42ab      	cmp	r3, r5
 800dc78:	d30a      	bcc.n	800dc90 <__exponent+0x5e>
 800dc7a:	f10d 0309 	add.w	r3, sp, #9
 800dc7e:	1a9b      	subs	r3, r3, r2
 800dc80:	42ac      	cmp	r4, r5
 800dc82:	bf88      	it	hi
 800dc84:	2300      	movhi	r3, #0
 800dc86:	3302      	adds	r3, #2
 800dc88:	4403      	add	r3, r0
 800dc8a:	1a18      	subs	r0, r3, r0
 800dc8c:	b003      	add	sp, #12
 800dc8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc90:	f813 6b01 	ldrb.w	r6, [r3], #1
 800dc94:	f801 6f01 	strb.w	r6, [r1, #1]!
 800dc98:	e7ed      	b.n	800dc76 <__exponent+0x44>
 800dc9a:	2330      	movs	r3, #48	@ 0x30
 800dc9c:	3130      	adds	r1, #48	@ 0x30
 800dc9e:	7083      	strb	r3, [r0, #2]
 800dca0:	70c1      	strb	r1, [r0, #3]
 800dca2:	1d03      	adds	r3, r0, #4
 800dca4:	e7f1      	b.n	800dc8a <__exponent+0x58>
	...

0800dca8 <_printf_float>:
 800dca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcac:	b08d      	sub	sp, #52	@ 0x34
 800dcae:	460c      	mov	r4, r1
 800dcb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800dcb4:	4616      	mov	r6, r2
 800dcb6:	461f      	mov	r7, r3
 800dcb8:	4605      	mov	r5, r0
 800dcba:	f000 fdcd 	bl	800e858 <_localeconv_r>
 800dcbe:	6803      	ldr	r3, [r0, #0]
 800dcc0:	9304      	str	r3, [sp, #16]
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f7f2 fad4 	bl	8000270 <strlen>
 800dcc8:	2300      	movs	r3, #0
 800dcca:	930a      	str	r3, [sp, #40]	@ 0x28
 800dccc:	f8d8 3000 	ldr.w	r3, [r8]
 800dcd0:	9005      	str	r0, [sp, #20]
 800dcd2:	3307      	adds	r3, #7
 800dcd4:	f023 0307 	bic.w	r3, r3, #7
 800dcd8:	f103 0208 	add.w	r2, r3, #8
 800dcdc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800dce0:	f8d4 b000 	ldr.w	fp, [r4]
 800dce4:	f8c8 2000 	str.w	r2, [r8]
 800dce8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dcec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800dcf0:	9307      	str	r3, [sp, #28]
 800dcf2:	f8cd 8018 	str.w	r8, [sp, #24]
 800dcf6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800dcfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dcfe:	4b9c      	ldr	r3, [pc, #624]	@ (800df70 <_printf_float+0x2c8>)
 800dd00:	f04f 32ff 	mov.w	r2, #4294967295
 800dd04:	f7f2 ff12 	bl	8000b2c <__aeabi_dcmpun>
 800dd08:	bb70      	cbnz	r0, 800dd68 <_printf_float+0xc0>
 800dd0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd0e:	4b98      	ldr	r3, [pc, #608]	@ (800df70 <_printf_float+0x2c8>)
 800dd10:	f04f 32ff 	mov.w	r2, #4294967295
 800dd14:	f7f2 feec 	bl	8000af0 <__aeabi_dcmple>
 800dd18:	bb30      	cbnz	r0, 800dd68 <_printf_float+0xc0>
 800dd1a:	2200      	movs	r2, #0
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	4640      	mov	r0, r8
 800dd20:	4649      	mov	r1, r9
 800dd22:	f7f2 fedb 	bl	8000adc <__aeabi_dcmplt>
 800dd26:	b110      	cbz	r0, 800dd2e <_printf_float+0x86>
 800dd28:	232d      	movs	r3, #45	@ 0x2d
 800dd2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd2e:	4a91      	ldr	r2, [pc, #580]	@ (800df74 <_printf_float+0x2cc>)
 800dd30:	4b91      	ldr	r3, [pc, #580]	@ (800df78 <_printf_float+0x2d0>)
 800dd32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dd36:	bf8c      	ite	hi
 800dd38:	4690      	movhi	r8, r2
 800dd3a:	4698      	movls	r8, r3
 800dd3c:	2303      	movs	r3, #3
 800dd3e:	6123      	str	r3, [r4, #16]
 800dd40:	f02b 0304 	bic.w	r3, fp, #4
 800dd44:	6023      	str	r3, [r4, #0]
 800dd46:	f04f 0900 	mov.w	r9, #0
 800dd4a:	9700      	str	r7, [sp, #0]
 800dd4c:	4633      	mov	r3, r6
 800dd4e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800dd50:	4621      	mov	r1, r4
 800dd52:	4628      	mov	r0, r5
 800dd54:	f000 f9d2 	bl	800e0fc <_printf_common>
 800dd58:	3001      	adds	r0, #1
 800dd5a:	f040 808d 	bne.w	800de78 <_printf_float+0x1d0>
 800dd5e:	f04f 30ff 	mov.w	r0, #4294967295
 800dd62:	b00d      	add	sp, #52	@ 0x34
 800dd64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd68:	4642      	mov	r2, r8
 800dd6a:	464b      	mov	r3, r9
 800dd6c:	4640      	mov	r0, r8
 800dd6e:	4649      	mov	r1, r9
 800dd70:	f7f2 fedc 	bl	8000b2c <__aeabi_dcmpun>
 800dd74:	b140      	cbz	r0, 800dd88 <_printf_float+0xe0>
 800dd76:	464b      	mov	r3, r9
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	bfbc      	itt	lt
 800dd7c:	232d      	movlt	r3, #45	@ 0x2d
 800dd7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800dd82:	4a7e      	ldr	r2, [pc, #504]	@ (800df7c <_printf_float+0x2d4>)
 800dd84:	4b7e      	ldr	r3, [pc, #504]	@ (800df80 <_printf_float+0x2d8>)
 800dd86:	e7d4      	b.n	800dd32 <_printf_float+0x8a>
 800dd88:	6863      	ldr	r3, [r4, #4]
 800dd8a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800dd8e:	9206      	str	r2, [sp, #24]
 800dd90:	1c5a      	adds	r2, r3, #1
 800dd92:	d13b      	bne.n	800de0c <_printf_float+0x164>
 800dd94:	2306      	movs	r3, #6
 800dd96:	6063      	str	r3, [r4, #4]
 800dd98:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800dd9c:	2300      	movs	r3, #0
 800dd9e:	6022      	str	r2, [r4, #0]
 800dda0:	9303      	str	r3, [sp, #12]
 800dda2:	ab0a      	add	r3, sp, #40	@ 0x28
 800dda4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800dda8:	ab09      	add	r3, sp, #36	@ 0x24
 800ddaa:	9300      	str	r3, [sp, #0]
 800ddac:	6861      	ldr	r1, [r4, #4]
 800ddae:	ec49 8b10 	vmov	d0, r8, r9
 800ddb2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ddb6:	4628      	mov	r0, r5
 800ddb8:	f7ff fed6 	bl	800db68 <__cvt>
 800ddbc:	9b06      	ldr	r3, [sp, #24]
 800ddbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ddc0:	2b47      	cmp	r3, #71	@ 0x47
 800ddc2:	4680      	mov	r8, r0
 800ddc4:	d129      	bne.n	800de1a <_printf_float+0x172>
 800ddc6:	1cc8      	adds	r0, r1, #3
 800ddc8:	db02      	blt.n	800ddd0 <_printf_float+0x128>
 800ddca:	6863      	ldr	r3, [r4, #4]
 800ddcc:	4299      	cmp	r1, r3
 800ddce:	dd41      	ble.n	800de54 <_printf_float+0x1ac>
 800ddd0:	f1aa 0a02 	sub.w	sl, sl, #2
 800ddd4:	fa5f fa8a 	uxtb.w	sl, sl
 800ddd8:	3901      	subs	r1, #1
 800ddda:	4652      	mov	r2, sl
 800dddc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800dde0:	9109      	str	r1, [sp, #36]	@ 0x24
 800dde2:	f7ff ff26 	bl	800dc32 <__exponent>
 800dde6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dde8:	1813      	adds	r3, r2, r0
 800ddea:	2a01      	cmp	r2, #1
 800ddec:	4681      	mov	r9, r0
 800ddee:	6123      	str	r3, [r4, #16]
 800ddf0:	dc02      	bgt.n	800ddf8 <_printf_float+0x150>
 800ddf2:	6822      	ldr	r2, [r4, #0]
 800ddf4:	07d2      	lsls	r2, r2, #31
 800ddf6:	d501      	bpl.n	800ddfc <_printf_float+0x154>
 800ddf8:	3301      	adds	r3, #1
 800ddfa:	6123      	str	r3, [r4, #16]
 800ddfc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800de00:	2b00      	cmp	r3, #0
 800de02:	d0a2      	beq.n	800dd4a <_printf_float+0xa2>
 800de04:	232d      	movs	r3, #45	@ 0x2d
 800de06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800de0a:	e79e      	b.n	800dd4a <_printf_float+0xa2>
 800de0c:	9a06      	ldr	r2, [sp, #24]
 800de0e:	2a47      	cmp	r2, #71	@ 0x47
 800de10:	d1c2      	bne.n	800dd98 <_printf_float+0xf0>
 800de12:	2b00      	cmp	r3, #0
 800de14:	d1c0      	bne.n	800dd98 <_printf_float+0xf0>
 800de16:	2301      	movs	r3, #1
 800de18:	e7bd      	b.n	800dd96 <_printf_float+0xee>
 800de1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800de1e:	d9db      	bls.n	800ddd8 <_printf_float+0x130>
 800de20:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800de24:	d118      	bne.n	800de58 <_printf_float+0x1b0>
 800de26:	2900      	cmp	r1, #0
 800de28:	6863      	ldr	r3, [r4, #4]
 800de2a:	dd0b      	ble.n	800de44 <_printf_float+0x19c>
 800de2c:	6121      	str	r1, [r4, #16]
 800de2e:	b913      	cbnz	r3, 800de36 <_printf_float+0x18e>
 800de30:	6822      	ldr	r2, [r4, #0]
 800de32:	07d0      	lsls	r0, r2, #31
 800de34:	d502      	bpl.n	800de3c <_printf_float+0x194>
 800de36:	3301      	adds	r3, #1
 800de38:	440b      	add	r3, r1
 800de3a:	6123      	str	r3, [r4, #16]
 800de3c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800de3e:	f04f 0900 	mov.w	r9, #0
 800de42:	e7db      	b.n	800ddfc <_printf_float+0x154>
 800de44:	b913      	cbnz	r3, 800de4c <_printf_float+0x1a4>
 800de46:	6822      	ldr	r2, [r4, #0]
 800de48:	07d2      	lsls	r2, r2, #31
 800de4a:	d501      	bpl.n	800de50 <_printf_float+0x1a8>
 800de4c:	3302      	adds	r3, #2
 800de4e:	e7f4      	b.n	800de3a <_printf_float+0x192>
 800de50:	2301      	movs	r3, #1
 800de52:	e7f2      	b.n	800de3a <_printf_float+0x192>
 800de54:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800de58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de5a:	4299      	cmp	r1, r3
 800de5c:	db05      	blt.n	800de6a <_printf_float+0x1c2>
 800de5e:	6823      	ldr	r3, [r4, #0]
 800de60:	6121      	str	r1, [r4, #16]
 800de62:	07d8      	lsls	r0, r3, #31
 800de64:	d5ea      	bpl.n	800de3c <_printf_float+0x194>
 800de66:	1c4b      	adds	r3, r1, #1
 800de68:	e7e7      	b.n	800de3a <_printf_float+0x192>
 800de6a:	2900      	cmp	r1, #0
 800de6c:	bfd4      	ite	le
 800de6e:	f1c1 0202 	rsble	r2, r1, #2
 800de72:	2201      	movgt	r2, #1
 800de74:	4413      	add	r3, r2
 800de76:	e7e0      	b.n	800de3a <_printf_float+0x192>
 800de78:	6823      	ldr	r3, [r4, #0]
 800de7a:	055a      	lsls	r2, r3, #21
 800de7c:	d407      	bmi.n	800de8e <_printf_float+0x1e6>
 800de7e:	6923      	ldr	r3, [r4, #16]
 800de80:	4642      	mov	r2, r8
 800de82:	4631      	mov	r1, r6
 800de84:	4628      	mov	r0, r5
 800de86:	47b8      	blx	r7
 800de88:	3001      	adds	r0, #1
 800de8a:	d12b      	bne.n	800dee4 <_printf_float+0x23c>
 800de8c:	e767      	b.n	800dd5e <_printf_float+0xb6>
 800de8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800de92:	f240 80dd 	bls.w	800e050 <_printf_float+0x3a8>
 800de96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800de9a:	2200      	movs	r2, #0
 800de9c:	2300      	movs	r3, #0
 800de9e:	f7f2 fe13 	bl	8000ac8 <__aeabi_dcmpeq>
 800dea2:	2800      	cmp	r0, #0
 800dea4:	d033      	beq.n	800df0e <_printf_float+0x266>
 800dea6:	4a37      	ldr	r2, [pc, #220]	@ (800df84 <_printf_float+0x2dc>)
 800dea8:	2301      	movs	r3, #1
 800deaa:	4631      	mov	r1, r6
 800deac:	4628      	mov	r0, r5
 800deae:	47b8      	blx	r7
 800deb0:	3001      	adds	r0, #1
 800deb2:	f43f af54 	beq.w	800dd5e <_printf_float+0xb6>
 800deb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800deba:	4543      	cmp	r3, r8
 800debc:	db02      	blt.n	800dec4 <_printf_float+0x21c>
 800debe:	6823      	ldr	r3, [r4, #0]
 800dec0:	07d8      	lsls	r0, r3, #31
 800dec2:	d50f      	bpl.n	800dee4 <_printf_float+0x23c>
 800dec4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dec8:	4631      	mov	r1, r6
 800deca:	4628      	mov	r0, r5
 800decc:	47b8      	blx	r7
 800dece:	3001      	adds	r0, #1
 800ded0:	f43f af45 	beq.w	800dd5e <_printf_float+0xb6>
 800ded4:	f04f 0900 	mov.w	r9, #0
 800ded8:	f108 38ff 	add.w	r8, r8, #4294967295
 800dedc:	f104 0a1a 	add.w	sl, r4, #26
 800dee0:	45c8      	cmp	r8, r9
 800dee2:	dc09      	bgt.n	800def8 <_printf_float+0x250>
 800dee4:	6823      	ldr	r3, [r4, #0]
 800dee6:	079b      	lsls	r3, r3, #30
 800dee8:	f100 8103 	bmi.w	800e0f2 <_printf_float+0x44a>
 800deec:	68e0      	ldr	r0, [r4, #12]
 800deee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800def0:	4298      	cmp	r0, r3
 800def2:	bfb8      	it	lt
 800def4:	4618      	movlt	r0, r3
 800def6:	e734      	b.n	800dd62 <_printf_float+0xba>
 800def8:	2301      	movs	r3, #1
 800defa:	4652      	mov	r2, sl
 800defc:	4631      	mov	r1, r6
 800defe:	4628      	mov	r0, r5
 800df00:	47b8      	blx	r7
 800df02:	3001      	adds	r0, #1
 800df04:	f43f af2b 	beq.w	800dd5e <_printf_float+0xb6>
 800df08:	f109 0901 	add.w	r9, r9, #1
 800df0c:	e7e8      	b.n	800dee0 <_printf_float+0x238>
 800df0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df10:	2b00      	cmp	r3, #0
 800df12:	dc39      	bgt.n	800df88 <_printf_float+0x2e0>
 800df14:	4a1b      	ldr	r2, [pc, #108]	@ (800df84 <_printf_float+0x2dc>)
 800df16:	2301      	movs	r3, #1
 800df18:	4631      	mov	r1, r6
 800df1a:	4628      	mov	r0, r5
 800df1c:	47b8      	blx	r7
 800df1e:	3001      	adds	r0, #1
 800df20:	f43f af1d 	beq.w	800dd5e <_printf_float+0xb6>
 800df24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800df28:	ea59 0303 	orrs.w	r3, r9, r3
 800df2c:	d102      	bne.n	800df34 <_printf_float+0x28c>
 800df2e:	6823      	ldr	r3, [r4, #0]
 800df30:	07d9      	lsls	r1, r3, #31
 800df32:	d5d7      	bpl.n	800dee4 <_printf_float+0x23c>
 800df34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df38:	4631      	mov	r1, r6
 800df3a:	4628      	mov	r0, r5
 800df3c:	47b8      	blx	r7
 800df3e:	3001      	adds	r0, #1
 800df40:	f43f af0d 	beq.w	800dd5e <_printf_float+0xb6>
 800df44:	f04f 0a00 	mov.w	sl, #0
 800df48:	f104 0b1a 	add.w	fp, r4, #26
 800df4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df4e:	425b      	negs	r3, r3
 800df50:	4553      	cmp	r3, sl
 800df52:	dc01      	bgt.n	800df58 <_printf_float+0x2b0>
 800df54:	464b      	mov	r3, r9
 800df56:	e793      	b.n	800de80 <_printf_float+0x1d8>
 800df58:	2301      	movs	r3, #1
 800df5a:	465a      	mov	r2, fp
 800df5c:	4631      	mov	r1, r6
 800df5e:	4628      	mov	r0, r5
 800df60:	47b8      	blx	r7
 800df62:	3001      	adds	r0, #1
 800df64:	f43f aefb 	beq.w	800dd5e <_printf_float+0xb6>
 800df68:	f10a 0a01 	add.w	sl, sl, #1
 800df6c:	e7ee      	b.n	800df4c <_printf_float+0x2a4>
 800df6e:	bf00      	nop
 800df70:	7fefffff 	.word	0x7fefffff
 800df74:	080124c0 	.word	0x080124c0
 800df78:	080124bc 	.word	0x080124bc
 800df7c:	080124c8 	.word	0x080124c8
 800df80:	080124c4 	.word	0x080124c4
 800df84:	080124cc 	.word	0x080124cc
 800df88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800df8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800df8e:	4553      	cmp	r3, sl
 800df90:	bfa8      	it	ge
 800df92:	4653      	movge	r3, sl
 800df94:	2b00      	cmp	r3, #0
 800df96:	4699      	mov	r9, r3
 800df98:	dc36      	bgt.n	800e008 <_printf_float+0x360>
 800df9a:	f04f 0b00 	mov.w	fp, #0
 800df9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dfa2:	f104 021a 	add.w	r2, r4, #26
 800dfa6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dfa8:	9306      	str	r3, [sp, #24]
 800dfaa:	eba3 0309 	sub.w	r3, r3, r9
 800dfae:	455b      	cmp	r3, fp
 800dfb0:	dc31      	bgt.n	800e016 <_printf_float+0x36e>
 800dfb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfb4:	459a      	cmp	sl, r3
 800dfb6:	dc3a      	bgt.n	800e02e <_printf_float+0x386>
 800dfb8:	6823      	ldr	r3, [r4, #0]
 800dfba:	07da      	lsls	r2, r3, #31
 800dfbc:	d437      	bmi.n	800e02e <_printf_float+0x386>
 800dfbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfc0:	ebaa 0903 	sub.w	r9, sl, r3
 800dfc4:	9b06      	ldr	r3, [sp, #24]
 800dfc6:	ebaa 0303 	sub.w	r3, sl, r3
 800dfca:	4599      	cmp	r9, r3
 800dfcc:	bfa8      	it	ge
 800dfce:	4699      	movge	r9, r3
 800dfd0:	f1b9 0f00 	cmp.w	r9, #0
 800dfd4:	dc33      	bgt.n	800e03e <_printf_float+0x396>
 800dfd6:	f04f 0800 	mov.w	r8, #0
 800dfda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dfde:	f104 0b1a 	add.w	fp, r4, #26
 800dfe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfe4:	ebaa 0303 	sub.w	r3, sl, r3
 800dfe8:	eba3 0309 	sub.w	r3, r3, r9
 800dfec:	4543      	cmp	r3, r8
 800dfee:	f77f af79 	ble.w	800dee4 <_printf_float+0x23c>
 800dff2:	2301      	movs	r3, #1
 800dff4:	465a      	mov	r2, fp
 800dff6:	4631      	mov	r1, r6
 800dff8:	4628      	mov	r0, r5
 800dffa:	47b8      	blx	r7
 800dffc:	3001      	adds	r0, #1
 800dffe:	f43f aeae 	beq.w	800dd5e <_printf_float+0xb6>
 800e002:	f108 0801 	add.w	r8, r8, #1
 800e006:	e7ec      	b.n	800dfe2 <_printf_float+0x33a>
 800e008:	4642      	mov	r2, r8
 800e00a:	4631      	mov	r1, r6
 800e00c:	4628      	mov	r0, r5
 800e00e:	47b8      	blx	r7
 800e010:	3001      	adds	r0, #1
 800e012:	d1c2      	bne.n	800df9a <_printf_float+0x2f2>
 800e014:	e6a3      	b.n	800dd5e <_printf_float+0xb6>
 800e016:	2301      	movs	r3, #1
 800e018:	4631      	mov	r1, r6
 800e01a:	4628      	mov	r0, r5
 800e01c:	9206      	str	r2, [sp, #24]
 800e01e:	47b8      	blx	r7
 800e020:	3001      	adds	r0, #1
 800e022:	f43f ae9c 	beq.w	800dd5e <_printf_float+0xb6>
 800e026:	9a06      	ldr	r2, [sp, #24]
 800e028:	f10b 0b01 	add.w	fp, fp, #1
 800e02c:	e7bb      	b.n	800dfa6 <_printf_float+0x2fe>
 800e02e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e032:	4631      	mov	r1, r6
 800e034:	4628      	mov	r0, r5
 800e036:	47b8      	blx	r7
 800e038:	3001      	adds	r0, #1
 800e03a:	d1c0      	bne.n	800dfbe <_printf_float+0x316>
 800e03c:	e68f      	b.n	800dd5e <_printf_float+0xb6>
 800e03e:	9a06      	ldr	r2, [sp, #24]
 800e040:	464b      	mov	r3, r9
 800e042:	4442      	add	r2, r8
 800e044:	4631      	mov	r1, r6
 800e046:	4628      	mov	r0, r5
 800e048:	47b8      	blx	r7
 800e04a:	3001      	adds	r0, #1
 800e04c:	d1c3      	bne.n	800dfd6 <_printf_float+0x32e>
 800e04e:	e686      	b.n	800dd5e <_printf_float+0xb6>
 800e050:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e054:	f1ba 0f01 	cmp.w	sl, #1
 800e058:	dc01      	bgt.n	800e05e <_printf_float+0x3b6>
 800e05a:	07db      	lsls	r3, r3, #31
 800e05c:	d536      	bpl.n	800e0cc <_printf_float+0x424>
 800e05e:	2301      	movs	r3, #1
 800e060:	4642      	mov	r2, r8
 800e062:	4631      	mov	r1, r6
 800e064:	4628      	mov	r0, r5
 800e066:	47b8      	blx	r7
 800e068:	3001      	adds	r0, #1
 800e06a:	f43f ae78 	beq.w	800dd5e <_printf_float+0xb6>
 800e06e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e072:	4631      	mov	r1, r6
 800e074:	4628      	mov	r0, r5
 800e076:	47b8      	blx	r7
 800e078:	3001      	adds	r0, #1
 800e07a:	f43f ae70 	beq.w	800dd5e <_printf_float+0xb6>
 800e07e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e082:	2200      	movs	r2, #0
 800e084:	2300      	movs	r3, #0
 800e086:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e08a:	f7f2 fd1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800e08e:	b9c0      	cbnz	r0, 800e0c2 <_printf_float+0x41a>
 800e090:	4653      	mov	r3, sl
 800e092:	f108 0201 	add.w	r2, r8, #1
 800e096:	4631      	mov	r1, r6
 800e098:	4628      	mov	r0, r5
 800e09a:	47b8      	blx	r7
 800e09c:	3001      	adds	r0, #1
 800e09e:	d10c      	bne.n	800e0ba <_printf_float+0x412>
 800e0a0:	e65d      	b.n	800dd5e <_printf_float+0xb6>
 800e0a2:	2301      	movs	r3, #1
 800e0a4:	465a      	mov	r2, fp
 800e0a6:	4631      	mov	r1, r6
 800e0a8:	4628      	mov	r0, r5
 800e0aa:	47b8      	blx	r7
 800e0ac:	3001      	adds	r0, #1
 800e0ae:	f43f ae56 	beq.w	800dd5e <_printf_float+0xb6>
 800e0b2:	f108 0801 	add.w	r8, r8, #1
 800e0b6:	45d0      	cmp	r8, sl
 800e0b8:	dbf3      	blt.n	800e0a2 <_printf_float+0x3fa>
 800e0ba:	464b      	mov	r3, r9
 800e0bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e0c0:	e6df      	b.n	800de82 <_printf_float+0x1da>
 800e0c2:	f04f 0800 	mov.w	r8, #0
 800e0c6:	f104 0b1a 	add.w	fp, r4, #26
 800e0ca:	e7f4      	b.n	800e0b6 <_printf_float+0x40e>
 800e0cc:	2301      	movs	r3, #1
 800e0ce:	4642      	mov	r2, r8
 800e0d0:	e7e1      	b.n	800e096 <_printf_float+0x3ee>
 800e0d2:	2301      	movs	r3, #1
 800e0d4:	464a      	mov	r2, r9
 800e0d6:	4631      	mov	r1, r6
 800e0d8:	4628      	mov	r0, r5
 800e0da:	47b8      	blx	r7
 800e0dc:	3001      	adds	r0, #1
 800e0de:	f43f ae3e 	beq.w	800dd5e <_printf_float+0xb6>
 800e0e2:	f108 0801 	add.w	r8, r8, #1
 800e0e6:	68e3      	ldr	r3, [r4, #12]
 800e0e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e0ea:	1a5b      	subs	r3, r3, r1
 800e0ec:	4543      	cmp	r3, r8
 800e0ee:	dcf0      	bgt.n	800e0d2 <_printf_float+0x42a>
 800e0f0:	e6fc      	b.n	800deec <_printf_float+0x244>
 800e0f2:	f04f 0800 	mov.w	r8, #0
 800e0f6:	f104 0919 	add.w	r9, r4, #25
 800e0fa:	e7f4      	b.n	800e0e6 <_printf_float+0x43e>

0800e0fc <_printf_common>:
 800e0fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e100:	4616      	mov	r6, r2
 800e102:	4698      	mov	r8, r3
 800e104:	688a      	ldr	r2, [r1, #8]
 800e106:	690b      	ldr	r3, [r1, #16]
 800e108:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e10c:	4293      	cmp	r3, r2
 800e10e:	bfb8      	it	lt
 800e110:	4613      	movlt	r3, r2
 800e112:	6033      	str	r3, [r6, #0]
 800e114:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e118:	4607      	mov	r7, r0
 800e11a:	460c      	mov	r4, r1
 800e11c:	b10a      	cbz	r2, 800e122 <_printf_common+0x26>
 800e11e:	3301      	adds	r3, #1
 800e120:	6033      	str	r3, [r6, #0]
 800e122:	6823      	ldr	r3, [r4, #0]
 800e124:	0699      	lsls	r1, r3, #26
 800e126:	bf42      	ittt	mi
 800e128:	6833      	ldrmi	r3, [r6, #0]
 800e12a:	3302      	addmi	r3, #2
 800e12c:	6033      	strmi	r3, [r6, #0]
 800e12e:	6825      	ldr	r5, [r4, #0]
 800e130:	f015 0506 	ands.w	r5, r5, #6
 800e134:	d106      	bne.n	800e144 <_printf_common+0x48>
 800e136:	f104 0a19 	add.w	sl, r4, #25
 800e13a:	68e3      	ldr	r3, [r4, #12]
 800e13c:	6832      	ldr	r2, [r6, #0]
 800e13e:	1a9b      	subs	r3, r3, r2
 800e140:	42ab      	cmp	r3, r5
 800e142:	dc26      	bgt.n	800e192 <_printf_common+0x96>
 800e144:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e148:	6822      	ldr	r2, [r4, #0]
 800e14a:	3b00      	subs	r3, #0
 800e14c:	bf18      	it	ne
 800e14e:	2301      	movne	r3, #1
 800e150:	0692      	lsls	r2, r2, #26
 800e152:	d42b      	bmi.n	800e1ac <_printf_common+0xb0>
 800e154:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e158:	4641      	mov	r1, r8
 800e15a:	4638      	mov	r0, r7
 800e15c:	47c8      	blx	r9
 800e15e:	3001      	adds	r0, #1
 800e160:	d01e      	beq.n	800e1a0 <_printf_common+0xa4>
 800e162:	6823      	ldr	r3, [r4, #0]
 800e164:	6922      	ldr	r2, [r4, #16]
 800e166:	f003 0306 	and.w	r3, r3, #6
 800e16a:	2b04      	cmp	r3, #4
 800e16c:	bf02      	ittt	eq
 800e16e:	68e5      	ldreq	r5, [r4, #12]
 800e170:	6833      	ldreq	r3, [r6, #0]
 800e172:	1aed      	subeq	r5, r5, r3
 800e174:	68a3      	ldr	r3, [r4, #8]
 800e176:	bf0c      	ite	eq
 800e178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e17c:	2500      	movne	r5, #0
 800e17e:	4293      	cmp	r3, r2
 800e180:	bfc4      	itt	gt
 800e182:	1a9b      	subgt	r3, r3, r2
 800e184:	18ed      	addgt	r5, r5, r3
 800e186:	2600      	movs	r6, #0
 800e188:	341a      	adds	r4, #26
 800e18a:	42b5      	cmp	r5, r6
 800e18c:	d11a      	bne.n	800e1c4 <_printf_common+0xc8>
 800e18e:	2000      	movs	r0, #0
 800e190:	e008      	b.n	800e1a4 <_printf_common+0xa8>
 800e192:	2301      	movs	r3, #1
 800e194:	4652      	mov	r2, sl
 800e196:	4641      	mov	r1, r8
 800e198:	4638      	mov	r0, r7
 800e19a:	47c8      	blx	r9
 800e19c:	3001      	adds	r0, #1
 800e19e:	d103      	bne.n	800e1a8 <_printf_common+0xac>
 800e1a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e1a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1a8:	3501      	adds	r5, #1
 800e1aa:	e7c6      	b.n	800e13a <_printf_common+0x3e>
 800e1ac:	18e1      	adds	r1, r4, r3
 800e1ae:	1c5a      	adds	r2, r3, #1
 800e1b0:	2030      	movs	r0, #48	@ 0x30
 800e1b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e1b6:	4422      	add	r2, r4
 800e1b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e1bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e1c0:	3302      	adds	r3, #2
 800e1c2:	e7c7      	b.n	800e154 <_printf_common+0x58>
 800e1c4:	2301      	movs	r3, #1
 800e1c6:	4622      	mov	r2, r4
 800e1c8:	4641      	mov	r1, r8
 800e1ca:	4638      	mov	r0, r7
 800e1cc:	47c8      	blx	r9
 800e1ce:	3001      	adds	r0, #1
 800e1d0:	d0e6      	beq.n	800e1a0 <_printf_common+0xa4>
 800e1d2:	3601      	adds	r6, #1
 800e1d4:	e7d9      	b.n	800e18a <_printf_common+0x8e>
	...

0800e1d8 <_printf_i>:
 800e1d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e1dc:	7e0f      	ldrb	r7, [r1, #24]
 800e1de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e1e0:	2f78      	cmp	r7, #120	@ 0x78
 800e1e2:	4691      	mov	r9, r2
 800e1e4:	4680      	mov	r8, r0
 800e1e6:	460c      	mov	r4, r1
 800e1e8:	469a      	mov	sl, r3
 800e1ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e1ee:	d807      	bhi.n	800e200 <_printf_i+0x28>
 800e1f0:	2f62      	cmp	r7, #98	@ 0x62
 800e1f2:	d80a      	bhi.n	800e20a <_printf_i+0x32>
 800e1f4:	2f00      	cmp	r7, #0
 800e1f6:	f000 80d1 	beq.w	800e39c <_printf_i+0x1c4>
 800e1fa:	2f58      	cmp	r7, #88	@ 0x58
 800e1fc:	f000 80b8 	beq.w	800e370 <_printf_i+0x198>
 800e200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e204:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e208:	e03a      	b.n	800e280 <_printf_i+0xa8>
 800e20a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e20e:	2b15      	cmp	r3, #21
 800e210:	d8f6      	bhi.n	800e200 <_printf_i+0x28>
 800e212:	a101      	add	r1, pc, #4	@ (adr r1, 800e218 <_printf_i+0x40>)
 800e214:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e218:	0800e271 	.word	0x0800e271
 800e21c:	0800e285 	.word	0x0800e285
 800e220:	0800e201 	.word	0x0800e201
 800e224:	0800e201 	.word	0x0800e201
 800e228:	0800e201 	.word	0x0800e201
 800e22c:	0800e201 	.word	0x0800e201
 800e230:	0800e285 	.word	0x0800e285
 800e234:	0800e201 	.word	0x0800e201
 800e238:	0800e201 	.word	0x0800e201
 800e23c:	0800e201 	.word	0x0800e201
 800e240:	0800e201 	.word	0x0800e201
 800e244:	0800e383 	.word	0x0800e383
 800e248:	0800e2af 	.word	0x0800e2af
 800e24c:	0800e33d 	.word	0x0800e33d
 800e250:	0800e201 	.word	0x0800e201
 800e254:	0800e201 	.word	0x0800e201
 800e258:	0800e3a5 	.word	0x0800e3a5
 800e25c:	0800e201 	.word	0x0800e201
 800e260:	0800e2af 	.word	0x0800e2af
 800e264:	0800e201 	.word	0x0800e201
 800e268:	0800e201 	.word	0x0800e201
 800e26c:	0800e345 	.word	0x0800e345
 800e270:	6833      	ldr	r3, [r6, #0]
 800e272:	1d1a      	adds	r2, r3, #4
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	6032      	str	r2, [r6, #0]
 800e278:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e27c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e280:	2301      	movs	r3, #1
 800e282:	e09c      	b.n	800e3be <_printf_i+0x1e6>
 800e284:	6833      	ldr	r3, [r6, #0]
 800e286:	6820      	ldr	r0, [r4, #0]
 800e288:	1d19      	adds	r1, r3, #4
 800e28a:	6031      	str	r1, [r6, #0]
 800e28c:	0606      	lsls	r6, r0, #24
 800e28e:	d501      	bpl.n	800e294 <_printf_i+0xbc>
 800e290:	681d      	ldr	r5, [r3, #0]
 800e292:	e003      	b.n	800e29c <_printf_i+0xc4>
 800e294:	0645      	lsls	r5, r0, #25
 800e296:	d5fb      	bpl.n	800e290 <_printf_i+0xb8>
 800e298:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e29c:	2d00      	cmp	r5, #0
 800e29e:	da03      	bge.n	800e2a8 <_printf_i+0xd0>
 800e2a0:	232d      	movs	r3, #45	@ 0x2d
 800e2a2:	426d      	negs	r5, r5
 800e2a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e2a8:	4858      	ldr	r0, [pc, #352]	@ (800e40c <_printf_i+0x234>)
 800e2aa:	230a      	movs	r3, #10
 800e2ac:	e011      	b.n	800e2d2 <_printf_i+0xfa>
 800e2ae:	6821      	ldr	r1, [r4, #0]
 800e2b0:	6833      	ldr	r3, [r6, #0]
 800e2b2:	0608      	lsls	r0, r1, #24
 800e2b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800e2b8:	d402      	bmi.n	800e2c0 <_printf_i+0xe8>
 800e2ba:	0649      	lsls	r1, r1, #25
 800e2bc:	bf48      	it	mi
 800e2be:	b2ad      	uxthmi	r5, r5
 800e2c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800e2c2:	4852      	ldr	r0, [pc, #328]	@ (800e40c <_printf_i+0x234>)
 800e2c4:	6033      	str	r3, [r6, #0]
 800e2c6:	bf14      	ite	ne
 800e2c8:	230a      	movne	r3, #10
 800e2ca:	2308      	moveq	r3, #8
 800e2cc:	2100      	movs	r1, #0
 800e2ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e2d2:	6866      	ldr	r6, [r4, #4]
 800e2d4:	60a6      	str	r6, [r4, #8]
 800e2d6:	2e00      	cmp	r6, #0
 800e2d8:	db05      	blt.n	800e2e6 <_printf_i+0x10e>
 800e2da:	6821      	ldr	r1, [r4, #0]
 800e2dc:	432e      	orrs	r6, r5
 800e2de:	f021 0104 	bic.w	r1, r1, #4
 800e2e2:	6021      	str	r1, [r4, #0]
 800e2e4:	d04b      	beq.n	800e37e <_printf_i+0x1a6>
 800e2e6:	4616      	mov	r6, r2
 800e2e8:	fbb5 f1f3 	udiv	r1, r5, r3
 800e2ec:	fb03 5711 	mls	r7, r3, r1, r5
 800e2f0:	5dc7      	ldrb	r7, [r0, r7]
 800e2f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e2f6:	462f      	mov	r7, r5
 800e2f8:	42bb      	cmp	r3, r7
 800e2fa:	460d      	mov	r5, r1
 800e2fc:	d9f4      	bls.n	800e2e8 <_printf_i+0x110>
 800e2fe:	2b08      	cmp	r3, #8
 800e300:	d10b      	bne.n	800e31a <_printf_i+0x142>
 800e302:	6823      	ldr	r3, [r4, #0]
 800e304:	07df      	lsls	r7, r3, #31
 800e306:	d508      	bpl.n	800e31a <_printf_i+0x142>
 800e308:	6923      	ldr	r3, [r4, #16]
 800e30a:	6861      	ldr	r1, [r4, #4]
 800e30c:	4299      	cmp	r1, r3
 800e30e:	bfde      	ittt	le
 800e310:	2330      	movle	r3, #48	@ 0x30
 800e312:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e316:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e31a:	1b92      	subs	r2, r2, r6
 800e31c:	6122      	str	r2, [r4, #16]
 800e31e:	f8cd a000 	str.w	sl, [sp]
 800e322:	464b      	mov	r3, r9
 800e324:	aa03      	add	r2, sp, #12
 800e326:	4621      	mov	r1, r4
 800e328:	4640      	mov	r0, r8
 800e32a:	f7ff fee7 	bl	800e0fc <_printf_common>
 800e32e:	3001      	adds	r0, #1
 800e330:	d14a      	bne.n	800e3c8 <_printf_i+0x1f0>
 800e332:	f04f 30ff 	mov.w	r0, #4294967295
 800e336:	b004      	add	sp, #16
 800e338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e33c:	6823      	ldr	r3, [r4, #0]
 800e33e:	f043 0320 	orr.w	r3, r3, #32
 800e342:	6023      	str	r3, [r4, #0]
 800e344:	4832      	ldr	r0, [pc, #200]	@ (800e410 <_printf_i+0x238>)
 800e346:	2778      	movs	r7, #120	@ 0x78
 800e348:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e34c:	6823      	ldr	r3, [r4, #0]
 800e34e:	6831      	ldr	r1, [r6, #0]
 800e350:	061f      	lsls	r7, r3, #24
 800e352:	f851 5b04 	ldr.w	r5, [r1], #4
 800e356:	d402      	bmi.n	800e35e <_printf_i+0x186>
 800e358:	065f      	lsls	r7, r3, #25
 800e35a:	bf48      	it	mi
 800e35c:	b2ad      	uxthmi	r5, r5
 800e35e:	6031      	str	r1, [r6, #0]
 800e360:	07d9      	lsls	r1, r3, #31
 800e362:	bf44      	itt	mi
 800e364:	f043 0320 	orrmi.w	r3, r3, #32
 800e368:	6023      	strmi	r3, [r4, #0]
 800e36a:	b11d      	cbz	r5, 800e374 <_printf_i+0x19c>
 800e36c:	2310      	movs	r3, #16
 800e36e:	e7ad      	b.n	800e2cc <_printf_i+0xf4>
 800e370:	4826      	ldr	r0, [pc, #152]	@ (800e40c <_printf_i+0x234>)
 800e372:	e7e9      	b.n	800e348 <_printf_i+0x170>
 800e374:	6823      	ldr	r3, [r4, #0]
 800e376:	f023 0320 	bic.w	r3, r3, #32
 800e37a:	6023      	str	r3, [r4, #0]
 800e37c:	e7f6      	b.n	800e36c <_printf_i+0x194>
 800e37e:	4616      	mov	r6, r2
 800e380:	e7bd      	b.n	800e2fe <_printf_i+0x126>
 800e382:	6833      	ldr	r3, [r6, #0]
 800e384:	6825      	ldr	r5, [r4, #0]
 800e386:	6961      	ldr	r1, [r4, #20]
 800e388:	1d18      	adds	r0, r3, #4
 800e38a:	6030      	str	r0, [r6, #0]
 800e38c:	062e      	lsls	r6, r5, #24
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	d501      	bpl.n	800e396 <_printf_i+0x1be>
 800e392:	6019      	str	r1, [r3, #0]
 800e394:	e002      	b.n	800e39c <_printf_i+0x1c4>
 800e396:	0668      	lsls	r0, r5, #25
 800e398:	d5fb      	bpl.n	800e392 <_printf_i+0x1ba>
 800e39a:	8019      	strh	r1, [r3, #0]
 800e39c:	2300      	movs	r3, #0
 800e39e:	6123      	str	r3, [r4, #16]
 800e3a0:	4616      	mov	r6, r2
 800e3a2:	e7bc      	b.n	800e31e <_printf_i+0x146>
 800e3a4:	6833      	ldr	r3, [r6, #0]
 800e3a6:	1d1a      	adds	r2, r3, #4
 800e3a8:	6032      	str	r2, [r6, #0]
 800e3aa:	681e      	ldr	r6, [r3, #0]
 800e3ac:	6862      	ldr	r2, [r4, #4]
 800e3ae:	2100      	movs	r1, #0
 800e3b0:	4630      	mov	r0, r6
 800e3b2:	f7f1 ff0d 	bl	80001d0 <memchr>
 800e3b6:	b108      	cbz	r0, 800e3bc <_printf_i+0x1e4>
 800e3b8:	1b80      	subs	r0, r0, r6
 800e3ba:	6060      	str	r0, [r4, #4]
 800e3bc:	6863      	ldr	r3, [r4, #4]
 800e3be:	6123      	str	r3, [r4, #16]
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e3c6:	e7aa      	b.n	800e31e <_printf_i+0x146>
 800e3c8:	6923      	ldr	r3, [r4, #16]
 800e3ca:	4632      	mov	r2, r6
 800e3cc:	4649      	mov	r1, r9
 800e3ce:	4640      	mov	r0, r8
 800e3d0:	47d0      	blx	sl
 800e3d2:	3001      	adds	r0, #1
 800e3d4:	d0ad      	beq.n	800e332 <_printf_i+0x15a>
 800e3d6:	6823      	ldr	r3, [r4, #0]
 800e3d8:	079b      	lsls	r3, r3, #30
 800e3da:	d413      	bmi.n	800e404 <_printf_i+0x22c>
 800e3dc:	68e0      	ldr	r0, [r4, #12]
 800e3de:	9b03      	ldr	r3, [sp, #12]
 800e3e0:	4298      	cmp	r0, r3
 800e3e2:	bfb8      	it	lt
 800e3e4:	4618      	movlt	r0, r3
 800e3e6:	e7a6      	b.n	800e336 <_printf_i+0x15e>
 800e3e8:	2301      	movs	r3, #1
 800e3ea:	4632      	mov	r2, r6
 800e3ec:	4649      	mov	r1, r9
 800e3ee:	4640      	mov	r0, r8
 800e3f0:	47d0      	blx	sl
 800e3f2:	3001      	adds	r0, #1
 800e3f4:	d09d      	beq.n	800e332 <_printf_i+0x15a>
 800e3f6:	3501      	adds	r5, #1
 800e3f8:	68e3      	ldr	r3, [r4, #12]
 800e3fa:	9903      	ldr	r1, [sp, #12]
 800e3fc:	1a5b      	subs	r3, r3, r1
 800e3fe:	42ab      	cmp	r3, r5
 800e400:	dcf2      	bgt.n	800e3e8 <_printf_i+0x210>
 800e402:	e7eb      	b.n	800e3dc <_printf_i+0x204>
 800e404:	2500      	movs	r5, #0
 800e406:	f104 0619 	add.w	r6, r4, #25
 800e40a:	e7f5      	b.n	800e3f8 <_printf_i+0x220>
 800e40c:	080124ce 	.word	0x080124ce
 800e410:	080124df 	.word	0x080124df

0800e414 <std>:
 800e414:	2300      	movs	r3, #0
 800e416:	b510      	push	{r4, lr}
 800e418:	4604      	mov	r4, r0
 800e41a:	e9c0 3300 	strd	r3, r3, [r0]
 800e41e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e422:	6083      	str	r3, [r0, #8]
 800e424:	8181      	strh	r1, [r0, #12]
 800e426:	6643      	str	r3, [r0, #100]	@ 0x64
 800e428:	81c2      	strh	r2, [r0, #14]
 800e42a:	6183      	str	r3, [r0, #24]
 800e42c:	4619      	mov	r1, r3
 800e42e:	2208      	movs	r2, #8
 800e430:	305c      	adds	r0, #92	@ 0x5c
 800e432:	f000 fa09 	bl	800e848 <memset>
 800e436:	4b0d      	ldr	r3, [pc, #52]	@ (800e46c <std+0x58>)
 800e438:	6263      	str	r3, [r4, #36]	@ 0x24
 800e43a:	4b0d      	ldr	r3, [pc, #52]	@ (800e470 <std+0x5c>)
 800e43c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e43e:	4b0d      	ldr	r3, [pc, #52]	@ (800e474 <std+0x60>)
 800e440:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e442:	4b0d      	ldr	r3, [pc, #52]	@ (800e478 <std+0x64>)
 800e444:	6323      	str	r3, [r4, #48]	@ 0x30
 800e446:	4b0d      	ldr	r3, [pc, #52]	@ (800e47c <std+0x68>)
 800e448:	6224      	str	r4, [r4, #32]
 800e44a:	429c      	cmp	r4, r3
 800e44c:	d006      	beq.n	800e45c <std+0x48>
 800e44e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e452:	4294      	cmp	r4, r2
 800e454:	d002      	beq.n	800e45c <std+0x48>
 800e456:	33d0      	adds	r3, #208	@ 0xd0
 800e458:	429c      	cmp	r4, r3
 800e45a:	d105      	bne.n	800e468 <std+0x54>
 800e45c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e464:	f000 ba6c 	b.w	800e940 <__retarget_lock_init_recursive>
 800e468:	bd10      	pop	{r4, pc}
 800e46a:	bf00      	nop
 800e46c:	0800e679 	.word	0x0800e679
 800e470:	0800e69b 	.word	0x0800e69b
 800e474:	0800e6d3 	.word	0x0800e6d3
 800e478:	0800e6f7 	.word	0x0800e6f7
 800e47c:	20000a34 	.word	0x20000a34

0800e480 <stdio_exit_handler>:
 800e480:	4a02      	ldr	r2, [pc, #8]	@ (800e48c <stdio_exit_handler+0xc>)
 800e482:	4903      	ldr	r1, [pc, #12]	@ (800e490 <stdio_exit_handler+0x10>)
 800e484:	4803      	ldr	r0, [pc, #12]	@ (800e494 <stdio_exit_handler+0x14>)
 800e486:	f000 b869 	b.w	800e55c <_fwalk_sglue>
 800e48a:	bf00      	nop
 800e48c:	200000e0 	.word	0x200000e0
 800e490:	08010279 	.word	0x08010279
 800e494:	200000f0 	.word	0x200000f0

0800e498 <cleanup_stdio>:
 800e498:	6841      	ldr	r1, [r0, #4]
 800e49a:	4b0c      	ldr	r3, [pc, #48]	@ (800e4cc <cleanup_stdio+0x34>)
 800e49c:	4299      	cmp	r1, r3
 800e49e:	b510      	push	{r4, lr}
 800e4a0:	4604      	mov	r4, r0
 800e4a2:	d001      	beq.n	800e4a8 <cleanup_stdio+0x10>
 800e4a4:	f001 fee8 	bl	8010278 <_fflush_r>
 800e4a8:	68a1      	ldr	r1, [r4, #8]
 800e4aa:	4b09      	ldr	r3, [pc, #36]	@ (800e4d0 <cleanup_stdio+0x38>)
 800e4ac:	4299      	cmp	r1, r3
 800e4ae:	d002      	beq.n	800e4b6 <cleanup_stdio+0x1e>
 800e4b0:	4620      	mov	r0, r4
 800e4b2:	f001 fee1 	bl	8010278 <_fflush_r>
 800e4b6:	68e1      	ldr	r1, [r4, #12]
 800e4b8:	4b06      	ldr	r3, [pc, #24]	@ (800e4d4 <cleanup_stdio+0x3c>)
 800e4ba:	4299      	cmp	r1, r3
 800e4bc:	d004      	beq.n	800e4c8 <cleanup_stdio+0x30>
 800e4be:	4620      	mov	r0, r4
 800e4c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4c4:	f001 bed8 	b.w	8010278 <_fflush_r>
 800e4c8:	bd10      	pop	{r4, pc}
 800e4ca:	bf00      	nop
 800e4cc:	20000a34 	.word	0x20000a34
 800e4d0:	20000a9c 	.word	0x20000a9c
 800e4d4:	20000b04 	.word	0x20000b04

0800e4d8 <global_stdio_init.part.0>:
 800e4d8:	b510      	push	{r4, lr}
 800e4da:	4b0b      	ldr	r3, [pc, #44]	@ (800e508 <global_stdio_init.part.0+0x30>)
 800e4dc:	4c0b      	ldr	r4, [pc, #44]	@ (800e50c <global_stdio_init.part.0+0x34>)
 800e4de:	4a0c      	ldr	r2, [pc, #48]	@ (800e510 <global_stdio_init.part.0+0x38>)
 800e4e0:	601a      	str	r2, [r3, #0]
 800e4e2:	4620      	mov	r0, r4
 800e4e4:	2200      	movs	r2, #0
 800e4e6:	2104      	movs	r1, #4
 800e4e8:	f7ff ff94 	bl	800e414 <std>
 800e4ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e4f0:	2201      	movs	r2, #1
 800e4f2:	2109      	movs	r1, #9
 800e4f4:	f7ff ff8e 	bl	800e414 <std>
 800e4f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e4fc:	2202      	movs	r2, #2
 800e4fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e502:	2112      	movs	r1, #18
 800e504:	f7ff bf86 	b.w	800e414 <std>
 800e508:	20000b6c 	.word	0x20000b6c
 800e50c:	20000a34 	.word	0x20000a34
 800e510:	0800e481 	.word	0x0800e481

0800e514 <__sfp_lock_acquire>:
 800e514:	4801      	ldr	r0, [pc, #4]	@ (800e51c <__sfp_lock_acquire+0x8>)
 800e516:	f000 ba14 	b.w	800e942 <__retarget_lock_acquire_recursive>
 800e51a:	bf00      	nop
 800e51c:	20000b75 	.word	0x20000b75

0800e520 <__sfp_lock_release>:
 800e520:	4801      	ldr	r0, [pc, #4]	@ (800e528 <__sfp_lock_release+0x8>)
 800e522:	f000 ba0f 	b.w	800e944 <__retarget_lock_release_recursive>
 800e526:	bf00      	nop
 800e528:	20000b75 	.word	0x20000b75

0800e52c <__sinit>:
 800e52c:	b510      	push	{r4, lr}
 800e52e:	4604      	mov	r4, r0
 800e530:	f7ff fff0 	bl	800e514 <__sfp_lock_acquire>
 800e534:	6a23      	ldr	r3, [r4, #32]
 800e536:	b11b      	cbz	r3, 800e540 <__sinit+0x14>
 800e538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e53c:	f7ff bff0 	b.w	800e520 <__sfp_lock_release>
 800e540:	4b04      	ldr	r3, [pc, #16]	@ (800e554 <__sinit+0x28>)
 800e542:	6223      	str	r3, [r4, #32]
 800e544:	4b04      	ldr	r3, [pc, #16]	@ (800e558 <__sinit+0x2c>)
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d1f5      	bne.n	800e538 <__sinit+0xc>
 800e54c:	f7ff ffc4 	bl	800e4d8 <global_stdio_init.part.0>
 800e550:	e7f2      	b.n	800e538 <__sinit+0xc>
 800e552:	bf00      	nop
 800e554:	0800e499 	.word	0x0800e499
 800e558:	20000b6c 	.word	0x20000b6c

0800e55c <_fwalk_sglue>:
 800e55c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e560:	4607      	mov	r7, r0
 800e562:	4688      	mov	r8, r1
 800e564:	4614      	mov	r4, r2
 800e566:	2600      	movs	r6, #0
 800e568:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e56c:	f1b9 0901 	subs.w	r9, r9, #1
 800e570:	d505      	bpl.n	800e57e <_fwalk_sglue+0x22>
 800e572:	6824      	ldr	r4, [r4, #0]
 800e574:	2c00      	cmp	r4, #0
 800e576:	d1f7      	bne.n	800e568 <_fwalk_sglue+0xc>
 800e578:	4630      	mov	r0, r6
 800e57a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e57e:	89ab      	ldrh	r3, [r5, #12]
 800e580:	2b01      	cmp	r3, #1
 800e582:	d907      	bls.n	800e594 <_fwalk_sglue+0x38>
 800e584:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e588:	3301      	adds	r3, #1
 800e58a:	d003      	beq.n	800e594 <_fwalk_sglue+0x38>
 800e58c:	4629      	mov	r1, r5
 800e58e:	4638      	mov	r0, r7
 800e590:	47c0      	blx	r8
 800e592:	4306      	orrs	r6, r0
 800e594:	3568      	adds	r5, #104	@ 0x68
 800e596:	e7e9      	b.n	800e56c <_fwalk_sglue+0x10>

0800e598 <iprintf>:
 800e598:	b40f      	push	{r0, r1, r2, r3}
 800e59a:	b507      	push	{r0, r1, r2, lr}
 800e59c:	4906      	ldr	r1, [pc, #24]	@ (800e5b8 <iprintf+0x20>)
 800e59e:	ab04      	add	r3, sp, #16
 800e5a0:	6808      	ldr	r0, [r1, #0]
 800e5a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5a6:	6881      	ldr	r1, [r0, #8]
 800e5a8:	9301      	str	r3, [sp, #4]
 800e5aa:	f001 fcc9 	bl	800ff40 <_vfiprintf_r>
 800e5ae:	b003      	add	sp, #12
 800e5b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e5b4:	b004      	add	sp, #16
 800e5b6:	4770      	bx	lr
 800e5b8:	200000ec 	.word	0x200000ec

0800e5bc <_puts_r>:
 800e5bc:	6a03      	ldr	r3, [r0, #32]
 800e5be:	b570      	push	{r4, r5, r6, lr}
 800e5c0:	6884      	ldr	r4, [r0, #8]
 800e5c2:	4605      	mov	r5, r0
 800e5c4:	460e      	mov	r6, r1
 800e5c6:	b90b      	cbnz	r3, 800e5cc <_puts_r+0x10>
 800e5c8:	f7ff ffb0 	bl	800e52c <__sinit>
 800e5cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e5ce:	07db      	lsls	r3, r3, #31
 800e5d0:	d405      	bmi.n	800e5de <_puts_r+0x22>
 800e5d2:	89a3      	ldrh	r3, [r4, #12]
 800e5d4:	0598      	lsls	r0, r3, #22
 800e5d6:	d402      	bmi.n	800e5de <_puts_r+0x22>
 800e5d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e5da:	f000 f9b2 	bl	800e942 <__retarget_lock_acquire_recursive>
 800e5de:	89a3      	ldrh	r3, [r4, #12]
 800e5e0:	0719      	lsls	r1, r3, #28
 800e5e2:	d502      	bpl.n	800e5ea <_puts_r+0x2e>
 800e5e4:	6923      	ldr	r3, [r4, #16]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d135      	bne.n	800e656 <_puts_r+0x9a>
 800e5ea:	4621      	mov	r1, r4
 800e5ec:	4628      	mov	r0, r5
 800e5ee:	f000 f8c5 	bl	800e77c <__swsetup_r>
 800e5f2:	b380      	cbz	r0, 800e656 <_puts_r+0x9a>
 800e5f4:	f04f 35ff 	mov.w	r5, #4294967295
 800e5f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e5fa:	07da      	lsls	r2, r3, #31
 800e5fc:	d405      	bmi.n	800e60a <_puts_r+0x4e>
 800e5fe:	89a3      	ldrh	r3, [r4, #12]
 800e600:	059b      	lsls	r3, r3, #22
 800e602:	d402      	bmi.n	800e60a <_puts_r+0x4e>
 800e604:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e606:	f000 f99d 	bl	800e944 <__retarget_lock_release_recursive>
 800e60a:	4628      	mov	r0, r5
 800e60c:	bd70      	pop	{r4, r5, r6, pc}
 800e60e:	2b00      	cmp	r3, #0
 800e610:	da04      	bge.n	800e61c <_puts_r+0x60>
 800e612:	69a2      	ldr	r2, [r4, #24]
 800e614:	429a      	cmp	r2, r3
 800e616:	dc17      	bgt.n	800e648 <_puts_r+0x8c>
 800e618:	290a      	cmp	r1, #10
 800e61a:	d015      	beq.n	800e648 <_puts_r+0x8c>
 800e61c:	6823      	ldr	r3, [r4, #0]
 800e61e:	1c5a      	adds	r2, r3, #1
 800e620:	6022      	str	r2, [r4, #0]
 800e622:	7019      	strb	r1, [r3, #0]
 800e624:	68a3      	ldr	r3, [r4, #8]
 800e626:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e62a:	3b01      	subs	r3, #1
 800e62c:	60a3      	str	r3, [r4, #8]
 800e62e:	2900      	cmp	r1, #0
 800e630:	d1ed      	bne.n	800e60e <_puts_r+0x52>
 800e632:	2b00      	cmp	r3, #0
 800e634:	da11      	bge.n	800e65a <_puts_r+0x9e>
 800e636:	4622      	mov	r2, r4
 800e638:	210a      	movs	r1, #10
 800e63a:	4628      	mov	r0, r5
 800e63c:	f000 f85f 	bl	800e6fe <__swbuf_r>
 800e640:	3001      	adds	r0, #1
 800e642:	d0d7      	beq.n	800e5f4 <_puts_r+0x38>
 800e644:	250a      	movs	r5, #10
 800e646:	e7d7      	b.n	800e5f8 <_puts_r+0x3c>
 800e648:	4622      	mov	r2, r4
 800e64a:	4628      	mov	r0, r5
 800e64c:	f000 f857 	bl	800e6fe <__swbuf_r>
 800e650:	3001      	adds	r0, #1
 800e652:	d1e7      	bne.n	800e624 <_puts_r+0x68>
 800e654:	e7ce      	b.n	800e5f4 <_puts_r+0x38>
 800e656:	3e01      	subs	r6, #1
 800e658:	e7e4      	b.n	800e624 <_puts_r+0x68>
 800e65a:	6823      	ldr	r3, [r4, #0]
 800e65c:	1c5a      	adds	r2, r3, #1
 800e65e:	6022      	str	r2, [r4, #0]
 800e660:	220a      	movs	r2, #10
 800e662:	701a      	strb	r2, [r3, #0]
 800e664:	e7ee      	b.n	800e644 <_puts_r+0x88>
	...

0800e668 <puts>:
 800e668:	4b02      	ldr	r3, [pc, #8]	@ (800e674 <puts+0xc>)
 800e66a:	4601      	mov	r1, r0
 800e66c:	6818      	ldr	r0, [r3, #0]
 800e66e:	f7ff bfa5 	b.w	800e5bc <_puts_r>
 800e672:	bf00      	nop
 800e674:	200000ec 	.word	0x200000ec

0800e678 <__sread>:
 800e678:	b510      	push	{r4, lr}
 800e67a:	460c      	mov	r4, r1
 800e67c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e680:	f000 f910 	bl	800e8a4 <_read_r>
 800e684:	2800      	cmp	r0, #0
 800e686:	bfab      	itete	ge
 800e688:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e68a:	89a3      	ldrhlt	r3, [r4, #12]
 800e68c:	181b      	addge	r3, r3, r0
 800e68e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e692:	bfac      	ite	ge
 800e694:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e696:	81a3      	strhlt	r3, [r4, #12]
 800e698:	bd10      	pop	{r4, pc}

0800e69a <__swrite>:
 800e69a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e69e:	461f      	mov	r7, r3
 800e6a0:	898b      	ldrh	r3, [r1, #12]
 800e6a2:	05db      	lsls	r3, r3, #23
 800e6a4:	4605      	mov	r5, r0
 800e6a6:	460c      	mov	r4, r1
 800e6a8:	4616      	mov	r6, r2
 800e6aa:	d505      	bpl.n	800e6b8 <__swrite+0x1e>
 800e6ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6b0:	2302      	movs	r3, #2
 800e6b2:	2200      	movs	r2, #0
 800e6b4:	f000 f8e4 	bl	800e880 <_lseek_r>
 800e6b8:	89a3      	ldrh	r3, [r4, #12]
 800e6ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e6be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e6c2:	81a3      	strh	r3, [r4, #12]
 800e6c4:	4632      	mov	r2, r6
 800e6c6:	463b      	mov	r3, r7
 800e6c8:	4628      	mov	r0, r5
 800e6ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e6ce:	f000 b8fb 	b.w	800e8c8 <_write_r>

0800e6d2 <__sseek>:
 800e6d2:	b510      	push	{r4, lr}
 800e6d4:	460c      	mov	r4, r1
 800e6d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6da:	f000 f8d1 	bl	800e880 <_lseek_r>
 800e6de:	1c43      	adds	r3, r0, #1
 800e6e0:	89a3      	ldrh	r3, [r4, #12]
 800e6e2:	bf15      	itete	ne
 800e6e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e6e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e6ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e6ee:	81a3      	strheq	r3, [r4, #12]
 800e6f0:	bf18      	it	ne
 800e6f2:	81a3      	strhne	r3, [r4, #12]
 800e6f4:	bd10      	pop	{r4, pc}

0800e6f6 <__sclose>:
 800e6f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6fa:	f000 b8b1 	b.w	800e860 <_close_r>

0800e6fe <__swbuf_r>:
 800e6fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e700:	460e      	mov	r6, r1
 800e702:	4614      	mov	r4, r2
 800e704:	4605      	mov	r5, r0
 800e706:	b118      	cbz	r0, 800e710 <__swbuf_r+0x12>
 800e708:	6a03      	ldr	r3, [r0, #32]
 800e70a:	b90b      	cbnz	r3, 800e710 <__swbuf_r+0x12>
 800e70c:	f7ff ff0e 	bl	800e52c <__sinit>
 800e710:	69a3      	ldr	r3, [r4, #24]
 800e712:	60a3      	str	r3, [r4, #8]
 800e714:	89a3      	ldrh	r3, [r4, #12]
 800e716:	071a      	lsls	r2, r3, #28
 800e718:	d501      	bpl.n	800e71e <__swbuf_r+0x20>
 800e71a:	6923      	ldr	r3, [r4, #16]
 800e71c:	b943      	cbnz	r3, 800e730 <__swbuf_r+0x32>
 800e71e:	4621      	mov	r1, r4
 800e720:	4628      	mov	r0, r5
 800e722:	f000 f82b 	bl	800e77c <__swsetup_r>
 800e726:	b118      	cbz	r0, 800e730 <__swbuf_r+0x32>
 800e728:	f04f 37ff 	mov.w	r7, #4294967295
 800e72c:	4638      	mov	r0, r7
 800e72e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e730:	6823      	ldr	r3, [r4, #0]
 800e732:	6922      	ldr	r2, [r4, #16]
 800e734:	1a98      	subs	r0, r3, r2
 800e736:	6963      	ldr	r3, [r4, #20]
 800e738:	b2f6      	uxtb	r6, r6
 800e73a:	4283      	cmp	r3, r0
 800e73c:	4637      	mov	r7, r6
 800e73e:	dc05      	bgt.n	800e74c <__swbuf_r+0x4e>
 800e740:	4621      	mov	r1, r4
 800e742:	4628      	mov	r0, r5
 800e744:	f001 fd98 	bl	8010278 <_fflush_r>
 800e748:	2800      	cmp	r0, #0
 800e74a:	d1ed      	bne.n	800e728 <__swbuf_r+0x2a>
 800e74c:	68a3      	ldr	r3, [r4, #8]
 800e74e:	3b01      	subs	r3, #1
 800e750:	60a3      	str	r3, [r4, #8]
 800e752:	6823      	ldr	r3, [r4, #0]
 800e754:	1c5a      	adds	r2, r3, #1
 800e756:	6022      	str	r2, [r4, #0]
 800e758:	701e      	strb	r6, [r3, #0]
 800e75a:	6962      	ldr	r2, [r4, #20]
 800e75c:	1c43      	adds	r3, r0, #1
 800e75e:	429a      	cmp	r2, r3
 800e760:	d004      	beq.n	800e76c <__swbuf_r+0x6e>
 800e762:	89a3      	ldrh	r3, [r4, #12]
 800e764:	07db      	lsls	r3, r3, #31
 800e766:	d5e1      	bpl.n	800e72c <__swbuf_r+0x2e>
 800e768:	2e0a      	cmp	r6, #10
 800e76a:	d1df      	bne.n	800e72c <__swbuf_r+0x2e>
 800e76c:	4621      	mov	r1, r4
 800e76e:	4628      	mov	r0, r5
 800e770:	f001 fd82 	bl	8010278 <_fflush_r>
 800e774:	2800      	cmp	r0, #0
 800e776:	d0d9      	beq.n	800e72c <__swbuf_r+0x2e>
 800e778:	e7d6      	b.n	800e728 <__swbuf_r+0x2a>
	...

0800e77c <__swsetup_r>:
 800e77c:	b538      	push	{r3, r4, r5, lr}
 800e77e:	4b29      	ldr	r3, [pc, #164]	@ (800e824 <__swsetup_r+0xa8>)
 800e780:	4605      	mov	r5, r0
 800e782:	6818      	ldr	r0, [r3, #0]
 800e784:	460c      	mov	r4, r1
 800e786:	b118      	cbz	r0, 800e790 <__swsetup_r+0x14>
 800e788:	6a03      	ldr	r3, [r0, #32]
 800e78a:	b90b      	cbnz	r3, 800e790 <__swsetup_r+0x14>
 800e78c:	f7ff fece 	bl	800e52c <__sinit>
 800e790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e794:	0719      	lsls	r1, r3, #28
 800e796:	d422      	bmi.n	800e7de <__swsetup_r+0x62>
 800e798:	06da      	lsls	r2, r3, #27
 800e79a:	d407      	bmi.n	800e7ac <__swsetup_r+0x30>
 800e79c:	2209      	movs	r2, #9
 800e79e:	602a      	str	r2, [r5, #0]
 800e7a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7a4:	81a3      	strh	r3, [r4, #12]
 800e7a6:	f04f 30ff 	mov.w	r0, #4294967295
 800e7aa:	e033      	b.n	800e814 <__swsetup_r+0x98>
 800e7ac:	0758      	lsls	r0, r3, #29
 800e7ae:	d512      	bpl.n	800e7d6 <__swsetup_r+0x5a>
 800e7b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e7b2:	b141      	cbz	r1, 800e7c6 <__swsetup_r+0x4a>
 800e7b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e7b8:	4299      	cmp	r1, r3
 800e7ba:	d002      	beq.n	800e7c2 <__swsetup_r+0x46>
 800e7bc:	4628      	mov	r0, r5
 800e7be:	f000 ff1b 	bl	800f5f8 <_free_r>
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	6363      	str	r3, [r4, #52]	@ 0x34
 800e7c6:	89a3      	ldrh	r3, [r4, #12]
 800e7c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e7cc:	81a3      	strh	r3, [r4, #12]
 800e7ce:	2300      	movs	r3, #0
 800e7d0:	6063      	str	r3, [r4, #4]
 800e7d2:	6923      	ldr	r3, [r4, #16]
 800e7d4:	6023      	str	r3, [r4, #0]
 800e7d6:	89a3      	ldrh	r3, [r4, #12]
 800e7d8:	f043 0308 	orr.w	r3, r3, #8
 800e7dc:	81a3      	strh	r3, [r4, #12]
 800e7de:	6923      	ldr	r3, [r4, #16]
 800e7e0:	b94b      	cbnz	r3, 800e7f6 <__swsetup_r+0x7a>
 800e7e2:	89a3      	ldrh	r3, [r4, #12]
 800e7e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e7e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e7ec:	d003      	beq.n	800e7f6 <__swsetup_r+0x7a>
 800e7ee:	4621      	mov	r1, r4
 800e7f0:	4628      	mov	r0, r5
 800e7f2:	f001 fd8f 	bl	8010314 <__smakebuf_r>
 800e7f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7fa:	f013 0201 	ands.w	r2, r3, #1
 800e7fe:	d00a      	beq.n	800e816 <__swsetup_r+0x9a>
 800e800:	2200      	movs	r2, #0
 800e802:	60a2      	str	r2, [r4, #8]
 800e804:	6962      	ldr	r2, [r4, #20]
 800e806:	4252      	negs	r2, r2
 800e808:	61a2      	str	r2, [r4, #24]
 800e80a:	6922      	ldr	r2, [r4, #16]
 800e80c:	b942      	cbnz	r2, 800e820 <__swsetup_r+0xa4>
 800e80e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e812:	d1c5      	bne.n	800e7a0 <__swsetup_r+0x24>
 800e814:	bd38      	pop	{r3, r4, r5, pc}
 800e816:	0799      	lsls	r1, r3, #30
 800e818:	bf58      	it	pl
 800e81a:	6962      	ldrpl	r2, [r4, #20]
 800e81c:	60a2      	str	r2, [r4, #8]
 800e81e:	e7f4      	b.n	800e80a <__swsetup_r+0x8e>
 800e820:	2000      	movs	r0, #0
 800e822:	e7f7      	b.n	800e814 <__swsetup_r+0x98>
 800e824:	200000ec 	.word	0x200000ec

0800e828 <memcmp>:
 800e828:	b510      	push	{r4, lr}
 800e82a:	3901      	subs	r1, #1
 800e82c:	4402      	add	r2, r0
 800e82e:	4290      	cmp	r0, r2
 800e830:	d101      	bne.n	800e836 <memcmp+0xe>
 800e832:	2000      	movs	r0, #0
 800e834:	e005      	b.n	800e842 <memcmp+0x1a>
 800e836:	7803      	ldrb	r3, [r0, #0]
 800e838:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e83c:	42a3      	cmp	r3, r4
 800e83e:	d001      	beq.n	800e844 <memcmp+0x1c>
 800e840:	1b18      	subs	r0, r3, r4
 800e842:	bd10      	pop	{r4, pc}
 800e844:	3001      	adds	r0, #1
 800e846:	e7f2      	b.n	800e82e <memcmp+0x6>

0800e848 <memset>:
 800e848:	4402      	add	r2, r0
 800e84a:	4603      	mov	r3, r0
 800e84c:	4293      	cmp	r3, r2
 800e84e:	d100      	bne.n	800e852 <memset+0xa>
 800e850:	4770      	bx	lr
 800e852:	f803 1b01 	strb.w	r1, [r3], #1
 800e856:	e7f9      	b.n	800e84c <memset+0x4>

0800e858 <_localeconv_r>:
 800e858:	4800      	ldr	r0, [pc, #0]	@ (800e85c <_localeconv_r+0x4>)
 800e85a:	4770      	bx	lr
 800e85c:	2000022c 	.word	0x2000022c

0800e860 <_close_r>:
 800e860:	b538      	push	{r3, r4, r5, lr}
 800e862:	4d06      	ldr	r5, [pc, #24]	@ (800e87c <_close_r+0x1c>)
 800e864:	2300      	movs	r3, #0
 800e866:	4604      	mov	r4, r0
 800e868:	4608      	mov	r0, r1
 800e86a:	602b      	str	r3, [r5, #0]
 800e86c:	f7f9 fa3e 	bl	8007cec <_close>
 800e870:	1c43      	adds	r3, r0, #1
 800e872:	d102      	bne.n	800e87a <_close_r+0x1a>
 800e874:	682b      	ldr	r3, [r5, #0]
 800e876:	b103      	cbz	r3, 800e87a <_close_r+0x1a>
 800e878:	6023      	str	r3, [r4, #0]
 800e87a:	bd38      	pop	{r3, r4, r5, pc}
 800e87c:	20000b70 	.word	0x20000b70

0800e880 <_lseek_r>:
 800e880:	b538      	push	{r3, r4, r5, lr}
 800e882:	4d07      	ldr	r5, [pc, #28]	@ (800e8a0 <_lseek_r+0x20>)
 800e884:	4604      	mov	r4, r0
 800e886:	4608      	mov	r0, r1
 800e888:	4611      	mov	r1, r2
 800e88a:	2200      	movs	r2, #0
 800e88c:	602a      	str	r2, [r5, #0]
 800e88e:	461a      	mov	r2, r3
 800e890:	f7f9 fa53 	bl	8007d3a <_lseek>
 800e894:	1c43      	adds	r3, r0, #1
 800e896:	d102      	bne.n	800e89e <_lseek_r+0x1e>
 800e898:	682b      	ldr	r3, [r5, #0]
 800e89a:	b103      	cbz	r3, 800e89e <_lseek_r+0x1e>
 800e89c:	6023      	str	r3, [r4, #0]
 800e89e:	bd38      	pop	{r3, r4, r5, pc}
 800e8a0:	20000b70 	.word	0x20000b70

0800e8a4 <_read_r>:
 800e8a4:	b538      	push	{r3, r4, r5, lr}
 800e8a6:	4d07      	ldr	r5, [pc, #28]	@ (800e8c4 <_read_r+0x20>)
 800e8a8:	4604      	mov	r4, r0
 800e8aa:	4608      	mov	r0, r1
 800e8ac:	4611      	mov	r1, r2
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	602a      	str	r2, [r5, #0]
 800e8b2:	461a      	mov	r2, r3
 800e8b4:	f7f9 f9e1 	bl	8007c7a <_read>
 800e8b8:	1c43      	adds	r3, r0, #1
 800e8ba:	d102      	bne.n	800e8c2 <_read_r+0x1e>
 800e8bc:	682b      	ldr	r3, [r5, #0]
 800e8be:	b103      	cbz	r3, 800e8c2 <_read_r+0x1e>
 800e8c0:	6023      	str	r3, [r4, #0]
 800e8c2:	bd38      	pop	{r3, r4, r5, pc}
 800e8c4:	20000b70 	.word	0x20000b70

0800e8c8 <_write_r>:
 800e8c8:	b538      	push	{r3, r4, r5, lr}
 800e8ca:	4d07      	ldr	r5, [pc, #28]	@ (800e8e8 <_write_r+0x20>)
 800e8cc:	4604      	mov	r4, r0
 800e8ce:	4608      	mov	r0, r1
 800e8d0:	4611      	mov	r1, r2
 800e8d2:	2200      	movs	r2, #0
 800e8d4:	602a      	str	r2, [r5, #0]
 800e8d6:	461a      	mov	r2, r3
 800e8d8:	f7f9 f9ec 	bl	8007cb4 <_write>
 800e8dc:	1c43      	adds	r3, r0, #1
 800e8de:	d102      	bne.n	800e8e6 <_write_r+0x1e>
 800e8e0:	682b      	ldr	r3, [r5, #0]
 800e8e2:	b103      	cbz	r3, 800e8e6 <_write_r+0x1e>
 800e8e4:	6023      	str	r3, [r4, #0]
 800e8e6:	bd38      	pop	{r3, r4, r5, pc}
 800e8e8:	20000b70 	.word	0x20000b70

0800e8ec <__errno>:
 800e8ec:	4b01      	ldr	r3, [pc, #4]	@ (800e8f4 <__errno+0x8>)
 800e8ee:	6818      	ldr	r0, [r3, #0]
 800e8f0:	4770      	bx	lr
 800e8f2:	bf00      	nop
 800e8f4:	200000ec 	.word	0x200000ec

0800e8f8 <__libc_init_array>:
 800e8f8:	b570      	push	{r4, r5, r6, lr}
 800e8fa:	4d0d      	ldr	r5, [pc, #52]	@ (800e930 <__libc_init_array+0x38>)
 800e8fc:	4c0d      	ldr	r4, [pc, #52]	@ (800e934 <__libc_init_array+0x3c>)
 800e8fe:	1b64      	subs	r4, r4, r5
 800e900:	10a4      	asrs	r4, r4, #2
 800e902:	2600      	movs	r6, #0
 800e904:	42a6      	cmp	r6, r4
 800e906:	d109      	bne.n	800e91c <__libc_init_array+0x24>
 800e908:	4d0b      	ldr	r5, [pc, #44]	@ (800e938 <__libc_init_array+0x40>)
 800e90a:	4c0c      	ldr	r4, [pc, #48]	@ (800e93c <__libc_init_array+0x44>)
 800e90c:	f002 fc06 	bl	801111c <_init>
 800e910:	1b64      	subs	r4, r4, r5
 800e912:	10a4      	asrs	r4, r4, #2
 800e914:	2600      	movs	r6, #0
 800e916:	42a6      	cmp	r6, r4
 800e918:	d105      	bne.n	800e926 <__libc_init_array+0x2e>
 800e91a:	bd70      	pop	{r4, r5, r6, pc}
 800e91c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e920:	4798      	blx	r3
 800e922:	3601      	adds	r6, #1
 800e924:	e7ee      	b.n	800e904 <__libc_init_array+0xc>
 800e926:	f855 3b04 	ldr.w	r3, [r5], #4
 800e92a:	4798      	blx	r3
 800e92c:	3601      	adds	r6, #1
 800e92e:	e7f2      	b.n	800e916 <__libc_init_array+0x1e>
 800e930:	080128c0 	.word	0x080128c0
 800e934:	080128c0 	.word	0x080128c0
 800e938:	080128c0 	.word	0x080128c0
 800e93c:	080128c4 	.word	0x080128c4

0800e940 <__retarget_lock_init_recursive>:
 800e940:	4770      	bx	lr

0800e942 <__retarget_lock_acquire_recursive>:
 800e942:	4770      	bx	lr

0800e944 <__retarget_lock_release_recursive>:
 800e944:	4770      	bx	lr

0800e946 <quorem>:
 800e946:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e94a:	6903      	ldr	r3, [r0, #16]
 800e94c:	690c      	ldr	r4, [r1, #16]
 800e94e:	42a3      	cmp	r3, r4
 800e950:	4607      	mov	r7, r0
 800e952:	db7e      	blt.n	800ea52 <quorem+0x10c>
 800e954:	3c01      	subs	r4, #1
 800e956:	f101 0814 	add.w	r8, r1, #20
 800e95a:	00a3      	lsls	r3, r4, #2
 800e95c:	f100 0514 	add.w	r5, r0, #20
 800e960:	9300      	str	r3, [sp, #0]
 800e962:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e966:	9301      	str	r3, [sp, #4]
 800e968:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e96c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e970:	3301      	adds	r3, #1
 800e972:	429a      	cmp	r2, r3
 800e974:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e978:	fbb2 f6f3 	udiv	r6, r2, r3
 800e97c:	d32e      	bcc.n	800e9dc <quorem+0x96>
 800e97e:	f04f 0a00 	mov.w	sl, #0
 800e982:	46c4      	mov	ip, r8
 800e984:	46ae      	mov	lr, r5
 800e986:	46d3      	mov	fp, sl
 800e988:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e98c:	b298      	uxth	r0, r3
 800e98e:	fb06 a000 	mla	r0, r6, r0, sl
 800e992:	0c02      	lsrs	r2, r0, #16
 800e994:	0c1b      	lsrs	r3, r3, #16
 800e996:	fb06 2303 	mla	r3, r6, r3, r2
 800e99a:	f8de 2000 	ldr.w	r2, [lr]
 800e99e:	b280      	uxth	r0, r0
 800e9a0:	b292      	uxth	r2, r2
 800e9a2:	1a12      	subs	r2, r2, r0
 800e9a4:	445a      	add	r2, fp
 800e9a6:	f8de 0000 	ldr.w	r0, [lr]
 800e9aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e9ae:	b29b      	uxth	r3, r3
 800e9b0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e9b4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e9b8:	b292      	uxth	r2, r2
 800e9ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e9be:	45e1      	cmp	r9, ip
 800e9c0:	f84e 2b04 	str.w	r2, [lr], #4
 800e9c4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e9c8:	d2de      	bcs.n	800e988 <quorem+0x42>
 800e9ca:	9b00      	ldr	r3, [sp, #0]
 800e9cc:	58eb      	ldr	r3, [r5, r3]
 800e9ce:	b92b      	cbnz	r3, 800e9dc <quorem+0x96>
 800e9d0:	9b01      	ldr	r3, [sp, #4]
 800e9d2:	3b04      	subs	r3, #4
 800e9d4:	429d      	cmp	r5, r3
 800e9d6:	461a      	mov	r2, r3
 800e9d8:	d32f      	bcc.n	800ea3a <quorem+0xf4>
 800e9da:	613c      	str	r4, [r7, #16]
 800e9dc:	4638      	mov	r0, r7
 800e9de:	f001 f97d 	bl	800fcdc <__mcmp>
 800e9e2:	2800      	cmp	r0, #0
 800e9e4:	db25      	blt.n	800ea32 <quorem+0xec>
 800e9e6:	4629      	mov	r1, r5
 800e9e8:	2000      	movs	r0, #0
 800e9ea:	f858 2b04 	ldr.w	r2, [r8], #4
 800e9ee:	f8d1 c000 	ldr.w	ip, [r1]
 800e9f2:	fa1f fe82 	uxth.w	lr, r2
 800e9f6:	fa1f f38c 	uxth.w	r3, ip
 800e9fa:	eba3 030e 	sub.w	r3, r3, lr
 800e9fe:	4403      	add	r3, r0
 800ea00:	0c12      	lsrs	r2, r2, #16
 800ea02:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ea06:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ea0a:	b29b      	uxth	r3, r3
 800ea0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea10:	45c1      	cmp	r9, r8
 800ea12:	f841 3b04 	str.w	r3, [r1], #4
 800ea16:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ea1a:	d2e6      	bcs.n	800e9ea <quorem+0xa4>
 800ea1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ea20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ea24:	b922      	cbnz	r2, 800ea30 <quorem+0xea>
 800ea26:	3b04      	subs	r3, #4
 800ea28:	429d      	cmp	r5, r3
 800ea2a:	461a      	mov	r2, r3
 800ea2c:	d30b      	bcc.n	800ea46 <quorem+0x100>
 800ea2e:	613c      	str	r4, [r7, #16]
 800ea30:	3601      	adds	r6, #1
 800ea32:	4630      	mov	r0, r6
 800ea34:	b003      	add	sp, #12
 800ea36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea3a:	6812      	ldr	r2, [r2, #0]
 800ea3c:	3b04      	subs	r3, #4
 800ea3e:	2a00      	cmp	r2, #0
 800ea40:	d1cb      	bne.n	800e9da <quorem+0x94>
 800ea42:	3c01      	subs	r4, #1
 800ea44:	e7c6      	b.n	800e9d4 <quorem+0x8e>
 800ea46:	6812      	ldr	r2, [r2, #0]
 800ea48:	3b04      	subs	r3, #4
 800ea4a:	2a00      	cmp	r2, #0
 800ea4c:	d1ef      	bne.n	800ea2e <quorem+0xe8>
 800ea4e:	3c01      	subs	r4, #1
 800ea50:	e7ea      	b.n	800ea28 <quorem+0xe2>
 800ea52:	2000      	movs	r0, #0
 800ea54:	e7ee      	b.n	800ea34 <quorem+0xee>
	...

0800ea58 <_dtoa_r>:
 800ea58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea5c:	69c7      	ldr	r7, [r0, #28]
 800ea5e:	b097      	sub	sp, #92	@ 0x5c
 800ea60:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ea64:	ec55 4b10 	vmov	r4, r5, d0
 800ea68:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ea6a:	9107      	str	r1, [sp, #28]
 800ea6c:	4681      	mov	r9, r0
 800ea6e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ea70:	9311      	str	r3, [sp, #68]	@ 0x44
 800ea72:	b97f      	cbnz	r7, 800ea94 <_dtoa_r+0x3c>
 800ea74:	2010      	movs	r0, #16
 800ea76:	f000 fe09 	bl	800f68c <malloc>
 800ea7a:	4602      	mov	r2, r0
 800ea7c:	f8c9 001c 	str.w	r0, [r9, #28]
 800ea80:	b920      	cbnz	r0, 800ea8c <_dtoa_r+0x34>
 800ea82:	4ba9      	ldr	r3, [pc, #676]	@ (800ed28 <_dtoa_r+0x2d0>)
 800ea84:	21ef      	movs	r1, #239	@ 0xef
 800ea86:	48a9      	ldr	r0, [pc, #676]	@ (800ed2c <_dtoa_r+0x2d4>)
 800ea88:	f001 fcc0 	bl	801040c <__assert_func>
 800ea8c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ea90:	6007      	str	r7, [r0, #0]
 800ea92:	60c7      	str	r7, [r0, #12]
 800ea94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ea98:	6819      	ldr	r1, [r3, #0]
 800ea9a:	b159      	cbz	r1, 800eab4 <_dtoa_r+0x5c>
 800ea9c:	685a      	ldr	r2, [r3, #4]
 800ea9e:	604a      	str	r2, [r1, #4]
 800eaa0:	2301      	movs	r3, #1
 800eaa2:	4093      	lsls	r3, r2
 800eaa4:	608b      	str	r3, [r1, #8]
 800eaa6:	4648      	mov	r0, r9
 800eaa8:	f000 fee6 	bl	800f878 <_Bfree>
 800eaac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800eab0:	2200      	movs	r2, #0
 800eab2:	601a      	str	r2, [r3, #0]
 800eab4:	1e2b      	subs	r3, r5, #0
 800eab6:	bfb9      	ittee	lt
 800eab8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800eabc:	9305      	strlt	r3, [sp, #20]
 800eabe:	2300      	movge	r3, #0
 800eac0:	6033      	strge	r3, [r6, #0]
 800eac2:	9f05      	ldr	r7, [sp, #20]
 800eac4:	4b9a      	ldr	r3, [pc, #616]	@ (800ed30 <_dtoa_r+0x2d8>)
 800eac6:	bfbc      	itt	lt
 800eac8:	2201      	movlt	r2, #1
 800eaca:	6032      	strlt	r2, [r6, #0]
 800eacc:	43bb      	bics	r3, r7
 800eace:	d112      	bne.n	800eaf6 <_dtoa_r+0x9e>
 800ead0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ead2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ead6:	6013      	str	r3, [r2, #0]
 800ead8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800eadc:	4323      	orrs	r3, r4
 800eade:	f000 855a 	beq.w	800f596 <_dtoa_r+0xb3e>
 800eae2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800eae4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ed44 <_dtoa_r+0x2ec>
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	f000 855c 	beq.w	800f5a6 <_dtoa_r+0xb4e>
 800eaee:	f10a 0303 	add.w	r3, sl, #3
 800eaf2:	f000 bd56 	b.w	800f5a2 <_dtoa_r+0xb4a>
 800eaf6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800eafa:	2200      	movs	r2, #0
 800eafc:	ec51 0b17 	vmov	r0, r1, d7
 800eb00:	2300      	movs	r3, #0
 800eb02:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800eb06:	f7f1 ffdf 	bl	8000ac8 <__aeabi_dcmpeq>
 800eb0a:	4680      	mov	r8, r0
 800eb0c:	b158      	cbz	r0, 800eb26 <_dtoa_r+0xce>
 800eb0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800eb10:	2301      	movs	r3, #1
 800eb12:	6013      	str	r3, [r2, #0]
 800eb14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800eb16:	b113      	cbz	r3, 800eb1e <_dtoa_r+0xc6>
 800eb18:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800eb1a:	4b86      	ldr	r3, [pc, #536]	@ (800ed34 <_dtoa_r+0x2dc>)
 800eb1c:	6013      	str	r3, [r2, #0]
 800eb1e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ed48 <_dtoa_r+0x2f0>
 800eb22:	f000 bd40 	b.w	800f5a6 <_dtoa_r+0xb4e>
 800eb26:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800eb2a:	aa14      	add	r2, sp, #80	@ 0x50
 800eb2c:	a915      	add	r1, sp, #84	@ 0x54
 800eb2e:	4648      	mov	r0, r9
 800eb30:	f001 f984 	bl	800fe3c <__d2b>
 800eb34:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800eb38:	9002      	str	r0, [sp, #8]
 800eb3a:	2e00      	cmp	r6, #0
 800eb3c:	d078      	beq.n	800ec30 <_dtoa_r+0x1d8>
 800eb3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb40:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800eb44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eb48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eb4c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800eb50:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800eb54:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800eb58:	4619      	mov	r1, r3
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	4b76      	ldr	r3, [pc, #472]	@ (800ed38 <_dtoa_r+0x2e0>)
 800eb5e:	f7f1 fb93 	bl	8000288 <__aeabi_dsub>
 800eb62:	a36b      	add	r3, pc, #428	@ (adr r3, 800ed10 <_dtoa_r+0x2b8>)
 800eb64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb68:	f7f1 fd46 	bl	80005f8 <__aeabi_dmul>
 800eb6c:	a36a      	add	r3, pc, #424	@ (adr r3, 800ed18 <_dtoa_r+0x2c0>)
 800eb6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb72:	f7f1 fb8b 	bl	800028c <__adddf3>
 800eb76:	4604      	mov	r4, r0
 800eb78:	4630      	mov	r0, r6
 800eb7a:	460d      	mov	r5, r1
 800eb7c:	f7f1 fcd2 	bl	8000524 <__aeabi_i2d>
 800eb80:	a367      	add	r3, pc, #412	@ (adr r3, 800ed20 <_dtoa_r+0x2c8>)
 800eb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb86:	f7f1 fd37 	bl	80005f8 <__aeabi_dmul>
 800eb8a:	4602      	mov	r2, r0
 800eb8c:	460b      	mov	r3, r1
 800eb8e:	4620      	mov	r0, r4
 800eb90:	4629      	mov	r1, r5
 800eb92:	f7f1 fb7b 	bl	800028c <__adddf3>
 800eb96:	4604      	mov	r4, r0
 800eb98:	460d      	mov	r5, r1
 800eb9a:	f7f1 ffdd 	bl	8000b58 <__aeabi_d2iz>
 800eb9e:	2200      	movs	r2, #0
 800eba0:	4607      	mov	r7, r0
 800eba2:	2300      	movs	r3, #0
 800eba4:	4620      	mov	r0, r4
 800eba6:	4629      	mov	r1, r5
 800eba8:	f7f1 ff98 	bl	8000adc <__aeabi_dcmplt>
 800ebac:	b140      	cbz	r0, 800ebc0 <_dtoa_r+0x168>
 800ebae:	4638      	mov	r0, r7
 800ebb0:	f7f1 fcb8 	bl	8000524 <__aeabi_i2d>
 800ebb4:	4622      	mov	r2, r4
 800ebb6:	462b      	mov	r3, r5
 800ebb8:	f7f1 ff86 	bl	8000ac8 <__aeabi_dcmpeq>
 800ebbc:	b900      	cbnz	r0, 800ebc0 <_dtoa_r+0x168>
 800ebbe:	3f01      	subs	r7, #1
 800ebc0:	2f16      	cmp	r7, #22
 800ebc2:	d852      	bhi.n	800ec6a <_dtoa_r+0x212>
 800ebc4:	4b5d      	ldr	r3, [pc, #372]	@ (800ed3c <_dtoa_r+0x2e4>)
 800ebc6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ebca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ebd2:	f7f1 ff83 	bl	8000adc <__aeabi_dcmplt>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	d049      	beq.n	800ec6e <_dtoa_r+0x216>
 800ebda:	3f01      	subs	r7, #1
 800ebdc:	2300      	movs	r3, #0
 800ebde:	9310      	str	r3, [sp, #64]	@ 0x40
 800ebe0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ebe2:	1b9b      	subs	r3, r3, r6
 800ebe4:	1e5a      	subs	r2, r3, #1
 800ebe6:	bf45      	ittet	mi
 800ebe8:	f1c3 0301 	rsbmi	r3, r3, #1
 800ebec:	9300      	strmi	r3, [sp, #0]
 800ebee:	2300      	movpl	r3, #0
 800ebf0:	2300      	movmi	r3, #0
 800ebf2:	9206      	str	r2, [sp, #24]
 800ebf4:	bf54      	ite	pl
 800ebf6:	9300      	strpl	r3, [sp, #0]
 800ebf8:	9306      	strmi	r3, [sp, #24]
 800ebfa:	2f00      	cmp	r7, #0
 800ebfc:	db39      	blt.n	800ec72 <_dtoa_r+0x21a>
 800ebfe:	9b06      	ldr	r3, [sp, #24]
 800ec00:	970d      	str	r7, [sp, #52]	@ 0x34
 800ec02:	443b      	add	r3, r7
 800ec04:	9306      	str	r3, [sp, #24]
 800ec06:	2300      	movs	r3, #0
 800ec08:	9308      	str	r3, [sp, #32]
 800ec0a:	9b07      	ldr	r3, [sp, #28]
 800ec0c:	2b09      	cmp	r3, #9
 800ec0e:	d863      	bhi.n	800ecd8 <_dtoa_r+0x280>
 800ec10:	2b05      	cmp	r3, #5
 800ec12:	bfc4      	itt	gt
 800ec14:	3b04      	subgt	r3, #4
 800ec16:	9307      	strgt	r3, [sp, #28]
 800ec18:	9b07      	ldr	r3, [sp, #28]
 800ec1a:	f1a3 0302 	sub.w	r3, r3, #2
 800ec1e:	bfcc      	ite	gt
 800ec20:	2400      	movgt	r4, #0
 800ec22:	2401      	movle	r4, #1
 800ec24:	2b03      	cmp	r3, #3
 800ec26:	d863      	bhi.n	800ecf0 <_dtoa_r+0x298>
 800ec28:	e8df f003 	tbb	[pc, r3]
 800ec2c:	2b375452 	.word	0x2b375452
 800ec30:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ec34:	441e      	add	r6, r3
 800ec36:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ec3a:	2b20      	cmp	r3, #32
 800ec3c:	bfc1      	itttt	gt
 800ec3e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ec42:	409f      	lslgt	r7, r3
 800ec44:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ec48:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ec4c:	bfd6      	itet	le
 800ec4e:	f1c3 0320 	rsble	r3, r3, #32
 800ec52:	ea47 0003 	orrgt.w	r0, r7, r3
 800ec56:	fa04 f003 	lslle.w	r0, r4, r3
 800ec5a:	f7f1 fc53 	bl	8000504 <__aeabi_ui2d>
 800ec5e:	2201      	movs	r2, #1
 800ec60:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ec64:	3e01      	subs	r6, #1
 800ec66:	9212      	str	r2, [sp, #72]	@ 0x48
 800ec68:	e776      	b.n	800eb58 <_dtoa_r+0x100>
 800ec6a:	2301      	movs	r3, #1
 800ec6c:	e7b7      	b.n	800ebde <_dtoa_r+0x186>
 800ec6e:	9010      	str	r0, [sp, #64]	@ 0x40
 800ec70:	e7b6      	b.n	800ebe0 <_dtoa_r+0x188>
 800ec72:	9b00      	ldr	r3, [sp, #0]
 800ec74:	1bdb      	subs	r3, r3, r7
 800ec76:	9300      	str	r3, [sp, #0]
 800ec78:	427b      	negs	r3, r7
 800ec7a:	9308      	str	r3, [sp, #32]
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ec80:	e7c3      	b.n	800ec0a <_dtoa_r+0x1b2>
 800ec82:	2301      	movs	r3, #1
 800ec84:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec88:	eb07 0b03 	add.w	fp, r7, r3
 800ec8c:	f10b 0301 	add.w	r3, fp, #1
 800ec90:	2b01      	cmp	r3, #1
 800ec92:	9303      	str	r3, [sp, #12]
 800ec94:	bfb8      	it	lt
 800ec96:	2301      	movlt	r3, #1
 800ec98:	e006      	b.n	800eca8 <_dtoa_r+0x250>
 800ec9a:	2301      	movs	r3, #1
 800ec9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	dd28      	ble.n	800ecf6 <_dtoa_r+0x29e>
 800eca4:	469b      	mov	fp, r3
 800eca6:	9303      	str	r3, [sp, #12]
 800eca8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ecac:	2100      	movs	r1, #0
 800ecae:	2204      	movs	r2, #4
 800ecb0:	f102 0514 	add.w	r5, r2, #20
 800ecb4:	429d      	cmp	r5, r3
 800ecb6:	d926      	bls.n	800ed06 <_dtoa_r+0x2ae>
 800ecb8:	6041      	str	r1, [r0, #4]
 800ecba:	4648      	mov	r0, r9
 800ecbc:	f000 fd9c 	bl	800f7f8 <_Balloc>
 800ecc0:	4682      	mov	sl, r0
 800ecc2:	2800      	cmp	r0, #0
 800ecc4:	d142      	bne.n	800ed4c <_dtoa_r+0x2f4>
 800ecc6:	4b1e      	ldr	r3, [pc, #120]	@ (800ed40 <_dtoa_r+0x2e8>)
 800ecc8:	4602      	mov	r2, r0
 800ecca:	f240 11af 	movw	r1, #431	@ 0x1af
 800ecce:	e6da      	b.n	800ea86 <_dtoa_r+0x2e>
 800ecd0:	2300      	movs	r3, #0
 800ecd2:	e7e3      	b.n	800ec9c <_dtoa_r+0x244>
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	e7d5      	b.n	800ec84 <_dtoa_r+0x22c>
 800ecd8:	2401      	movs	r4, #1
 800ecda:	2300      	movs	r3, #0
 800ecdc:	9307      	str	r3, [sp, #28]
 800ecde:	9409      	str	r4, [sp, #36]	@ 0x24
 800ece0:	f04f 3bff 	mov.w	fp, #4294967295
 800ece4:	2200      	movs	r2, #0
 800ece6:	f8cd b00c 	str.w	fp, [sp, #12]
 800ecea:	2312      	movs	r3, #18
 800ecec:	920c      	str	r2, [sp, #48]	@ 0x30
 800ecee:	e7db      	b.n	800eca8 <_dtoa_r+0x250>
 800ecf0:	2301      	movs	r3, #1
 800ecf2:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecf4:	e7f4      	b.n	800ece0 <_dtoa_r+0x288>
 800ecf6:	f04f 0b01 	mov.w	fp, #1
 800ecfa:	f8cd b00c 	str.w	fp, [sp, #12]
 800ecfe:	465b      	mov	r3, fp
 800ed00:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ed04:	e7d0      	b.n	800eca8 <_dtoa_r+0x250>
 800ed06:	3101      	adds	r1, #1
 800ed08:	0052      	lsls	r2, r2, #1
 800ed0a:	e7d1      	b.n	800ecb0 <_dtoa_r+0x258>
 800ed0c:	f3af 8000 	nop.w
 800ed10:	636f4361 	.word	0x636f4361
 800ed14:	3fd287a7 	.word	0x3fd287a7
 800ed18:	8b60c8b3 	.word	0x8b60c8b3
 800ed1c:	3fc68a28 	.word	0x3fc68a28
 800ed20:	509f79fb 	.word	0x509f79fb
 800ed24:	3fd34413 	.word	0x3fd34413
 800ed28:	080124fd 	.word	0x080124fd
 800ed2c:	08012514 	.word	0x08012514
 800ed30:	7ff00000 	.word	0x7ff00000
 800ed34:	080124cd 	.word	0x080124cd
 800ed38:	3ff80000 	.word	0x3ff80000
 800ed3c:	08012668 	.word	0x08012668
 800ed40:	0801256c 	.word	0x0801256c
 800ed44:	080124f9 	.word	0x080124f9
 800ed48:	080124cc 	.word	0x080124cc
 800ed4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ed50:	6018      	str	r0, [r3, #0]
 800ed52:	9b03      	ldr	r3, [sp, #12]
 800ed54:	2b0e      	cmp	r3, #14
 800ed56:	f200 80a1 	bhi.w	800ee9c <_dtoa_r+0x444>
 800ed5a:	2c00      	cmp	r4, #0
 800ed5c:	f000 809e 	beq.w	800ee9c <_dtoa_r+0x444>
 800ed60:	2f00      	cmp	r7, #0
 800ed62:	dd33      	ble.n	800edcc <_dtoa_r+0x374>
 800ed64:	4b9c      	ldr	r3, [pc, #624]	@ (800efd8 <_dtoa_r+0x580>)
 800ed66:	f007 020f 	and.w	r2, r7, #15
 800ed6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed6e:	ed93 7b00 	vldr	d7, [r3]
 800ed72:	05f8      	lsls	r0, r7, #23
 800ed74:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ed78:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ed7c:	d516      	bpl.n	800edac <_dtoa_r+0x354>
 800ed7e:	4b97      	ldr	r3, [pc, #604]	@ (800efdc <_dtoa_r+0x584>)
 800ed80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ed84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ed88:	f7f1 fd60 	bl	800084c <__aeabi_ddiv>
 800ed8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed90:	f004 040f 	and.w	r4, r4, #15
 800ed94:	2603      	movs	r6, #3
 800ed96:	4d91      	ldr	r5, [pc, #580]	@ (800efdc <_dtoa_r+0x584>)
 800ed98:	b954      	cbnz	r4, 800edb0 <_dtoa_r+0x358>
 800ed9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ed9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eda2:	f7f1 fd53 	bl	800084c <__aeabi_ddiv>
 800eda6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800edaa:	e028      	b.n	800edfe <_dtoa_r+0x3a6>
 800edac:	2602      	movs	r6, #2
 800edae:	e7f2      	b.n	800ed96 <_dtoa_r+0x33e>
 800edb0:	07e1      	lsls	r1, r4, #31
 800edb2:	d508      	bpl.n	800edc6 <_dtoa_r+0x36e>
 800edb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800edb8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800edbc:	f7f1 fc1c 	bl	80005f8 <__aeabi_dmul>
 800edc0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800edc4:	3601      	adds	r6, #1
 800edc6:	1064      	asrs	r4, r4, #1
 800edc8:	3508      	adds	r5, #8
 800edca:	e7e5      	b.n	800ed98 <_dtoa_r+0x340>
 800edcc:	f000 80af 	beq.w	800ef2e <_dtoa_r+0x4d6>
 800edd0:	427c      	negs	r4, r7
 800edd2:	4b81      	ldr	r3, [pc, #516]	@ (800efd8 <_dtoa_r+0x580>)
 800edd4:	4d81      	ldr	r5, [pc, #516]	@ (800efdc <_dtoa_r+0x584>)
 800edd6:	f004 020f 	and.w	r2, r4, #15
 800edda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800edde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ede2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ede6:	f7f1 fc07 	bl	80005f8 <__aeabi_dmul>
 800edea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800edee:	1124      	asrs	r4, r4, #4
 800edf0:	2300      	movs	r3, #0
 800edf2:	2602      	movs	r6, #2
 800edf4:	2c00      	cmp	r4, #0
 800edf6:	f040 808f 	bne.w	800ef18 <_dtoa_r+0x4c0>
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d1d3      	bne.n	800eda6 <_dtoa_r+0x34e>
 800edfe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ee00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	f000 8094 	beq.w	800ef32 <_dtoa_r+0x4da>
 800ee0a:	4b75      	ldr	r3, [pc, #468]	@ (800efe0 <_dtoa_r+0x588>)
 800ee0c:	2200      	movs	r2, #0
 800ee0e:	4620      	mov	r0, r4
 800ee10:	4629      	mov	r1, r5
 800ee12:	f7f1 fe63 	bl	8000adc <__aeabi_dcmplt>
 800ee16:	2800      	cmp	r0, #0
 800ee18:	f000 808b 	beq.w	800ef32 <_dtoa_r+0x4da>
 800ee1c:	9b03      	ldr	r3, [sp, #12]
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	f000 8087 	beq.w	800ef32 <_dtoa_r+0x4da>
 800ee24:	f1bb 0f00 	cmp.w	fp, #0
 800ee28:	dd34      	ble.n	800ee94 <_dtoa_r+0x43c>
 800ee2a:	4620      	mov	r0, r4
 800ee2c:	4b6d      	ldr	r3, [pc, #436]	@ (800efe4 <_dtoa_r+0x58c>)
 800ee2e:	2200      	movs	r2, #0
 800ee30:	4629      	mov	r1, r5
 800ee32:	f7f1 fbe1 	bl	80005f8 <__aeabi_dmul>
 800ee36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ee3a:	f107 38ff 	add.w	r8, r7, #4294967295
 800ee3e:	3601      	adds	r6, #1
 800ee40:	465c      	mov	r4, fp
 800ee42:	4630      	mov	r0, r6
 800ee44:	f7f1 fb6e 	bl	8000524 <__aeabi_i2d>
 800ee48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee4c:	f7f1 fbd4 	bl	80005f8 <__aeabi_dmul>
 800ee50:	4b65      	ldr	r3, [pc, #404]	@ (800efe8 <_dtoa_r+0x590>)
 800ee52:	2200      	movs	r2, #0
 800ee54:	f7f1 fa1a 	bl	800028c <__adddf3>
 800ee58:	4605      	mov	r5, r0
 800ee5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ee5e:	2c00      	cmp	r4, #0
 800ee60:	d16a      	bne.n	800ef38 <_dtoa_r+0x4e0>
 800ee62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee66:	4b61      	ldr	r3, [pc, #388]	@ (800efec <_dtoa_r+0x594>)
 800ee68:	2200      	movs	r2, #0
 800ee6a:	f7f1 fa0d 	bl	8000288 <__aeabi_dsub>
 800ee6e:	4602      	mov	r2, r0
 800ee70:	460b      	mov	r3, r1
 800ee72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ee76:	462a      	mov	r2, r5
 800ee78:	4633      	mov	r3, r6
 800ee7a:	f7f1 fe4d 	bl	8000b18 <__aeabi_dcmpgt>
 800ee7e:	2800      	cmp	r0, #0
 800ee80:	f040 8298 	bne.w	800f3b4 <_dtoa_r+0x95c>
 800ee84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee88:	462a      	mov	r2, r5
 800ee8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ee8e:	f7f1 fe25 	bl	8000adc <__aeabi_dcmplt>
 800ee92:	bb38      	cbnz	r0, 800eee4 <_dtoa_r+0x48c>
 800ee94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ee98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ee9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	f2c0 8157 	blt.w	800f152 <_dtoa_r+0x6fa>
 800eea4:	2f0e      	cmp	r7, #14
 800eea6:	f300 8154 	bgt.w	800f152 <_dtoa_r+0x6fa>
 800eeaa:	4b4b      	ldr	r3, [pc, #300]	@ (800efd8 <_dtoa_r+0x580>)
 800eeac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800eeb0:	ed93 7b00 	vldr	d7, [r3]
 800eeb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	ed8d 7b00 	vstr	d7, [sp]
 800eebc:	f280 80e5 	bge.w	800f08a <_dtoa_r+0x632>
 800eec0:	9b03      	ldr	r3, [sp, #12]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	f300 80e1 	bgt.w	800f08a <_dtoa_r+0x632>
 800eec8:	d10c      	bne.n	800eee4 <_dtoa_r+0x48c>
 800eeca:	4b48      	ldr	r3, [pc, #288]	@ (800efec <_dtoa_r+0x594>)
 800eecc:	2200      	movs	r2, #0
 800eece:	ec51 0b17 	vmov	r0, r1, d7
 800eed2:	f7f1 fb91 	bl	80005f8 <__aeabi_dmul>
 800eed6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eeda:	f7f1 fe13 	bl	8000b04 <__aeabi_dcmpge>
 800eede:	2800      	cmp	r0, #0
 800eee0:	f000 8266 	beq.w	800f3b0 <_dtoa_r+0x958>
 800eee4:	2400      	movs	r4, #0
 800eee6:	4625      	mov	r5, r4
 800eee8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eeea:	4656      	mov	r6, sl
 800eeec:	ea6f 0803 	mvn.w	r8, r3
 800eef0:	2700      	movs	r7, #0
 800eef2:	4621      	mov	r1, r4
 800eef4:	4648      	mov	r0, r9
 800eef6:	f000 fcbf 	bl	800f878 <_Bfree>
 800eefa:	2d00      	cmp	r5, #0
 800eefc:	f000 80bd 	beq.w	800f07a <_dtoa_r+0x622>
 800ef00:	b12f      	cbz	r7, 800ef0e <_dtoa_r+0x4b6>
 800ef02:	42af      	cmp	r7, r5
 800ef04:	d003      	beq.n	800ef0e <_dtoa_r+0x4b6>
 800ef06:	4639      	mov	r1, r7
 800ef08:	4648      	mov	r0, r9
 800ef0a:	f000 fcb5 	bl	800f878 <_Bfree>
 800ef0e:	4629      	mov	r1, r5
 800ef10:	4648      	mov	r0, r9
 800ef12:	f000 fcb1 	bl	800f878 <_Bfree>
 800ef16:	e0b0      	b.n	800f07a <_dtoa_r+0x622>
 800ef18:	07e2      	lsls	r2, r4, #31
 800ef1a:	d505      	bpl.n	800ef28 <_dtoa_r+0x4d0>
 800ef1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ef20:	f7f1 fb6a 	bl	80005f8 <__aeabi_dmul>
 800ef24:	3601      	adds	r6, #1
 800ef26:	2301      	movs	r3, #1
 800ef28:	1064      	asrs	r4, r4, #1
 800ef2a:	3508      	adds	r5, #8
 800ef2c:	e762      	b.n	800edf4 <_dtoa_r+0x39c>
 800ef2e:	2602      	movs	r6, #2
 800ef30:	e765      	b.n	800edfe <_dtoa_r+0x3a6>
 800ef32:	9c03      	ldr	r4, [sp, #12]
 800ef34:	46b8      	mov	r8, r7
 800ef36:	e784      	b.n	800ee42 <_dtoa_r+0x3ea>
 800ef38:	4b27      	ldr	r3, [pc, #156]	@ (800efd8 <_dtoa_r+0x580>)
 800ef3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ef3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ef40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ef44:	4454      	add	r4, sl
 800ef46:	2900      	cmp	r1, #0
 800ef48:	d054      	beq.n	800eff4 <_dtoa_r+0x59c>
 800ef4a:	4929      	ldr	r1, [pc, #164]	@ (800eff0 <_dtoa_r+0x598>)
 800ef4c:	2000      	movs	r0, #0
 800ef4e:	f7f1 fc7d 	bl	800084c <__aeabi_ddiv>
 800ef52:	4633      	mov	r3, r6
 800ef54:	462a      	mov	r2, r5
 800ef56:	f7f1 f997 	bl	8000288 <__aeabi_dsub>
 800ef5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ef5e:	4656      	mov	r6, sl
 800ef60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef64:	f7f1 fdf8 	bl	8000b58 <__aeabi_d2iz>
 800ef68:	4605      	mov	r5, r0
 800ef6a:	f7f1 fadb 	bl	8000524 <__aeabi_i2d>
 800ef6e:	4602      	mov	r2, r0
 800ef70:	460b      	mov	r3, r1
 800ef72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef76:	f7f1 f987 	bl	8000288 <__aeabi_dsub>
 800ef7a:	3530      	adds	r5, #48	@ 0x30
 800ef7c:	4602      	mov	r2, r0
 800ef7e:	460b      	mov	r3, r1
 800ef80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ef84:	f806 5b01 	strb.w	r5, [r6], #1
 800ef88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ef8c:	f7f1 fda6 	bl	8000adc <__aeabi_dcmplt>
 800ef90:	2800      	cmp	r0, #0
 800ef92:	d172      	bne.n	800f07a <_dtoa_r+0x622>
 800ef94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef98:	4911      	ldr	r1, [pc, #68]	@ (800efe0 <_dtoa_r+0x588>)
 800ef9a:	2000      	movs	r0, #0
 800ef9c:	f7f1 f974 	bl	8000288 <__aeabi_dsub>
 800efa0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800efa4:	f7f1 fd9a 	bl	8000adc <__aeabi_dcmplt>
 800efa8:	2800      	cmp	r0, #0
 800efaa:	f040 80b4 	bne.w	800f116 <_dtoa_r+0x6be>
 800efae:	42a6      	cmp	r6, r4
 800efb0:	f43f af70 	beq.w	800ee94 <_dtoa_r+0x43c>
 800efb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800efb8:	4b0a      	ldr	r3, [pc, #40]	@ (800efe4 <_dtoa_r+0x58c>)
 800efba:	2200      	movs	r2, #0
 800efbc:	f7f1 fb1c 	bl	80005f8 <__aeabi_dmul>
 800efc0:	4b08      	ldr	r3, [pc, #32]	@ (800efe4 <_dtoa_r+0x58c>)
 800efc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800efc6:	2200      	movs	r2, #0
 800efc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800efcc:	f7f1 fb14 	bl	80005f8 <__aeabi_dmul>
 800efd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800efd4:	e7c4      	b.n	800ef60 <_dtoa_r+0x508>
 800efd6:	bf00      	nop
 800efd8:	08012668 	.word	0x08012668
 800efdc:	08012640 	.word	0x08012640
 800efe0:	3ff00000 	.word	0x3ff00000
 800efe4:	40240000 	.word	0x40240000
 800efe8:	401c0000 	.word	0x401c0000
 800efec:	40140000 	.word	0x40140000
 800eff0:	3fe00000 	.word	0x3fe00000
 800eff4:	4631      	mov	r1, r6
 800eff6:	4628      	mov	r0, r5
 800eff8:	f7f1 fafe 	bl	80005f8 <__aeabi_dmul>
 800effc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f000:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f002:	4656      	mov	r6, sl
 800f004:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f008:	f7f1 fda6 	bl	8000b58 <__aeabi_d2iz>
 800f00c:	4605      	mov	r5, r0
 800f00e:	f7f1 fa89 	bl	8000524 <__aeabi_i2d>
 800f012:	4602      	mov	r2, r0
 800f014:	460b      	mov	r3, r1
 800f016:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f01a:	f7f1 f935 	bl	8000288 <__aeabi_dsub>
 800f01e:	3530      	adds	r5, #48	@ 0x30
 800f020:	f806 5b01 	strb.w	r5, [r6], #1
 800f024:	4602      	mov	r2, r0
 800f026:	460b      	mov	r3, r1
 800f028:	42a6      	cmp	r6, r4
 800f02a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f02e:	f04f 0200 	mov.w	r2, #0
 800f032:	d124      	bne.n	800f07e <_dtoa_r+0x626>
 800f034:	4baf      	ldr	r3, [pc, #700]	@ (800f2f4 <_dtoa_r+0x89c>)
 800f036:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f03a:	f7f1 f927 	bl	800028c <__adddf3>
 800f03e:	4602      	mov	r2, r0
 800f040:	460b      	mov	r3, r1
 800f042:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f046:	f7f1 fd67 	bl	8000b18 <__aeabi_dcmpgt>
 800f04a:	2800      	cmp	r0, #0
 800f04c:	d163      	bne.n	800f116 <_dtoa_r+0x6be>
 800f04e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f052:	49a8      	ldr	r1, [pc, #672]	@ (800f2f4 <_dtoa_r+0x89c>)
 800f054:	2000      	movs	r0, #0
 800f056:	f7f1 f917 	bl	8000288 <__aeabi_dsub>
 800f05a:	4602      	mov	r2, r0
 800f05c:	460b      	mov	r3, r1
 800f05e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f062:	f7f1 fd3b 	bl	8000adc <__aeabi_dcmplt>
 800f066:	2800      	cmp	r0, #0
 800f068:	f43f af14 	beq.w	800ee94 <_dtoa_r+0x43c>
 800f06c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f06e:	1e73      	subs	r3, r6, #1
 800f070:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f072:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f076:	2b30      	cmp	r3, #48	@ 0x30
 800f078:	d0f8      	beq.n	800f06c <_dtoa_r+0x614>
 800f07a:	4647      	mov	r7, r8
 800f07c:	e03b      	b.n	800f0f6 <_dtoa_r+0x69e>
 800f07e:	4b9e      	ldr	r3, [pc, #632]	@ (800f2f8 <_dtoa_r+0x8a0>)
 800f080:	f7f1 faba 	bl	80005f8 <__aeabi_dmul>
 800f084:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f088:	e7bc      	b.n	800f004 <_dtoa_r+0x5ac>
 800f08a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f08e:	4656      	mov	r6, sl
 800f090:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f094:	4620      	mov	r0, r4
 800f096:	4629      	mov	r1, r5
 800f098:	f7f1 fbd8 	bl	800084c <__aeabi_ddiv>
 800f09c:	f7f1 fd5c 	bl	8000b58 <__aeabi_d2iz>
 800f0a0:	4680      	mov	r8, r0
 800f0a2:	f7f1 fa3f 	bl	8000524 <__aeabi_i2d>
 800f0a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f0aa:	f7f1 faa5 	bl	80005f8 <__aeabi_dmul>
 800f0ae:	4602      	mov	r2, r0
 800f0b0:	460b      	mov	r3, r1
 800f0b2:	4620      	mov	r0, r4
 800f0b4:	4629      	mov	r1, r5
 800f0b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f0ba:	f7f1 f8e5 	bl	8000288 <__aeabi_dsub>
 800f0be:	f806 4b01 	strb.w	r4, [r6], #1
 800f0c2:	9d03      	ldr	r5, [sp, #12]
 800f0c4:	eba6 040a 	sub.w	r4, r6, sl
 800f0c8:	42a5      	cmp	r5, r4
 800f0ca:	4602      	mov	r2, r0
 800f0cc:	460b      	mov	r3, r1
 800f0ce:	d133      	bne.n	800f138 <_dtoa_r+0x6e0>
 800f0d0:	f7f1 f8dc 	bl	800028c <__adddf3>
 800f0d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f0d8:	4604      	mov	r4, r0
 800f0da:	460d      	mov	r5, r1
 800f0dc:	f7f1 fd1c 	bl	8000b18 <__aeabi_dcmpgt>
 800f0e0:	b9c0      	cbnz	r0, 800f114 <_dtoa_r+0x6bc>
 800f0e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f0e6:	4620      	mov	r0, r4
 800f0e8:	4629      	mov	r1, r5
 800f0ea:	f7f1 fced 	bl	8000ac8 <__aeabi_dcmpeq>
 800f0ee:	b110      	cbz	r0, 800f0f6 <_dtoa_r+0x69e>
 800f0f0:	f018 0f01 	tst.w	r8, #1
 800f0f4:	d10e      	bne.n	800f114 <_dtoa_r+0x6bc>
 800f0f6:	9902      	ldr	r1, [sp, #8]
 800f0f8:	4648      	mov	r0, r9
 800f0fa:	f000 fbbd 	bl	800f878 <_Bfree>
 800f0fe:	2300      	movs	r3, #0
 800f100:	7033      	strb	r3, [r6, #0]
 800f102:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f104:	3701      	adds	r7, #1
 800f106:	601f      	str	r7, [r3, #0]
 800f108:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	f000 824b 	beq.w	800f5a6 <_dtoa_r+0xb4e>
 800f110:	601e      	str	r6, [r3, #0]
 800f112:	e248      	b.n	800f5a6 <_dtoa_r+0xb4e>
 800f114:	46b8      	mov	r8, r7
 800f116:	4633      	mov	r3, r6
 800f118:	461e      	mov	r6, r3
 800f11a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f11e:	2a39      	cmp	r2, #57	@ 0x39
 800f120:	d106      	bne.n	800f130 <_dtoa_r+0x6d8>
 800f122:	459a      	cmp	sl, r3
 800f124:	d1f8      	bne.n	800f118 <_dtoa_r+0x6c0>
 800f126:	2230      	movs	r2, #48	@ 0x30
 800f128:	f108 0801 	add.w	r8, r8, #1
 800f12c:	f88a 2000 	strb.w	r2, [sl]
 800f130:	781a      	ldrb	r2, [r3, #0]
 800f132:	3201      	adds	r2, #1
 800f134:	701a      	strb	r2, [r3, #0]
 800f136:	e7a0      	b.n	800f07a <_dtoa_r+0x622>
 800f138:	4b6f      	ldr	r3, [pc, #444]	@ (800f2f8 <_dtoa_r+0x8a0>)
 800f13a:	2200      	movs	r2, #0
 800f13c:	f7f1 fa5c 	bl	80005f8 <__aeabi_dmul>
 800f140:	2200      	movs	r2, #0
 800f142:	2300      	movs	r3, #0
 800f144:	4604      	mov	r4, r0
 800f146:	460d      	mov	r5, r1
 800f148:	f7f1 fcbe 	bl	8000ac8 <__aeabi_dcmpeq>
 800f14c:	2800      	cmp	r0, #0
 800f14e:	d09f      	beq.n	800f090 <_dtoa_r+0x638>
 800f150:	e7d1      	b.n	800f0f6 <_dtoa_r+0x69e>
 800f152:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f154:	2a00      	cmp	r2, #0
 800f156:	f000 80ea 	beq.w	800f32e <_dtoa_r+0x8d6>
 800f15a:	9a07      	ldr	r2, [sp, #28]
 800f15c:	2a01      	cmp	r2, #1
 800f15e:	f300 80cd 	bgt.w	800f2fc <_dtoa_r+0x8a4>
 800f162:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f164:	2a00      	cmp	r2, #0
 800f166:	f000 80c1 	beq.w	800f2ec <_dtoa_r+0x894>
 800f16a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f16e:	9c08      	ldr	r4, [sp, #32]
 800f170:	9e00      	ldr	r6, [sp, #0]
 800f172:	9a00      	ldr	r2, [sp, #0]
 800f174:	441a      	add	r2, r3
 800f176:	9200      	str	r2, [sp, #0]
 800f178:	9a06      	ldr	r2, [sp, #24]
 800f17a:	2101      	movs	r1, #1
 800f17c:	441a      	add	r2, r3
 800f17e:	4648      	mov	r0, r9
 800f180:	9206      	str	r2, [sp, #24]
 800f182:	f000 fc2d 	bl	800f9e0 <__i2b>
 800f186:	4605      	mov	r5, r0
 800f188:	b166      	cbz	r6, 800f1a4 <_dtoa_r+0x74c>
 800f18a:	9b06      	ldr	r3, [sp, #24]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	dd09      	ble.n	800f1a4 <_dtoa_r+0x74c>
 800f190:	42b3      	cmp	r3, r6
 800f192:	9a00      	ldr	r2, [sp, #0]
 800f194:	bfa8      	it	ge
 800f196:	4633      	movge	r3, r6
 800f198:	1ad2      	subs	r2, r2, r3
 800f19a:	9200      	str	r2, [sp, #0]
 800f19c:	9a06      	ldr	r2, [sp, #24]
 800f19e:	1af6      	subs	r6, r6, r3
 800f1a0:	1ad3      	subs	r3, r2, r3
 800f1a2:	9306      	str	r3, [sp, #24]
 800f1a4:	9b08      	ldr	r3, [sp, #32]
 800f1a6:	b30b      	cbz	r3, 800f1ec <_dtoa_r+0x794>
 800f1a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	f000 80c6 	beq.w	800f33c <_dtoa_r+0x8e4>
 800f1b0:	2c00      	cmp	r4, #0
 800f1b2:	f000 80c0 	beq.w	800f336 <_dtoa_r+0x8de>
 800f1b6:	4629      	mov	r1, r5
 800f1b8:	4622      	mov	r2, r4
 800f1ba:	4648      	mov	r0, r9
 800f1bc:	f000 fcc8 	bl	800fb50 <__pow5mult>
 800f1c0:	9a02      	ldr	r2, [sp, #8]
 800f1c2:	4601      	mov	r1, r0
 800f1c4:	4605      	mov	r5, r0
 800f1c6:	4648      	mov	r0, r9
 800f1c8:	f000 fc20 	bl	800fa0c <__multiply>
 800f1cc:	9902      	ldr	r1, [sp, #8]
 800f1ce:	4680      	mov	r8, r0
 800f1d0:	4648      	mov	r0, r9
 800f1d2:	f000 fb51 	bl	800f878 <_Bfree>
 800f1d6:	9b08      	ldr	r3, [sp, #32]
 800f1d8:	1b1b      	subs	r3, r3, r4
 800f1da:	9308      	str	r3, [sp, #32]
 800f1dc:	f000 80b1 	beq.w	800f342 <_dtoa_r+0x8ea>
 800f1e0:	9a08      	ldr	r2, [sp, #32]
 800f1e2:	4641      	mov	r1, r8
 800f1e4:	4648      	mov	r0, r9
 800f1e6:	f000 fcb3 	bl	800fb50 <__pow5mult>
 800f1ea:	9002      	str	r0, [sp, #8]
 800f1ec:	2101      	movs	r1, #1
 800f1ee:	4648      	mov	r0, r9
 800f1f0:	f000 fbf6 	bl	800f9e0 <__i2b>
 800f1f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f1f6:	4604      	mov	r4, r0
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	f000 81d8 	beq.w	800f5ae <_dtoa_r+0xb56>
 800f1fe:	461a      	mov	r2, r3
 800f200:	4601      	mov	r1, r0
 800f202:	4648      	mov	r0, r9
 800f204:	f000 fca4 	bl	800fb50 <__pow5mult>
 800f208:	9b07      	ldr	r3, [sp, #28]
 800f20a:	2b01      	cmp	r3, #1
 800f20c:	4604      	mov	r4, r0
 800f20e:	f300 809f 	bgt.w	800f350 <_dtoa_r+0x8f8>
 800f212:	9b04      	ldr	r3, [sp, #16]
 800f214:	2b00      	cmp	r3, #0
 800f216:	f040 8097 	bne.w	800f348 <_dtoa_r+0x8f0>
 800f21a:	9b05      	ldr	r3, [sp, #20]
 800f21c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f220:	2b00      	cmp	r3, #0
 800f222:	f040 8093 	bne.w	800f34c <_dtoa_r+0x8f4>
 800f226:	9b05      	ldr	r3, [sp, #20]
 800f228:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f22c:	0d1b      	lsrs	r3, r3, #20
 800f22e:	051b      	lsls	r3, r3, #20
 800f230:	b133      	cbz	r3, 800f240 <_dtoa_r+0x7e8>
 800f232:	9b00      	ldr	r3, [sp, #0]
 800f234:	3301      	adds	r3, #1
 800f236:	9300      	str	r3, [sp, #0]
 800f238:	9b06      	ldr	r3, [sp, #24]
 800f23a:	3301      	adds	r3, #1
 800f23c:	9306      	str	r3, [sp, #24]
 800f23e:	2301      	movs	r3, #1
 800f240:	9308      	str	r3, [sp, #32]
 800f242:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f244:	2b00      	cmp	r3, #0
 800f246:	f000 81b8 	beq.w	800f5ba <_dtoa_r+0xb62>
 800f24a:	6923      	ldr	r3, [r4, #16]
 800f24c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f250:	6918      	ldr	r0, [r3, #16]
 800f252:	f000 fb79 	bl	800f948 <__hi0bits>
 800f256:	f1c0 0020 	rsb	r0, r0, #32
 800f25a:	9b06      	ldr	r3, [sp, #24]
 800f25c:	4418      	add	r0, r3
 800f25e:	f010 001f 	ands.w	r0, r0, #31
 800f262:	f000 8082 	beq.w	800f36a <_dtoa_r+0x912>
 800f266:	f1c0 0320 	rsb	r3, r0, #32
 800f26a:	2b04      	cmp	r3, #4
 800f26c:	dd73      	ble.n	800f356 <_dtoa_r+0x8fe>
 800f26e:	9b00      	ldr	r3, [sp, #0]
 800f270:	f1c0 001c 	rsb	r0, r0, #28
 800f274:	4403      	add	r3, r0
 800f276:	9300      	str	r3, [sp, #0]
 800f278:	9b06      	ldr	r3, [sp, #24]
 800f27a:	4403      	add	r3, r0
 800f27c:	4406      	add	r6, r0
 800f27e:	9306      	str	r3, [sp, #24]
 800f280:	9b00      	ldr	r3, [sp, #0]
 800f282:	2b00      	cmp	r3, #0
 800f284:	dd05      	ble.n	800f292 <_dtoa_r+0x83a>
 800f286:	9902      	ldr	r1, [sp, #8]
 800f288:	461a      	mov	r2, r3
 800f28a:	4648      	mov	r0, r9
 800f28c:	f000 fcba 	bl	800fc04 <__lshift>
 800f290:	9002      	str	r0, [sp, #8]
 800f292:	9b06      	ldr	r3, [sp, #24]
 800f294:	2b00      	cmp	r3, #0
 800f296:	dd05      	ble.n	800f2a4 <_dtoa_r+0x84c>
 800f298:	4621      	mov	r1, r4
 800f29a:	461a      	mov	r2, r3
 800f29c:	4648      	mov	r0, r9
 800f29e:	f000 fcb1 	bl	800fc04 <__lshift>
 800f2a2:	4604      	mov	r4, r0
 800f2a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d061      	beq.n	800f36e <_dtoa_r+0x916>
 800f2aa:	9802      	ldr	r0, [sp, #8]
 800f2ac:	4621      	mov	r1, r4
 800f2ae:	f000 fd15 	bl	800fcdc <__mcmp>
 800f2b2:	2800      	cmp	r0, #0
 800f2b4:	da5b      	bge.n	800f36e <_dtoa_r+0x916>
 800f2b6:	2300      	movs	r3, #0
 800f2b8:	9902      	ldr	r1, [sp, #8]
 800f2ba:	220a      	movs	r2, #10
 800f2bc:	4648      	mov	r0, r9
 800f2be:	f000 fafd 	bl	800f8bc <__multadd>
 800f2c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2c4:	9002      	str	r0, [sp, #8]
 800f2c6:	f107 38ff 	add.w	r8, r7, #4294967295
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	f000 8177 	beq.w	800f5be <_dtoa_r+0xb66>
 800f2d0:	4629      	mov	r1, r5
 800f2d2:	2300      	movs	r3, #0
 800f2d4:	220a      	movs	r2, #10
 800f2d6:	4648      	mov	r0, r9
 800f2d8:	f000 faf0 	bl	800f8bc <__multadd>
 800f2dc:	f1bb 0f00 	cmp.w	fp, #0
 800f2e0:	4605      	mov	r5, r0
 800f2e2:	dc6f      	bgt.n	800f3c4 <_dtoa_r+0x96c>
 800f2e4:	9b07      	ldr	r3, [sp, #28]
 800f2e6:	2b02      	cmp	r3, #2
 800f2e8:	dc49      	bgt.n	800f37e <_dtoa_r+0x926>
 800f2ea:	e06b      	b.n	800f3c4 <_dtoa_r+0x96c>
 800f2ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f2ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f2f2:	e73c      	b.n	800f16e <_dtoa_r+0x716>
 800f2f4:	3fe00000 	.word	0x3fe00000
 800f2f8:	40240000 	.word	0x40240000
 800f2fc:	9b03      	ldr	r3, [sp, #12]
 800f2fe:	1e5c      	subs	r4, r3, #1
 800f300:	9b08      	ldr	r3, [sp, #32]
 800f302:	42a3      	cmp	r3, r4
 800f304:	db09      	blt.n	800f31a <_dtoa_r+0x8c2>
 800f306:	1b1c      	subs	r4, r3, r4
 800f308:	9b03      	ldr	r3, [sp, #12]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	f6bf af30 	bge.w	800f170 <_dtoa_r+0x718>
 800f310:	9b00      	ldr	r3, [sp, #0]
 800f312:	9a03      	ldr	r2, [sp, #12]
 800f314:	1a9e      	subs	r6, r3, r2
 800f316:	2300      	movs	r3, #0
 800f318:	e72b      	b.n	800f172 <_dtoa_r+0x71a>
 800f31a:	9b08      	ldr	r3, [sp, #32]
 800f31c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f31e:	9408      	str	r4, [sp, #32]
 800f320:	1ae3      	subs	r3, r4, r3
 800f322:	441a      	add	r2, r3
 800f324:	9e00      	ldr	r6, [sp, #0]
 800f326:	9b03      	ldr	r3, [sp, #12]
 800f328:	920d      	str	r2, [sp, #52]	@ 0x34
 800f32a:	2400      	movs	r4, #0
 800f32c:	e721      	b.n	800f172 <_dtoa_r+0x71a>
 800f32e:	9c08      	ldr	r4, [sp, #32]
 800f330:	9e00      	ldr	r6, [sp, #0]
 800f332:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f334:	e728      	b.n	800f188 <_dtoa_r+0x730>
 800f336:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f33a:	e751      	b.n	800f1e0 <_dtoa_r+0x788>
 800f33c:	9a08      	ldr	r2, [sp, #32]
 800f33e:	9902      	ldr	r1, [sp, #8]
 800f340:	e750      	b.n	800f1e4 <_dtoa_r+0x78c>
 800f342:	f8cd 8008 	str.w	r8, [sp, #8]
 800f346:	e751      	b.n	800f1ec <_dtoa_r+0x794>
 800f348:	2300      	movs	r3, #0
 800f34a:	e779      	b.n	800f240 <_dtoa_r+0x7e8>
 800f34c:	9b04      	ldr	r3, [sp, #16]
 800f34e:	e777      	b.n	800f240 <_dtoa_r+0x7e8>
 800f350:	2300      	movs	r3, #0
 800f352:	9308      	str	r3, [sp, #32]
 800f354:	e779      	b.n	800f24a <_dtoa_r+0x7f2>
 800f356:	d093      	beq.n	800f280 <_dtoa_r+0x828>
 800f358:	9a00      	ldr	r2, [sp, #0]
 800f35a:	331c      	adds	r3, #28
 800f35c:	441a      	add	r2, r3
 800f35e:	9200      	str	r2, [sp, #0]
 800f360:	9a06      	ldr	r2, [sp, #24]
 800f362:	441a      	add	r2, r3
 800f364:	441e      	add	r6, r3
 800f366:	9206      	str	r2, [sp, #24]
 800f368:	e78a      	b.n	800f280 <_dtoa_r+0x828>
 800f36a:	4603      	mov	r3, r0
 800f36c:	e7f4      	b.n	800f358 <_dtoa_r+0x900>
 800f36e:	9b03      	ldr	r3, [sp, #12]
 800f370:	2b00      	cmp	r3, #0
 800f372:	46b8      	mov	r8, r7
 800f374:	dc20      	bgt.n	800f3b8 <_dtoa_r+0x960>
 800f376:	469b      	mov	fp, r3
 800f378:	9b07      	ldr	r3, [sp, #28]
 800f37a:	2b02      	cmp	r3, #2
 800f37c:	dd1e      	ble.n	800f3bc <_dtoa_r+0x964>
 800f37e:	f1bb 0f00 	cmp.w	fp, #0
 800f382:	f47f adb1 	bne.w	800eee8 <_dtoa_r+0x490>
 800f386:	4621      	mov	r1, r4
 800f388:	465b      	mov	r3, fp
 800f38a:	2205      	movs	r2, #5
 800f38c:	4648      	mov	r0, r9
 800f38e:	f000 fa95 	bl	800f8bc <__multadd>
 800f392:	4601      	mov	r1, r0
 800f394:	4604      	mov	r4, r0
 800f396:	9802      	ldr	r0, [sp, #8]
 800f398:	f000 fca0 	bl	800fcdc <__mcmp>
 800f39c:	2800      	cmp	r0, #0
 800f39e:	f77f ada3 	ble.w	800eee8 <_dtoa_r+0x490>
 800f3a2:	4656      	mov	r6, sl
 800f3a4:	2331      	movs	r3, #49	@ 0x31
 800f3a6:	f806 3b01 	strb.w	r3, [r6], #1
 800f3aa:	f108 0801 	add.w	r8, r8, #1
 800f3ae:	e59f      	b.n	800eef0 <_dtoa_r+0x498>
 800f3b0:	9c03      	ldr	r4, [sp, #12]
 800f3b2:	46b8      	mov	r8, r7
 800f3b4:	4625      	mov	r5, r4
 800f3b6:	e7f4      	b.n	800f3a2 <_dtoa_r+0x94a>
 800f3b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f3bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	f000 8101 	beq.w	800f5c6 <_dtoa_r+0xb6e>
 800f3c4:	2e00      	cmp	r6, #0
 800f3c6:	dd05      	ble.n	800f3d4 <_dtoa_r+0x97c>
 800f3c8:	4629      	mov	r1, r5
 800f3ca:	4632      	mov	r2, r6
 800f3cc:	4648      	mov	r0, r9
 800f3ce:	f000 fc19 	bl	800fc04 <__lshift>
 800f3d2:	4605      	mov	r5, r0
 800f3d4:	9b08      	ldr	r3, [sp, #32]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d05c      	beq.n	800f494 <_dtoa_r+0xa3c>
 800f3da:	6869      	ldr	r1, [r5, #4]
 800f3dc:	4648      	mov	r0, r9
 800f3de:	f000 fa0b 	bl	800f7f8 <_Balloc>
 800f3e2:	4606      	mov	r6, r0
 800f3e4:	b928      	cbnz	r0, 800f3f2 <_dtoa_r+0x99a>
 800f3e6:	4b82      	ldr	r3, [pc, #520]	@ (800f5f0 <_dtoa_r+0xb98>)
 800f3e8:	4602      	mov	r2, r0
 800f3ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f3ee:	f7ff bb4a 	b.w	800ea86 <_dtoa_r+0x2e>
 800f3f2:	692a      	ldr	r2, [r5, #16]
 800f3f4:	3202      	adds	r2, #2
 800f3f6:	0092      	lsls	r2, r2, #2
 800f3f8:	f105 010c 	add.w	r1, r5, #12
 800f3fc:	300c      	adds	r0, #12
 800f3fe:	f000 fff7 	bl	80103f0 <memcpy>
 800f402:	2201      	movs	r2, #1
 800f404:	4631      	mov	r1, r6
 800f406:	4648      	mov	r0, r9
 800f408:	f000 fbfc 	bl	800fc04 <__lshift>
 800f40c:	f10a 0301 	add.w	r3, sl, #1
 800f410:	9300      	str	r3, [sp, #0]
 800f412:	eb0a 030b 	add.w	r3, sl, fp
 800f416:	9308      	str	r3, [sp, #32]
 800f418:	9b04      	ldr	r3, [sp, #16]
 800f41a:	f003 0301 	and.w	r3, r3, #1
 800f41e:	462f      	mov	r7, r5
 800f420:	9306      	str	r3, [sp, #24]
 800f422:	4605      	mov	r5, r0
 800f424:	9b00      	ldr	r3, [sp, #0]
 800f426:	9802      	ldr	r0, [sp, #8]
 800f428:	4621      	mov	r1, r4
 800f42a:	f103 3bff 	add.w	fp, r3, #4294967295
 800f42e:	f7ff fa8a 	bl	800e946 <quorem>
 800f432:	4603      	mov	r3, r0
 800f434:	3330      	adds	r3, #48	@ 0x30
 800f436:	9003      	str	r0, [sp, #12]
 800f438:	4639      	mov	r1, r7
 800f43a:	9802      	ldr	r0, [sp, #8]
 800f43c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f43e:	f000 fc4d 	bl	800fcdc <__mcmp>
 800f442:	462a      	mov	r2, r5
 800f444:	9004      	str	r0, [sp, #16]
 800f446:	4621      	mov	r1, r4
 800f448:	4648      	mov	r0, r9
 800f44a:	f000 fc63 	bl	800fd14 <__mdiff>
 800f44e:	68c2      	ldr	r2, [r0, #12]
 800f450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f452:	4606      	mov	r6, r0
 800f454:	bb02      	cbnz	r2, 800f498 <_dtoa_r+0xa40>
 800f456:	4601      	mov	r1, r0
 800f458:	9802      	ldr	r0, [sp, #8]
 800f45a:	f000 fc3f 	bl	800fcdc <__mcmp>
 800f45e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f460:	4602      	mov	r2, r0
 800f462:	4631      	mov	r1, r6
 800f464:	4648      	mov	r0, r9
 800f466:	920c      	str	r2, [sp, #48]	@ 0x30
 800f468:	9309      	str	r3, [sp, #36]	@ 0x24
 800f46a:	f000 fa05 	bl	800f878 <_Bfree>
 800f46e:	9b07      	ldr	r3, [sp, #28]
 800f470:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f472:	9e00      	ldr	r6, [sp, #0]
 800f474:	ea42 0103 	orr.w	r1, r2, r3
 800f478:	9b06      	ldr	r3, [sp, #24]
 800f47a:	4319      	orrs	r1, r3
 800f47c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f47e:	d10d      	bne.n	800f49c <_dtoa_r+0xa44>
 800f480:	2b39      	cmp	r3, #57	@ 0x39
 800f482:	d027      	beq.n	800f4d4 <_dtoa_r+0xa7c>
 800f484:	9a04      	ldr	r2, [sp, #16]
 800f486:	2a00      	cmp	r2, #0
 800f488:	dd01      	ble.n	800f48e <_dtoa_r+0xa36>
 800f48a:	9b03      	ldr	r3, [sp, #12]
 800f48c:	3331      	adds	r3, #49	@ 0x31
 800f48e:	f88b 3000 	strb.w	r3, [fp]
 800f492:	e52e      	b.n	800eef2 <_dtoa_r+0x49a>
 800f494:	4628      	mov	r0, r5
 800f496:	e7b9      	b.n	800f40c <_dtoa_r+0x9b4>
 800f498:	2201      	movs	r2, #1
 800f49a:	e7e2      	b.n	800f462 <_dtoa_r+0xa0a>
 800f49c:	9904      	ldr	r1, [sp, #16]
 800f49e:	2900      	cmp	r1, #0
 800f4a0:	db04      	blt.n	800f4ac <_dtoa_r+0xa54>
 800f4a2:	9807      	ldr	r0, [sp, #28]
 800f4a4:	4301      	orrs	r1, r0
 800f4a6:	9806      	ldr	r0, [sp, #24]
 800f4a8:	4301      	orrs	r1, r0
 800f4aa:	d120      	bne.n	800f4ee <_dtoa_r+0xa96>
 800f4ac:	2a00      	cmp	r2, #0
 800f4ae:	ddee      	ble.n	800f48e <_dtoa_r+0xa36>
 800f4b0:	9902      	ldr	r1, [sp, #8]
 800f4b2:	9300      	str	r3, [sp, #0]
 800f4b4:	2201      	movs	r2, #1
 800f4b6:	4648      	mov	r0, r9
 800f4b8:	f000 fba4 	bl	800fc04 <__lshift>
 800f4bc:	4621      	mov	r1, r4
 800f4be:	9002      	str	r0, [sp, #8]
 800f4c0:	f000 fc0c 	bl	800fcdc <__mcmp>
 800f4c4:	2800      	cmp	r0, #0
 800f4c6:	9b00      	ldr	r3, [sp, #0]
 800f4c8:	dc02      	bgt.n	800f4d0 <_dtoa_r+0xa78>
 800f4ca:	d1e0      	bne.n	800f48e <_dtoa_r+0xa36>
 800f4cc:	07da      	lsls	r2, r3, #31
 800f4ce:	d5de      	bpl.n	800f48e <_dtoa_r+0xa36>
 800f4d0:	2b39      	cmp	r3, #57	@ 0x39
 800f4d2:	d1da      	bne.n	800f48a <_dtoa_r+0xa32>
 800f4d4:	2339      	movs	r3, #57	@ 0x39
 800f4d6:	f88b 3000 	strb.w	r3, [fp]
 800f4da:	4633      	mov	r3, r6
 800f4dc:	461e      	mov	r6, r3
 800f4de:	3b01      	subs	r3, #1
 800f4e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f4e4:	2a39      	cmp	r2, #57	@ 0x39
 800f4e6:	d04e      	beq.n	800f586 <_dtoa_r+0xb2e>
 800f4e8:	3201      	adds	r2, #1
 800f4ea:	701a      	strb	r2, [r3, #0]
 800f4ec:	e501      	b.n	800eef2 <_dtoa_r+0x49a>
 800f4ee:	2a00      	cmp	r2, #0
 800f4f0:	dd03      	ble.n	800f4fa <_dtoa_r+0xaa2>
 800f4f2:	2b39      	cmp	r3, #57	@ 0x39
 800f4f4:	d0ee      	beq.n	800f4d4 <_dtoa_r+0xa7c>
 800f4f6:	3301      	adds	r3, #1
 800f4f8:	e7c9      	b.n	800f48e <_dtoa_r+0xa36>
 800f4fa:	9a00      	ldr	r2, [sp, #0]
 800f4fc:	9908      	ldr	r1, [sp, #32]
 800f4fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f502:	428a      	cmp	r2, r1
 800f504:	d028      	beq.n	800f558 <_dtoa_r+0xb00>
 800f506:	9902      	ldr	r1, [sp, #8]
 800f508:	2300      	movs	r3, #0
 800f50a:	220a      	movs	r2, #10
 800f50c:	4648      	mov	r0, r9
 800f50e:	f000 f9d5 	bl	800f8bc <__multadd>
 800f512:	42af      	cmp	r7, r5
 800f514:	9002      	str	r0, [sp, #8]
 800f516:	f04f 0300 	mov.w	r3, #0
 800f51a:	f04f 020a 	mov.w	r2, #10
 800f51e:	4639      	mov	r1, r7
 800f520:	4648      	mov	r0, r9
 800f522:	d107      	bne.n	800f534 <_dtoa_r+0xadc>
 800f524:	f000 f9ca 	bl	800f8bc <__multadd>
 800f528:	4607      	mov	r7, r0
 800f52a:	4605      	mov	r5, r0
 800f52c:	9b00      	ldr	r3, [sp, #0]
 800f52e:	3301      	adds	r3, #1
 800f530:	9300      	str	r3, [sp, #0]
 800f532:	e777      	b.n	800f424 <_dtoa_r+0x9cc>
 800f534:	f000 f9c2 	bl	800f8bc <__multadd>
 800f538:	4629      	mov	r1, r5
 800f53a:	4607      	mov	r7, r0
 800f53c:	2300      	movs	r3, #0
 800f53e:	220a      	movs	r2, #10
 800f540:	4648      	mov	r0, r9
 800f542:	f000 f9bb 	bl	800f8bc <__multadd>
 800f546:	4605      	mov	r5, r0
 800f548:	e7f0      	b.n	800f52c <_dtoa_r+0xad4>
 800f54a:	f1bb 0f00 	cmp.w	fp, #0
 800f54e:	bfcc      	ite	gt
 800f550:	465e      	movgt	r6, fp
 800f552:	2601      	movle	r6, #1
 800f554:	4456      	add	r6, sl
 800f556:	2700      	movs	r7, #0
 800f558:	9902      	ldr	r1, [sp, #8]
 800f55a:	9300      	str	r3, [sp, #0]
 800f55c:	2201      	movs	r2, #1
 800f55e:	4648      	mov	r0, r9
 800f560:	f000 fb50 	bl	800fc04 <__lshift>
 800f564:	4621      	mov	r1, r4
 800f566:	9002      	str	r0, [sp, #8]
 800f568:	f000 fbb8 	bl	800fcdc <__mcmp>
 800f56c:	2800      	cmp	r0, #0
 800f56e:	dcb4      	bgt.n	800f4da <_dtoa_r+0xa82>
 800f570:	d102      	bne.n	800f578 <_dtoa_r+0xb20>
 800f572:	9b00      	ldr	r3, [sp, #0]
 800f574:	07db      	lsls	r3, r3, #31
 800f576:	d4b0      	bmi.n	800f4da <_dtoa_r+0xa82>
 800f578:	4633      	mov	r3, r6
 800f57a:	461e      	mov	r6, r3
 800f57c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f580:	2a30      	cmp	r2, #48	@ 0x30
 800f582:	d0fa      	beq.n	800f57a <_dtoa_r+0xb22>
 800f584:	e4b5      	b.n	800eef2 <_dtoa_r+0x49a>
 800f586:	459a      	cmp	sl, r3
 800f588:	d1a8      	bne.n	800f4dc <_dtoa_r+0xa84>
 800f58a:	2331      	movs	r3, #49	@ 0x31
 800f58c:	f108 0801 	add.w	r8, r8, #1
 800f590:	f88a 3000 	strb.w	r3, [sl]
 800f594:	e4ad      	b.n	800eef2 <_dtoa_r+0x49a>
 800f596:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f598:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f5f4 <_dtoa_r+0xb9c>
 800f59c:	b11b      	cbz	r3, 800f5a6 <_dtoa_r+0xb4e>
 800f59e:	f10a 0308 	add.w	r3, sl, #8
 800f5a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f5a4:	6013      	str	r3, [r2, #0]
 800f5a6:	4650      	mov	r0, sl
 800f5a8:	b017      	add	sp, #92	@ 0x5c
 800f5aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5ae:	9b07      	ldr	r3, [sp, #28]
 800f5b0:	2b01      	cmp	r3, #1
 800f5b2:	f77f ae2e 	ble.w	800f212 <_dtoa_r+0x7ba>
 800f5b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f5b8:	9308      	str	r3, [sp, #32]
 800f5ba:	2001      	movs	r0, #1
 800f5bc:	e64d      	b.n	800f25a <_dtoa_r+0x802>
 800f5be:	f1bb 0f00 	cmp.w	fp, #0
 800f5c2:	f77f aed9 	ble.w	800f378 <_dtoa_r+0x920>
 800f5c6:	4656      	mov	r6, sl
 800f5c8:	9802      	ldr	r0, [sp, #8]
 800f5ca:	4621      	mov	r1, r4
 800f5cc:	f7ff f9bb 	bl	800e946 <quorem>
 800f5d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f5d4:	f806 3b01 	strb.w	r3, [r6], #1
 800f5d8:	eba6 020a 	sub.w	r2, r6, sl
 800f5dc:	4593      	cmp	fp, r2
 800f5de:	ddb4      	ble.n	800f54a <_dtoa_r+0xaf2>
 800f5e0:	9902      	ldr	r1, [sp, #8]
 800f5e2:	2300      	movs	r3, #0
 800f5e4:	220a      	movs	r2, #10
 800f5e6:	4648      	mov	r0, r9
 800f5e8:	f000 f968 	bl	800f8bc <__multadd>
 800f5ec:	9002      	str	r0, [sp, #8]
 800f5ee:	e7eb      	b.n	800f5c8 <_dtoa_r+0xb70>
 800f5f0:	0801256c 	.word	0x0801256c
 800f5f4:	080124f0 	.word	0x080124f0

0800f5f8 <_free_r>:
 800f5f8:	b538      	push	{r3, r4, r5, lr}
 800f5fa:	4605      	mov	r5, r0
 800f5fc:	2900      	cmp	r1, #0
 800f5fe:	d041      	beq.n	800f684 <_free_r+0x8c>
 800f600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f604:	1f0c      	subs	r4, r1, #4
 800f606:	2b00      	cmp	r3, #0
 800f608:	bfb8      	it	lt
 800f60a:	18e4      	addlt	r4, r4, r3
 800f60c:	f000 f8e8 	bl	800f7e0 <__malloc_lock>
 800f610:	4a1d      	ldr	r2, [pc, #116]	@ (800f688 <_free_r+0x90>)
 800f612:	6813      	ldr	r3, [r2, #0]
 800f614:	b933      	cbnz	r3, 800f624 <_free_r+0x2c>
 800f616:	6063      	str	r3, [r4, #4]
 800f618:	6014      	str	r4, [r2, #0]
 800f61a:	4628      	mov	r0, r5
 800f61c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f620:	f000 b8e4 	b.w	800f7ec <__malloc_unlock>
 800f624:	42a3      	cmp	r3, r4
 800f626:	d908      	bls.n	800f63a <_free_r+0x42>
 800f628:	6820      	ldr	r0, [r4, #0]
 800f62a:	1821      	adds	r1, r4, r0
 800f62c:	428b      	cmp	r3, r1
 800f62e:	bf01      	itttt	eq
 800f630:	6819      	ldreq	r1, [r3, #0]
 800f632:	685b      	ldreq	r3, [r3, #4]
 800f634:	1809      	addeq	r1, r1, r0
 800f636:	6021      	streq	r1, [r4, #0]
 800f638:	e7ed      	b.n	800f616 <_free_r+0x1e>
 800f63a:	461a      	mov	r2, r3
 800f63c:	685b      	ldr	r3, [r3, #4]
 800f63e:	b10b      	cbz	r3, 800f644 <_free_r+0x4c>
 800f640:	42a3      	cmp	r3, r4
 800f642:	d9fa      	bls.n	800f63a <_free_r+0x42>
 800f644:	6811      	ldr	r1, [r2, #0]
 800f646:	1850      	adds	r0, r2, r1
 800f648:	42a0      	cmp	r0, r4
 800f64a:	d10b      	bne.n	800f664 <_free_r+0x6c>
 800f64c:	6820      	ldr	r0, [r4, #0]
 800f64e:	4401      	add	r1, r0
 800f650:	1850      	adds	r0, r2, r1
 800f652:	4283      	cmp	r3, r0
 800f654:	6011      	str	r1, [r2, #0]
 800f656:	d1e0      	bne.n	800f61a <_free_r+0x22>
 800f658:	6818      	ldr	r0, [r3, #0]
 800f65a:	685b      	ldr	r3, [r3, #4]
 800f65c:	6053      	str	r3, [r2, #4]
 800f65e:	4408      	add	r0, r1
 800f660:	6010      	str	r0, [r2, #0]
 800f662:	e7da      	b.n	800f61a <_free_r+0x22>
 800f664:	d902      	bls.n	800f66c <_free_r+0x74>
 800f666:	230c      	movs	r3, #12
 800f668:	602b      	str	r3, [r5, #0]
 800f66a:	e7d6      	b.n	800f61a <_free_r+0x22>
 800f66c:	6820      	ldr	r0, [r4, #0]
 800f66e:	1821      	adds	r1, r4, r0
 800f670:	428b      	cmp	r3, r1
 800f672:	bf04      	itt	eq
 800f674:	6819      	ldreq	r1, [r3, #0]
 800f676:	685b      	ldreq	r3, [r3, #4]
 800f678:	6063      	str	r3, [r4, #4]
 800f67a:	bf04      	itt	eq
 800f67c:	1809      	addeq	r1, r1, r0
 800f67e:	6021      	streq	r1, [r4, #0]
 800f680:	6054      	str	r4, [r2, #4]
 800f682:	e7ca      	b.n	800f61a <_free_r+0x22>
 800f684:	bd38      	pop	{r3, r4, r5, pc}
 800f686:	bf00      	nop
 800f688:	20000b7c 	.word	0x20000b7c

0800f68c <malloc>:
 800f68c:	4b02      	ldr	r3, [pc, #8]	@ (800f698 <malloc+0xc>)
 800f68e:	4601      	mov	r1, r0
 800f690:	6818      	ldr	r0, [r3, #0]
 800f692:	f000 b825 	b.w	800f6e0 <_malloc_r>
 800f696:	bf00      	nop
 800f698:	200000ec 	.word	0x200000ec

0800f69c <sbrk_aligned>:
 800f69c:	b570      	push	{r4, r5, r6, lr}
 800f69e:	4e0f      	ldr	r6, [pc, #60]	@ (800f6dc <sbrk_aligned+0x40>)
 800f6a0:	460c      	mov	r4, r1
 800f6a2:	6831      	ldr	r1, [r6, #0]
 800f6a4:	4605      	mov	r5, r0
 800f6a6:	b911      	cbnz	r1, 800f6ae <sbrk_aligned+0x12>
 800f6a8:	f000 fe92 	bl	80103d0 <_sbrk_r>
 800f6ac:	6030      	str	r0, [r6, #0]
 800f6ae:	4621      	mov	r1, r4
 800f6b0:	4628      	mov	r0, r5
 800f6b2:	f000 fe8d 	bl	80103d0 <_sbrk_r>
 800f6b6:	1c43      	adds	r3, r0, #1
 800f6b8:	d103      	bne.n	800f6c2 <sbrk_aligned+0x26>
 800f6ba:	f04f 34ff 	mov.w	r4, #4294967295
 800f6be:	4620      	mov	r0, r4
 800f6c0:	bd70      	pop	{r4, r5, r6, pc}
 800f6c2:	1cc4      	adds	r4, r0, #3
 800f6c4:	f024 0403 	bic.w	r4, r4, #3
 800f6c8:	42a0      	cmp	r0, r4
 800f6ca:	d0f8      	beq.n	800f6be <sbrk_aligned+0x22>
 800f6cc:	1a21      	subs	r1, r4, r0
 800f6ce:	4628      	mov	r0, r5
 800f6d0:	f000 fe7e 	bl	80103d0 <_sbrk_r>
 800f6d4:	3001      	adds	r0, #1
 800f6d6:	d1f2      	bne.n	800f6be <sbrk_aligned+0x22>
 800f6d8:	e7ef      	b.n	800f6ba <sbrk_aligned+0x1e>
 800f6da:	bf00      	nop
 800f6dc:	20000b78 	.word	0x20000b78

0800f6e0 <_malloc_r>:
 800f6e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6e4:	1ccd      	adds	r5, r1, #3
 800f6e6:	f025 0503 	bic.w	r5, r5, #3
 800f6ea:	3508      	adds	r5, #8
 800f6ec:	2d0c      	cmp	r5, #12
 800f6ee:	bf38      	it	cc
 800f6f0:	250c      	movcc	r5, #12
 800f6f2:	2d00      	cmp	r5, #0
 800f6f4:	4606      	mov	r6, r0
 800f6f6:	db01      	blt.n	800f6fc <_malloc_r+0x1c>
 800f6f8:	42a9      	cmp	r1, r5
 800f6fa:	d904      	bls.n	800f706 <_malloc_r+0x26>
 800f6fc:	230c      	movs	r3, #12
 800f6fe:	6033      	str	r3, [r6, #0]
 800f700:	2000      	movs	r0, #0
 800f702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f706:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f7dc <_malloc_r+0xfc>
 800f70a:	f000 f869 	bl	800f7e0 <__malloc_lock>
 800f70e:	f8d8 3000 	ldr.w	r3, [r8]
 800f712:	461c      	mov	r4, r3
 800f714:	bb44      	cbnz	r4, 800f768 <_malloc_r+0x88>
 800f716:	4629      	mov	r1, r5
 800f718:	4630      	mov	r0, r6
 800f71a:	f7ff ffbf 	bl	800f69c <sbrk_aligned>
 800f71e:	1c43      	adds	r3, r0, #1
 800f720:	4604      	mov	r4, r0
 800f722:	d158      	bne.n	800f7d6 <_malloc_r+0xf6>
 800f724:	f8d8 4000 	ldr.w	r4, [r8]
 800f728:	4627      	mov	r7, r4
 800f72a:	2f00      	cmp	r7, #0
 800f72c:	d143      	bne.n	800f7b6 <_malloc_r+0xd6>
 800f72e:	2c00      	cmp	r4, #0
 800f730:	d04b      	beq.n	800f7ca <_malloc_r+0xea>
 800f732:	6823      	ldr	r3, [r4, #0]
 800f734:	4639      	mov	r1, r7
 800f736:	4630      	mov	r0, r6
 800f738:	eb04 0903 	add.w	r9, r4, r3
 800f73c:	f000 fe48 	bl	80103d0 <_sbrk_r>
 800f740:	4581      	cmp	r9, r0
 800f742:	d142      	bne.n	800f7ca <_malloc_r+0xea>
 800f744:	6821      	ldr	r1, [r4, #0]
 800f746:	1a6d      	subs	r5, r5, r1
 800f748:	4629      	mov	r1, r5
 800f74a:	4630      	mov	r0, r6
 800f74c:	f7ff ffa6 	bl	800f69c <sbrk_aligned>
 800f750:	3001      	adds	r0, #1
 800f752:	d03a      	beq.n	800f7ca <_malloc_r+0xea>
 800f754:	6823      	ldr	r3, [r4, #0]
 800f756:	442b      	add	r3, r5
 800f758:	6023      	str	r3, [r4, #0]
 800f75a:	f8d8 3000 	ldr.w	r3, [r8]
 800f75e:	685a      	ldr	r2, [r3, #4]
 800f760:	bb62      	cbnz	r2, 800f7bc <_malloc_r+0xdc>
 800f762:	f8c8 7000 	str.w	r7, [r8]
 800f766:	e00f      	b.n	800f788 <_malloc_r+0xa8>
 800f768:	6822      	ldr	r2, [r4, #0]
 800f76a:	1b52      	subs	r2, r2, r5
 800f76c:	d420      	bmi.n	800f7b0 <_malloc_r+0xd0>
 800f76e:	2a0b      	cmp	r2, #11
 800f770:	d917      	bls.n	800f7a2 <_malloc_r+0xc2>
 800f772:	1961      	adds	r1, r4, r5
 800f774:	42a3      	cmp	r3, r4
 800f776:	6025      	str	r5, [r4, #0]
 800f778:	bf18      	it	ne
 800f77a:	6059      	strne	r1, [r3, #4]
 800f77c:	6863      	ldr	r3, [r4, #4]
 800f77e:	bf08      	it	eq
 800f780:	f8c8 1000 	streq.w	r1, [r8]
 800f784:	5162      	str	r2, [r4, r5]
 800f786:	604b      	str	r3, [r1, #4]
 800f788:	4630      	mov	r0, r6
 800f78a:	f000 f82f 	bl	800f7ec <__malloc_unlock>
 800f78e:	f104 000b 	add.w	r0, r4, #11
 800f792:	1d23      	adds	r3, r4, #4
 800f794:	f020 0007 	bic.w	r0, r0, #7
 800f798:	1ac2      	subs	r2, r0, r3
 800f79a:	bf1c      	itt	ne
 800f79c:	1a1b      	subne	r3, r3, r0
 800f79e:	50a3      	strne	r3, [r4, r2]
 800f7a0:	e7af      	b.n	800f702 <_malloc_r+0x22>
 800f7a2:	6862      	ldr	r2, [r4, #4]
 800f7a4:	42a3      	cmp	r3, r4
 800f7a6:	bf0c      	ite	eq
 800f7a8:	f8c8 2000 	streq.w	r2, [r8]
 800f7ac:	605a      	strne	r2, [r3, #4]
 800f7ae:	e7eb      	b.n	800f788 <_malloc_r+0xa8>
 800f7b0:	4623      	mov	r3, r4
 800f7b2:	6864      	ldr	r4, [r4, #4]
 800f7b4:	e7ae      	b.n	800f714 <_malloc_r+0x34>
 800f7b6:	463c      	mov	r4, r7
 800f7b8:	687f      	ldr	r7, [r7, #4]
 800f7ba:	e7b6      	b.n	800f72a <_malloc_r+0x4a>
 800f7bc:	461a      	mov	r2, r3
 800f7be:	685b      	ldr	r3, [r3, #4]
 800f7c0:	42a3      	cmp	r3, r4
 800f7c2:	d1fb      	bne.n	800f7bc <_malloc_r+0xdc>
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	6053      	str	r3, [r2, #4]
 800f7c8:	e7de      	b.n	800f788 <_malloc_r+0xa8>
 800f7ca:	230c      	movs	r3, #12
 800f7cc:	6033      	str	r3, [r6, #0]
 800f7ce:	4630      	mov	r0, r6
 800f7d0:	f000 f80c 	bl	800f7ec <__malloc_unlock>
 800f7d4:	e794      	b.n	800f700 <_malloc_r+0x20>
 800f7d6:	6005      	str	r5, [r0, #0]
 800f7d8:	e7d6      	b.n	800f788 <_malloc_r+0xa8>
 800f7da:	bf00      	nop
 800f7dc:	20000b7c 	.word	0x20000b7c

0800f7e0 <__malloc_lock>:
 800f7e0:	4801      	ldr	r0, [pc, #4]	@ (800f7e8 <__malloc_lock+0x8>)
 800f7e2:	f7ff b8ae 	b.w	800e942 <__retarget_lock_acquire_recursive>
 800f7e6:	bf00      	nop
 800f7e8:	20000b74 	.word	0x20000b74

0800f7ec <__malloc_unlock>:
 800f7ec:	4801      	ldr	r0, [pc, #4]	@ (800f7f4 <__malloc_unlock+0x8>)
 800f7ee:	f7ff b8a9 	b.w	800e944 <__retarget_lock_release_recursive>
 800f7f2:	bf00      	nop
 800f7f4:	20000b74 	.word	0x20000b74

0800f7f8 <_Balloc>:
 800f7f8:	b570      	push	{r4, r5, r6, lr}
 800f7fa:	69c6      	ldr	r6, [r0, #28]
 800f7fc:	4604      	mov	r4, r0
 800f7fe:	460d      	mov	r5, r1
 800f800:	b976      	cbnz	r6, 800f820 <_Balloc+0x28>
 800f802:	2010      	movs	r0, #16
 800f804:	f7ff ff42 	bl	800f68c <malloc>
 800f808:	4602      	mov	r2, r0
 800f80a:	61e0      	str	r0, [r4, #28]
 800f80c:	b920      	cbnz	r0, 800f818 <_Balloc+0x20>
 800f80e:	4b18      	ldr	r3, [pc, #96]	@ (800f870 <_Balloc+0x78>)
 800f810:	4818      	ldr	r0, [pc, #96]	@ (800f874 <_Balloc+0x7c>)
 800f812:	216b      	movs	r1, #107	@ 0x6b
 800f814:	f000 fdfa 	bl	801040c <__assert_func>
 800f818:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f81c:	6006      	str	r6, [r0, #0]
 800f81e:	60c6      	str	r6, [r0, #12]
 800f820:	69e6      	ldr	r6, [r4, #28]
 800f822:	68f3      	ldr	r3, [r6, #12]
 800f824:	b183      	cbz	r3, 800f848 <_Balloc+0x50>
 800f826:	69e3      	ldr	r3, [r4, #28]
 800f828:	68db      	ldr	r3, [r3, #12]
 800f82a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f82e:	b9b8      	cbnz	r0, 800f860 <_Balloc+0x68>
 800f830:	2101      	movs	r1, #1
 800f832:	fa01 f605 	lsl.w	r6, r1, r5
 800f836:	1d72      	adds	r2, r6, #5
 800f838:	0092      	lsls	r2, r2, #2
 800f83a:	4620      	mov	r0, r4
 800f83c:	f000 fe04 	bl	8010448 <_calloc_r>
 800f840:	b160      	cbz	r0, 800f85c <_Balloc+0x64>
 800f842:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f846:	e00e      	b.n	800f866 <_Balloc+0x6e>
 800f848:	2221      	movs	r2, #33	@ 0x21
 800f84a:	2104      	movs	r1, #4
 800f84c:	4620      	mov	r0, r4
 800f84e:	f000 fdfb 	bl	8010448 <_calloc_r>
 800f852:	69e3      	ldr	r3, [r4, #28]
 800f854:	60f0      	str	r0, [r6, #12]
 800f856:	68db      	ldr	r3, [r3, #12]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d1e4      	bne.n	800f826 <_Balloc+0x2e>
 800f85c:	2000      	movs	r0, #0
 800f85e:	bd70      	pop	{r4, r5, r6, pc}
 800f860:	6802      	ldr	r2, [r0, #0]
 800f862:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f866:	2300      	movs	r3, #0
 800f868:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f86c:	e7f7      	b.n	800f85e <_Balloc+0x66>
 800f86e:	bf00      	nop
 800f870:	080124fd 	.word	0x080124fd
 800f874:	0801257d 	.word	0x0801257d

0800f878 <_Bfree>:
 800f878:	b570      	push	{r4, r5, r6, lr}
 800f87a:	69c6      	ldr	r6, [r0, #28]
 800f87c:	4605      	mov	r5, r0
 800f87e:	460c      	mov	r4, r1
 800f880:	b976      	cbnz	r6, 800f8a0 <_Bfree+0x28>
 800f882:	2010      	movs	r0, #16
 800f884:	f7ff ff02 	bl	800f68c <malloc>
 800f888:	4602      	mov	r2, r0
 800f88a:	61e8      	str	r0, [r5, #28]
 800f88c:	b920      	cbnz	r0, 800f898 <_Bfree+0x20>
 800f88e:	4b09      	ldr	r3, [pc, #36]	@ (800f8b4 <_Bfree+0x3c>)
 800f890:	4809      	ldr	r0, [pc, #36]	@ (800f8b8 <_Bfree+0x40>)
 800f892:	218f      	movs	r1, #143	@ 0x8f
 800f894:	f000 fdba 	bl	801040c <__assert_func>
 800f898:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f89c:	6006      	str	r6, [r0, #0]
 800f89e:	60c6      	str	r6, [r0, #12]
 800f8a0:	b13c      	cbz	r4, 800f8b2 <_Bfree+0x3a>
 800f8a2:	69eb      	ldr	r3, [r5, #28]
 800f8a4:	6862      	ldr	r2, [r4, #4]
 800f8a6:	68db      	ldr	r3, [r3, #12]
 800f8a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f8ac:	6021      	str	r1, [r4, #0]
 800f8ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f8b2:	bd70      	pop	{r4, r5, r6, pc}
 800f8b4:	080124fd 	.word	0x080124fd
 800f8b8:	0801257d 	.word	0x0801257d

0800f8bc <__multadd>:
 800f8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8c0:	690d      	ldr	r5, [r1, #16]
 800f8c2:	4607      	mov	r7, r0
 800f8c4:	460c      	mov	r4, r1
 800f8c6:	461e      	mov	r6, r3
 800f8c8:	f101 0c14 	add.w	ip, r1, #20
 800f8cc:	2000      	movs	r0, #0
 800f8ce:	f8dc 3000 	ldr.w	r3, [ip]
 800f8d2:	b299      	uxth	r1, r3
 800f8d4:	fb02 6101 	mla	r1, r2, r1, r6
 800f8d8:	0c1e      	lsrs	r6, r3, #16
 800f8da:	0c0b      	lsrs	r3, r1, #16
 800f8dc:	fb02 3306 	mla	r3, r2, r6, r3
 800f8e0:	b289      	uxth	r1, r1
 800f8e2:	3001      	adds	r0, #1
 800f8e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f8e8:	4285      	cmp	r5, r0
 800f8ea:	f84c 1b04 	str.w	r1, [ip], #4
 800f8ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f8f2:	dcec      	bgt.n	800f8ce <__multadd+0x12>
 800f8f4:	b30e      	cbz	r6, 800f93a <__multadd+0x7e>
 800f8f6:	68a3      	ldr	r3, [r4, #8]
 800f8f8:	42ab      	cmp	r3, r5
 800f8fa:	dc19      	bgt.n	800f930 <__multadd+0x74>
 800f8fc:	6861      	ldr	r1, [r4, #4]
 800f8fe:	4638      	mov	r0, r7
 800f900:	3101      	adds	r1, #1
 800f902:	f7ff ff79 	bl	800f7f8 <_Balloc>
 800f906:	4680      	mov	r8, r0
 800f908:	b928      	cbnz	r0, 800f916 <__multadd+0x5a>
 800f90a:	4602      	mov	r2, r0
 800f90c:	4b0c      	ldr	r3, [pc, #48]	@ (800f940 <__multadd+0x84>)
 800f90e:	480d      	ldr	r0, [pc, #52]	@ (800f944 <__multadd+0x88>)
 800f910:	21ba      	movs	r1, #186	@ 0xba
 800f912:	f000 fd7b 	bl	801040c <__assert_func>
 800f916:	6922      	ldr	r2, [r4, #16]
 800f918:	3202      	adds	r2, #2
 800f91a:	f104 010c 	add.w	r1, r4, #12
 800f91e:	0092      	lsls	r2, r2, #2
 800f920:	300c      	adds	r0, #12
 800f922:	f000 fd65 	bl	80103f0 <memcpy>
 800f926:	4621      	mov	r1, r4
 800f928:	4638      	mov	r0, r7
 800f92a:	f7ff ffa5 	bl	800f878 <_Bfree>
 800f92e:	4644      	mov	r4, r8
 800f930:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f934:	3501      	adds	r5, #1
 800f936:	615e      	str	r6, [r3, #20]
 800f938:	6125      	str	r5, [r4, #16]
 800f93a:	4620      	mov	r0, r4
 800f93c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f940:	0801256c 	.word	0x0801256c
 800f944:	0801257d 	.word	0x0801257d

0800f948 <__hi0bits>:
 800f948:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f94c:	4603      	mov	r3, r0
 800f94e:	bf36      	itet	cc
 800f950:	0403      	lslcc	r3, r0, #16
 800f952:	2000      	movcs	r0, #0
 800f954:	2010      	movcc	r0, #16
 800f956:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f95a:	bf3c      	itt	cc
 800f95c:	021b      	lslcc	r3, r3, #8
 800f95e:	3008      	addcc	r0, #8
 800f960:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f964:	bf3c      	itt	cc
 800f966:	011b      	lslcc	r3, r3, #4
 800f968:	3004      	addcc	r0, #4
 800f96a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f96e:	bf3c      	itt	cc
 800f970:	009b      	lslcc	r3, r3, #2
 800f972:	3002      	addcc	r0, #2
 800f974:	2b00      	cmp	r3, #0
 800f976:	db05      	blt.n	800f984 <__hi0bits+0x3c>
 800f978:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f97c:	f100 0001 	add.w	r0, r0, #1
 800f980:	bf08      	it	eq
 800f982:	2020      	moveq	r0, #32
 800f984:	4770      	bx	lr

0800f986 <__lo0bits>:
 800f986:	6803      	ldr	r3, [r0, #0]
 800f988:	4602      	mov	r2, r0
 800f98a:	f013 0007 	ands.w	r0, r3, #7
 800f98e:	d00b      	beq.n	800f9a8 <__lo0bits+0x22>
 800f990:	07d9      	lsls	r1, r3, #31
 800f992:	d421      	bmi.n	800f9d8 <__lo0bits+0x52>
 800f994:	0798      	lsls	r0, r3, #30
 800f996:	bf49      	itett	mi
 800f998:	085b      	lsrmi	r3, r3, #1
 800f99a:	089b      	lsrpl	r3, r3, #2
 800f99c:	2001      	movmi	r0, #1
 800f99e:	6013      	strmi	r3, [r2, #0]
 800f9a0:	bf5c      	itt	pl
 800f9a2:	6013      	strpl	r3, [r2, #0]
 800f9a4:	2002      	movpl	r0, #2
 800f9a6:	4770      	bx	lr
 800f9a8:	b299      	uxth	r1, r3
 800f9aa:	b909      	cbnz	r1, 800f9b0 <__lo0bits+0x2a>
 800f9ac:	0c1b      	lsrs	r3, r3, #16
 800f9ae:	2010      	movs	r0, #16
 800f9b0:	b2d9      	uxtb	r1, r3
 800f9b2:	b909      	cbnz	r1, 800f9b8 <__lo0bits+0x32>
 800f9b4:	3008      	adds	r0, #8
 800f9b6:	0a1b      	lsrs	r3, r3, #8
 800f9b8:	0719      	lsls	r1, r3, #28
 800f9ba:	bf04      	itt	eq
 800f9bc:	091b      	lsreq	r3, r3, #4
 800f9be:	3004      	addeq	r0, #4
 800f9c0:	0799      	lsls	r1, r3, #30
 800f9c2:	bf04      	itt	eq
 800f9c4:	089b      	lsreq	r3, r3, #2
 800f9c6:	3002      	addeq	r0, #2
 800f9c8:	07d9      	lsls	r1, r3, #31
 800f9ca:	d403      	bmi.n	800f9d4 <__lo0bits+0x4e>
 800f9cc:	085b      	lsrs	r3, r3, #1
 800f9ce:	f100 0001 	add.w	r0, r0, #1
 800f9d2:	d003      	beq.n	800f9dc <__lo0bits+0x56>
 800f9d4:	6013      	str	r3, [r2, #0]
 800f9d6:	4770      	bx	lr
 800f9d8:	2000      	movs	r0, #0
 800f9da:	4770      	bx	lr
 800f9dc:	2020      	movs	r0, #32
 800f9de:	4770      	bx	lr

0800f9e0 <__i2b>:
 800f9e0:	b510      	push	{r4, lr}
 800f9e2:	460c      	mov	r4, r1
 800f9e4:	2101      	movs	r1, #1
 800f9e6:	f7ff ff07 	bl	800f7f8 <_Balloc>
 800f9ea:	4602      	mov	r2, r0
 800f9ec:	b928      	cbnz	r0, 800f9fa <__i2b+0x1a>
 800f9ee:	4b05      	ldr	r3, [pc, #20]	@ (800fa04 <__i2b+0x24>)
 800f9f0:	4805      	ldr	r0, [pc, #20]	@ (800fa08 <__i2b+0x28>)
 800f9f2:	f240 1145 	movw	r1, #325	@ 0x145
 800f9f6:	f000 fd09 	bl	801040c <__assert_func>
 800f9fa:	2301      	movs	r3, #1
 800f9fc:	6144      	str	r4, [r0, #20]
 800f9fe:	6103      	str	r3, [r0, #16]
 800fa00:	bd10      	pop	{r4, pc}
 800fa02:	bf00      	nop
 800fa04:	0801256c 	.word	0x0801256c
 800fa08:	0801257d 	.word	0x0801257d

0800fa0c <__multiply>:
 800fa0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa10:	4617      	mov	r7, r2
 800fa12:	690a      	ldr	r2, [r1, #16]
 800fa14:	693b      	ldr	r3, [r7, #16]
 800fa16:	429a      	cmp	r2, r3
 800fa18:	bfa8      	it	ge
 800fa1a:	463b      	movge	r3, r7
 800fa1c:	4689      	mov	r9, r1
 800fa1e:	bfa4      	itt	ge
 800fa20:	460f      	movge	r7, r1
 800fa22:	4699      	movge	r9, r3
 800fa24:	693d      	ldr	r5, [r7, #16]
 800fa26:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fa2a:	68bb      	ldr	r3, [r7, #8]
 800fa2c:	6879      	ldr	r1, [r7, #4]
 800fa2e:	eb05 060a 	add.w	r6, r5, sl
 800fa32:	42b3      	cmp	r3, r6
 800fa34:	b085      	sub	sp, #20
 800fa36:	bfb8      	it	lt
 800fa38:	3101      	addlt	r1, #1
 800fa3a:	f7ff fedd 	bl	800f7f8 <_Balloc>
 800fa3e:	b930      	cbnz	r0, 800fa4e <__multiply+0x42>
 800fa40:	4602      	mov	r2, r0
 800fa42:	4b41      	ldr	r3, [pc, #260]	@ (800fb48 <__multiply+0x13c>)
 800fa44:	4841      	ldr	r0, [pc, #260]	@ (800fb4c <__multiply+0x140>)
 800fa46:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fa4a:	f000 fcdf 	bl	801040c <__assert_func>
 800fa4e:	f100 0414 	add.w	r4, r0, #20
 800fa52:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800fa56:	4623      	mov	r3, r4
 800fa58:	2200      	movs	r2, #0
 800fa5a:	4573      	cmp	r3, lr
 800fa5c:	d320      	bcc.n	800faa0 <__multiply+0x94>
 800fa5e:	f107 0814 	add.w	r8, r7, #20
 800fa62:	f109 0114 	add.w	r1, r9, #20
 800fa66:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800fa6a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800fa6e:	9302      	str	r3, [sp, #8]
 800fa70:	1beb      	subs	r3, r5, r7
 800fa72:	3b15      	subs	r3, #21
 800fa74:	f023 0303 	bic.w	r3, r3, #3
 800fa78:	3304      	adds	r3, #4
 800fa7a:	3715      	adds	r7, #21
 800fa7c:	42bd      	cmp	r5, r7
 800fa7e:	bf38      	it	cc
 800fa80:	2304      	movcc	r3, #4
 800fa82:	9301      	str	r3, [sp, #4]
 800fa84:	9b02      	ldr	r3, [sp, #8]
 800fa86:	9103      	str	r1, [sp, #12]
 800fa88:	428b      	cmp	r3, r1
 800fa8a:	d80c      	bhi.n	800faa6 <__multiply+0x9a>
 800fa8c:	2e00      	cmp	r6, #0
 800fa8e:	dd03      	ble.n	800fa98 <__multiply+0x8c>
 800fa90:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d055      	beq.n	800fb44 <__multiply+0x138>
 800fa98:	6106      	str	r6, [r0, #16]
 800fa9a:	b005      	add	sp, #20
 800fa9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800faa0:	f843 2b04 	str.w	r2, [r3], #4
 800faa4:	e7d9      	b.n	800fa5a <__multiply+0x4e>
 800faa6:	f8b1 a000 	ldrh.w	sl, [r1]
 800faaa:	f1ba 0f00 	cmp.w	sl, #0
 800faae:	d01f      	beq.n	800faf0 <__multiply+0xe4>
 800fab0:	46c4      	mov	ip, r8
 800fab2:	46a1      	mov	r9, r4
 800fab4:	2700      	movs	r7, #0
 800fab6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800faba:	f8d9 3000 	ldr.w	r3, [r9]
 800fabe:	fa1f fb82 	uxth.w	fp, r2
 800fac2:	b29b      	uxth	r3, r3
 800fac4:	fb0a 330b 	mla	r3, sl, fp, r3
 800fac8:	443b      	add	r3, r7
 800faca:	f8d9 7000 	ldr.w	r7, [r9]
 800face:	0c12      	lsrs	r2, r2, #16
 800fad0:	0c3f      	lsrs	r7, r7, #16
 800fad2:	fb0a 7202 	mla	r2, sl, r2, r7
 800fad6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800fada:	b29b      	uxth	r3, r3
 800fadc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fae0:	4565      	cmp	r5, ip
 800fae2:	f849 3b04 	str.w	r3, [r9], #4
 800fae6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800faea:	d8e4      	bhi.n	800fab6 <__multiply+0xaa>
 800faec:	9b01      	ldr	r3, [sp, #4]
 800faee:	50e7      	str	r7, [r4, r3]
 800faf0:	9b03      	ldr	r3, [sp, #12]
 800faf2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800faf6:	3104      	adds	r1, #4
 800faf8:	f1b9 0f00 	cmp.w	r9, #0
 800fafc:	d020      	beq.n	800fb40 <__multiply+0x134>
 800fafe:	6823      	ldr	r3, [r4, #0]
 800fb00:	4647      	mov	r7, r8
 800fb02:	46a4      	mov	ip, r4
 800fb04:	f04f 0a00 	mov.w	sl, #0
 800fb08:	f8b7 b000 	ldrh.w	fp, [r7]
 800fb0c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fb10:	fb09 220b 	mla	r2, r9, fp, r2
 800fb14:	4452      	add	r2, sl
 800fb16:	b29b      	uxth	r3, r3
 800fb18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fb1c:	f84c 3b04 	str.w	r3, [ip], #4
 800fb20:	f857 3b04 	ldr.w	r3, [r7], #4
 800fb24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fb28:	f8bc 3000 	ldrh.w	r3, [ip]
 800fb2c:	fb09 330a 	mla	r3, r9, sl, r3
 800fb30:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800fb34:	42bd      	cmp	r5, r7
 800fb36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fb3a:	d8e5      	bhi.n	800fb08 <__multiply+0xfc>
 800fb3c:	9a01      	ldr	r2, [sp, #4]
 800fb3e:	50a3      	str	r3, [r4, r2]
 800fb40:	3404      	adds	r4, #4
 800fb42:	e79f      	b.n	800fa84 <__multiply+0x78>
 800fb44:	3e01      	subs	r6, #1
 800fb46:	e7a1      	b.n	800fa8c <__multiply+0x80>
 800fb48:	0801256c 	.word	0x0801256c
 800fb4c:	0801257d 	.word	0x0801257d

0800fb50 <__pow5mult>:
 800fb50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb54:	4615      	mov	r5, r2
 800fb56:	f012 0203 	ands.w	r2, r2, #3
 800fb5a:	4607      	mov	r7, r0
 800fb5c:	460e      	mov	r6, r1
 800fb5e:	d007      	beq.n	800fb70 <__pow5mult+0x20>
 800fb60:	4c25      	ldr	r4, [pc, #148]	@ (800fbf8 <__pow5mult+0xa8>)
 800fb62:	3a01      	subs	r2, #1
 800fb64:	2300      	movs	r3, #0
 800fb66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fb6a:	f7ff fea7 	bl	800f8bc <__multadd>
 800fb6e:	4606      	mov	r6, r0
 800fb70:	10ad      	asrs	r5, r5, #2
 800fb72:	d03d      	beq.n	800fbf0 <__pow5mult+0xa0>
 800fb74:	69fc      	ldr	r4, [r7, #28]
 800fb76:	b97c      	cbnz	r4, 800fb98 <__pow5mult+0x48>
 800fb78:	2010      	movs	r0, #16
 800fb7a:	f7ff fd87 	bl	800f68c <malloc>
 800fb7e:	4602      	mov	r2, r0
 800fb80:	61f8      	str	r0, [r7, #28]
 800fb82:	b928      	cbnz	r0, 800fb90 <__pow5mult+0x40>
 800fb84:	4b1d      	ldr	r3, [pc, #116]	@ (800fbfc <__pow5mult+0xac>)
 800fb86:	481e      	ldr	r0, [pc, #120]	@ (800fc00 <__pow5mult+0xb0>)
 800fb88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fb8c:	f000 fc3e 	bl	801040c <__assert_func>
 800fb90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fb94:	6004      	str	r4, [r0, #0]
 800fb96:	60c4      	str	r4, [r0, #12]
 800fb98:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fb9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fba0:	b94c      	cbnz	r4, 800fbb6 <__pow5mult+0x66>
 800fba2:	f240 2171 	movw	r1, #625	@ 0x271
 800fba6:	4638      	mov	r0, r7
 800fba8:	f7ff ff1a 	bl	800f9e0 <__i2b>
 800fbac:	2300      	movs	r3, #0
 800fbae:	f8c8 0008 	str.w	r0, [r8, #8]
 800fbb2:	4604      	mov	r4, r0
 800fbb4:	6003      	str	r3, [r0, #0]
 800fbb6:	f04f 0900 	mov.w	r9, #0
 800fbba:	07eb      	lsls	r3, r5, #31
 800fbbc:	d50a      	bpl.n	800fbd4 <__pow5mult+0x84>
 800fbbe:	4631      	mov	r1, r6
 800fbc0:	4622      	mov	r2, r4
 800fbc2:	4638      	mov	r0, r7
 800fbc4:	f7ff ff22 	bl	800fa0c <__multiply>
 800fbc8:	4631      	mov	r1, r6
 800fbca:	4680      	mov	r8, r0
 800fbcc:	4638      	mov	r0, r7
 800fbce:	f7ff fe53 	bl	800f878 <_Bfree>
 800fbd2:	4646      	mov	r6, r8
 800fbd4:	106d      	asrs	r5, r5, #1
 800fbd6:	d00b      	beq.n	800fbf0 <__pow5mult+0xa0>
 800fbd8:	6820      	ldr	r0, [r4, #0]
 800fbda:	b938      	cbnz	r0, 800fbec <__pow5mult+0x9c>
 800fbdc:	4622      	mov	r2, r4
 800fbde:	4621      	mov	r1, r4
 800fbe0:	4638      	mov	r0, r7
 800fbe2:	f7ff ff13 	bl	800fa0c <__multiply>
 800fbe6:	6020      	str	r0, [r4, #0]
 800fbe8:	f8c0 9000 	str.w	r9, [r0]
 800fbec:	4604      	mov	r4, r0
 800fbee:	e7e4      	b.n	800fbba <__pow5mult+0x6a>
 800fbf0:	4630      	mov	r0, r6
 800fbf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbf6:	bf00      	nop
 800fbf8:	08012630 	.word	0x08012630
 800fbfc:	080124fd 	.word	0x080124fd
 800fc00:	0801257d 	.word	0x0801257d

0800fc04 <__lshift>:
 800fc04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc08:	460c      	mov	r4, r1
 800fc0a:	6849      	ldr	r1, [r1, #4]
 800fc0c:	6923      	ldr	r3, [r4, #16]
 800fc0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fc12:	68a3      	ldr	r3, [r4, #8]
 800fc14:	4607      	mov	r7, r0
 800fc16:	4691      	mov	r9, r2
 800fc18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fc1c:	f108 0601 	add.w	r6, r8, #1
 800fc20:	42b3      	cmp	r3, r6
 800fc22:	db0b      	blt.n	800fc3c <__lshift+0x38>
 800fc24:	4638      	mov	r0, r7
 800fc26:	f7ff fde7 	bl	800f7f8 <_Balloc>
 800fc2a:	4605      	mov	r5, r0
 800fc2c:	b948      	cbnz	r0, 800fc42 <__lshift+0x3e>
 800fc2e:	4602      	mov	r2, r0
 800fc30:	4b28      	ldr	r3, [pc, #160]	@ (800fcd4 <__lshift+0xd0>)
 800fc32:	4829      	ldr	r0, [pc, #164]	@ (800fcd8 <__lshift+0xd4>)
 800fc34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fc38:	f000 fbe8 	bl	801040c <__assert_func>
 800fc3c:	3101      	adds	r1, #1
 800fc3e:	005b      	lsls	r3, r3, #1
 800fc40:	e7ee      	b.n	800fc20 <__lshift+0x1c>
 800fc42:	2300      	movs	r3, #0
 800fc44:	f100 0114 	add.w	r1, r0, #20
 800fc48:	f100 0210 	add.w	r2, r0, #16
 800fc4c:	4618      	mov	r0, r3
 800fc4e:	4553      	cmp	r3, sl
 800fc50:	db33      	blt.n	800fcba <__lshift+0xb6>
 800fc52:	6920      	ldr	r0, [r4, #16]
 800fc54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fc58:	f104 0314 	add.w	r3, r4, #20
 800fc5c:	f019 091f 	ands.w	r9, r9, #31
 800fc60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fc64:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fc68:	d02b      	beq.n	800fcc2 <__lshift+0xbe>
 800fc6a:	f1c9 0e20 	rsb	lr, r9, #32
 800fc6e:	468a      	mov	sl, r1
 800fc70:	2200      	movs	r2, #0
 800fc72:	6818      	ldr	r0, [r3, #0]
 800fc74:	fa00 f009 	lsl.w	r0, r0, r9
 800fc78:	4310      	orrs	r0, r2
 800fc7a:	f84a 0b04 	str.w	r0, [sl], #4
 800fc7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc82:	459c      	cmp	ip, r3
 800fc84:	fa22 f20e 	lsr.w	r2, r2, lr
 800fc88:	d8f3      	bhi.n	800fc72 <__lshift+0x6e>
 800fc8a:	ebac 0304 	sub.w	r3, ip, r4
 800fc8e:	3b15      	subs	r3, #21
 800fc90:	f023 0303 	bic.w	r3, r3, #3
 800fc94:	3304      	adds	r3, #4
 800fc96:	f104 0015 	add.w	r0, r4, #21
 800fc9a:	4560      	cmp	r0, ip
 800fc9c:	bf88      	it	hi
 800fc9e:	2304      	movhi	r3, #4
 800fca0:	50ca      	str	r2, [r1, r3]
 800fca2:	b10a      	cbz	r2, 800fca8 <__lshift+0xa4>
 800fca4:	f108 0602 	add.w	r6, r8, #2
 800fca8:	3e01      	subs	r6, #1
 800fcaa:	4638      	mov	r0, r7
 800fcac:	612e      	str	r6, [r5, #16]
 800fcae:	4621      	mov	r1, r4
 800fcb0:	f7ff fde2 	bl	800f878 <_Bfree>
 800fcb4:	4628      	mov	r0, r5
 800fcb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcba:	f842 0f04 	str.w	r0, [r2, #4]!
 800fcbe:	3301      	adds	r3, #1
 800fcc0:	e7c5      	b.n	800fc4e <__lshift+0x4a>
 800fcc2:	3904      	subs	r1, #4
 800fcc4:	f853 2b04 	ldr.w	r2, [r3], #4
 800fcc8:	f841 2f04 	str.w	r2, [r1, #4]!
 800fccc:	459c      	cmp	ip, r3
 800fcce:	d8f9      	bhi.n	800fcc4 <__lshift+0xc0>
 800fcd0:	e7ea      	b.n	800fca8 <__lshift+0xa4>
 800fcd2:	bf00      	nop
 800fcd4:	0801256c 	.word	0x0801256c
 800fcd8:	0801257d 	.word	0x0801257d

0800fcdc <__mcmp>:
 800fcdc:	690a      	ldr	r2, [r1, #16]
 800fcde:	4603      	mov	r3, r0
 800fce0:	6900      	ldr	r0, [r0, #16]
 800fce2:	1a80      	subs	r0, r0, r2
 800fce4:	b530      	push	{r4, r5, lr}
 800fce6:	d10e      	bne.n	800fd06 <__mcmp+0x2a>
 800fce8:	3314      	adds	r3, #20
 800fcea:	3114      	adds	r1, #20
 800fcec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fcf0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fcf4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fcf8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fcfc:	4295      	cmp	r5, r2
 800fcfe:	d003      	beq.n	800fd08 <__mcmp+0x2c>
 800fd00:	d205      	bcs.n	800fd0e <__mcmp+0x32>
 800fd02:	f04f 30ff 	mov.w	r0, #4294967295
 800fd06:	bd30      	pop	{r4, r5, pc}
 800fd08:	42a3      	cmp	r3, r4
 800fd0a:	d3f3      	bcc.n	800fcf4 <__mcmp+0x18>
 800fd0c:	e7fb      	b.n	800fd06 <__mcmp+0x2a>
 800fd0e:	2001      	movs	r0, #1
 800fd10:	e7f9      	b.n	800fd06 <__mcmp+0x2a>
	...

0800fd14 <__mdiff>:
 800fd14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd18:	4689      	mov	r9, r1
 800fd1a:	4606      	mov	r6, r0
 800fd1c:	4611      	mov	r1, r2
 800fd1e:	4648      	mov	r0, r9
 800fd20:	4614      	mov	r4, r2
 800fd22:	f7ff ffdb 	bl	800fcdc <__mcmp>
 800fd26:	1e05      	subs	r5, r0, #0
 800fd28:	d112      	bne.n	800fd50 <__mdiff+0x3c>
 800fd2a:	4629      	mov	r1, r5
 800fd2c:	4630      	mov	r0, r6
 800fd2e:	f7ff fd63 	bl	800f7f8 <_Balloc>
 800fd32:	4602      	mov	r2, r0
 800fd34:	b928      	cbnz	r0, 800fd42 <__mdiff+0x2e>
 800fd36:	4b3f      	ldr	r3, [pc, #252]	@ (800fe34 <__mdiff+0x120>)
 800fd38:	f240 2137 	movw	r1, #567	@ 0x237
 800fd3c:	483e      	ldr	r0, [pc, #248]	@ (800fe38 <__mdiff+0x124>)
 800fd3e:	f000 fb65 	bl	801040c <__assert_func>
 800fd42:	2301      	movs	r3, #1
 800fd44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fd48:	4610      	mov	r0, r2
 800fd4a:	b003      	add	sp, #12
 800fd4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd50:	bfbc      	itt	lt
 800fd52:	464b      	movlt	r3, r9
 800fd54:	46a1      	movlt	r9, r4
 800fd56:	4630      	mov	r0, r6
 800fd58:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fd5c:	bfba      	itte	lt
 800fd5e:	461c      	movlt	r4, r3
 800fd60:	2501      	movlt	r5, #1
 800fd62:	2500      	movge	r5, #0
 800fd64:	f7ff fd48 	bl	800f7f8 <_Balloc>
 800fd68:	4602      	mov	r2, r0
 800fd6a:	b918      	cbnz	r0, 800fd74 <__mdiff+0x60>
 800fd6c:	4b31      	ldr	r3, [pc, #196]	@ (800fe34 <__mdiff+0x120>)
 800fd6e:	f240 2145 	movw	r1, #581	@ 0x245
 800fd72:	e7e3      	b.n	800fd3c <__mdiff+0x28>
 800fd74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fd78:	6926      	ldr	r6, [r4, #16]
 800fd7a:	60c5      	str	r5, [r0, #12]
 800fd7c:	f109 0310 	add.w	r3, r9, #16
 800fd80:	f109 0514 	add.w	r5, r9, #20
 800fd84:	f104 0e14 	add.w	lr, r4, #20
 800fd88:	f100 0b14 	add.w	fp, r0, #20
 800fd8c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fd90:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fd94:	9301      	str	r3, [sp, #4]
 800fd96:	46d9      	mov	r9, fp
 800fd98:	f04f 0c00 	mov.w	ip, #0
 800fd9c:	9b01      	ldr	r3, [sp, #4]
 800fd9e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fda2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fda6:	9301      	str	r3, [sp, #4]
 800fda8:	fa1f f38a 	uxth.w	r3, sl
 800fdac:	4619      	mov	r1, r3
 800fdae:	b283      	uxth	r3, r0
 800fdb0:	1acb      	subs	r3, r1, r3
 800fdb2:	0c00      	lsrs	r0, r0, #16
 800fdb4:	4463      	add	r3, ip
 800fdb6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fdba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fdbe:	b29b      	uxth	r3, r3
 800fdc0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fdc4:	4576      	cmp	r6, lr
 800fdc6:	f849 3b04 	str.w	r3, [r9], #4
 800fdca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fdce:	d8e5      	bhi.n	800fd9c <__mdiff+0x88>
 800fdd0:	1b33      	subs	r3, r6, r4
 800fdd2:	3b15      	subs	r3, #21
 800fdd4:	f023 0303 	bic.w	r3, r3, #3
 800fdd8:	3415      	adds	r4, #21
 800fdda:	3304      	adds	r3, #4
 800fddc:	42a6      	cmp	r6, r4
 800fdde:	bf38      	it	cc
 800fde0:	2304      	movcc	r3, #4
 800fde2:	441d      	add	r5, r3
 800fde4:	445b      	add	r3, fp
 800fde6:	461e      	mov	r6, r3
 800fde8:	462c      	mov	r4, r5
 800fdea:	4544      	cmp	r4, r8
 800fdec:	d30e      	bcc.n	800fe0c <__mdiff+0xf8>
 800fdee:	f108 0103 	add.w	r1, r8, #3
 800fdf2:	1b49      	subs	r1, r1, r5
 800fdf4:	f021 0103 	bic.w	r1, r1, #3
 800fdf8:	3d03      	subs	r5, #3
 800fdfa:	45a8      	cmp	r8, r5
 800fdfc:	bf38      	it	cc
 800fdfe:	2100      	movcc	r1, #0
 800fe00:	440b      	add	r3, r1
 800fe02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fe06:	b191      	cbz	r1, 800fe2e <__mdiff+0x11a>
 800fe08:	6117      	str	r7, [r2, #16]
 800fe0a:	e79d      	b.n	800fd48 <__mdiff+0x34>
 800fe0c:	f854 1b04 	ldr.w	r1, [r4], #4
 800fe10:	46e6      	mov	lr, ip
 800fe12:	0c08      	lsrs	r0, r1, #16
 800fe14:	fa1c fc81 	uxtah	ip, ip, r1
 800fe18:	4471      	add	r1, lr
 800fe1a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fe1e:	b289      	uxth	r1, r1
 800fe20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fe24:	f846 1b04 	str.w	r1, [r6], #4
 800fe28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fe2c:	e7dd      	b.n	800fdea <__mdiff+0xd6>
 800fe2e:	3f01      	subs	r7, #1
 800fe30:	e7e7      	b.n	800fe02 <__mdiff+0xee>
 800fe32:	bf00      	nop
 800fe34:	0801256c 	.word	0x0801256c
 800fe38:	0801257d 	.word	0x0801257d

0800fe3c <__d2b>:
 800fe3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fe40:	460f      	mov	r7, r1
 800fe42:	2101      	movs	r1, #1
 800fe44:	ec59 8b10 	vmov	r8, r9, d0
 800fe48:	4616      	mov	r6, r2
 800fe4a:	f7ff fcd5 	bl	800f7f8 <_Balloc>
 800fe4e:	4604      	mov	r4, r0
 800fe50:	b930      	cbnz	r0, 800fe60 <__d2b+0x24>
 800fe52:	4602      	mov	r2, r0
 800fe54:	4b23      	ldr	r3, [pc, #140]	@ (800fee4 <__d2b+0xa8>)
 800fe56:	4824      	ldr	r0, [pc, #144]	@ (800fee8 <__d2b+0xac>)
 800fe58:	f240 310f 	movw	r1, #783	@ 0x30f
 800fe5c:	f000 fad6 	bl	801040c <__assert_func>
 800fe60:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fe64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fe68:	b10d      	cbz	r5, 800fe6e <__d2b+0x32>
 800fe6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fe6e:	9301      	str	r3, [sp, #4]
 800fe70:	f1b8 0300 	subs.w	r3, r8, #0
 800fe74:	d023      	beq.n	800febe <__d2b+0x82>
 800fe76:	4668      	mov	r0, sp
 800fe78:	9300      	str	r3, [sp, #0]
 800fe7a:	f7ff fd84 	bl	800f986 <__lo0bits>
 800fe7e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fe82:	b1d0      	cbz	r0, 800feba <__d2b+0x7e>
 800fe84:	f1c0 0320 	rsb	r3, r0, #32
 800fe88:	fa02 f303 	lsl.w	r3, r2, r3
 800fe8c:	430b      	orrs	r3, r1
 800fe8e:	40c2      	lsrs	r2, r0
 800fe90:	6163      	str	r3, [r4, #20]
 800fe92:	9201      	str	r2, [sp, #4]
 800fe94:	9b01      	ldr	r3, [sp, #4]
 800fe96:	61a3      	str	r3, [r4, #24]
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	bf0c      	ite	eq
 800fe9c:	2201      	moveq	r2, #1
 800fe9e:	2202      	movne	r2, #2
 800fea0:	6122      	str	r2, [r4, #16]
 800fea2:	b1a5      	cbz	r5, 800fece <__d2b+0x92>
 800fea4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fea8:	4405      	add	r5, r0
 800feaa:	603d      	str	r5, [r7, #0]
 800feac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800feb0:	6030      	str	r0, [r6, #0]
 800feb2:	4620      	mov	r0, r4
 800feb4:	b003      	add	sp, #12
 800feb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800feba:	6161      	str	r1, [r4, #20]
 800febc:	e7ea      	b.n	800fe94 <__d2b+0x58>
 800febe:	a801      	add	r0, sp, #4
 800fec0:	f7ff fd61 	bl	800f986 <__lo0bits>
 800fec4:	9b01      	ldr	r3, [sp, #4]
 800fec6:	6163      	str	r3, [r4, #20]
 800fec8:	3020      	adds	r0, #32
 800feca:	2201      	movs	r2, #1
 800fecc:	e7e8      	b.n	800fea0 <__d2b+0x64>
 800fece:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fed2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fed6:	6038      	str	r0, [r7, #0]
 800fed8:	6918      	ldr	r0, [r3, #16]
 800feda:	f7ff fd35 	bl	800f948 <__hi0bits>
 800fede:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fee2:	e7e5      	b.n	800feb0 <__d2b+0x74>
 800fee4:	0801256c 	.word	0x0801256c
 800fee8:	0801257d 	.word	0x0801257d

0800feec <__sfputc_r>:
 800feec:	6893      	ldr	r3, [r2, #8]
 800feee:	3b01      	subs	r3, #1
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	b410      	push	{r4}
 800fef4:	6093      	str	r3, [r2, #8]
 800fef6:	da08      	bge.n	800ff0a <__sfputc_r+0x1e>
 800fef8:	6994      	ldr	r4, [r2, #24]
 800fefa:	42a3      	cmp	r3, r4
 800fefc:	db01      	blt.n	800ff02 <__sfputc_r+0x16>
 800fefe:	290a      	cmp	r1, #10
 800ff00:	d103      	bne.n	800ff0a <__sfputc_r+0x1e>
 800ff02:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff06:	f7fe bbfa 	b.w	800e6fe <__swbuf_r>
 800ff0a:	6813      	ldr	r3, [r2, #0]
 800ff0c:	1c58      	adds	r0, r3, #1
 800ff0e:	6010      	str	r0, [r2, #0]
 800ff10:	7019      	strb	r1, [r3, #0]
 800ff12:	4608      	mov	r0, r1
 800ff14:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff18:	4770      	bx	lr

0800ff1a <__sfputs_r>:
 800ff1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff1c:	4606      	mov	r6, r0
 800ff1e:	460f      	mov	r7, r1
 800ff20:	4614      	mov	r4, r2
 800ff22:	18d5      	adds	r5, r2, r3
 800ff24:	42ac      	cmp	r4, r5
 800ff26:	d101      	bne.n	800ff2c <__sfputs_r+0x12>
 800ff28:	2000      	movs	r0, #0
 800ff2a:	e007      	b.n	800ff3c <__sfputs_r+0x22>
 800ff2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff30:	463a      	mov	r2, r7
 800ff32:	4630      	mov	r0, r6
 800ff34:	f7ff ffda 	bl	800feec <__sfputc_r>
 800ff38:	1c43      	adds	r3, r0, #1
 800ff3a:	d1f3      	bne.n	800ff24 <__sfputs_r+0xa>
 800ff3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ff40 <_vfiprintf_r>:
 800ff40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff44:	460d      	mov	r5, r1
 800ff46:	b09d      	sub	sp, #116	@ 0x74
 800ff48:	4614      	mov	r4, r2
 800ff4a:	4698      	mov	r8, r3
 800ff4c:	4606      	mov	r6, r0
 800ff4e:	b118      	cbz	r0, 800ff58 <_vfiprintf_r+0x18>
 800ff50:	6a03      	ldr	r3, [r0, #32]
 800ff52:	b90b      	cbnz	r3, 800ff58 <_vfiprintf_r+0x18>
 800ff54:	f7fe faea 	bl	800e52c <__sinit>
 800ff58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ff5a:	07d9      	lsls	r1, r3, #31
 800ff5c:	d405      	bmi.n	800ff6a <_vfiprintf_r+0x2a>
 800ff5e:	89ab      	ldrh	r3, [r5, #12]
 800ff60:	059a      	lsls	r2, r3, #22
 800ff62:	d402      	bmi.n	800ff6a <_vfiprintf_r+0x2a>
 800ff64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ff66:	f7fe fcec 	bl	800e942 <__retarget_lock_acquire_recursive>
 800ff6a:	89ab      	ldrh	r3, [r5, #12]
 800ff6c:	071b      	lsls	r3, r3, #28
 800ff6e:	d501      	bpl.n	800ff74 <_vfiprintf_r+0x34>
 800ff70:	692b      	ldr	r3, [r5, #16]
 800ff72:	b99b      	cbnz	r3, 800ff9c <_vfiprintf_r+0x5c>
 800ff74:	4629      	mov	r1, r5
 800ff76:	4630      	mov	r0, r6
 800ff78:	f7fe fc00 	bl	800e77c <__swsetup_r>
 800ff7c:	b170      	cbz	r0, 800ff9c <_vfiprintf_r+0x5c>
 800ff7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ff80:	07dc      	lsls	r4, r3, #31
 800ff82:	d504      	bpl.n	800ff8e <_vfiprintf_r+0x4e>
 800ff84:	f04f 30ff 	mov.w	r0, #4294967295
 800ff88:	b01d      	add	sp, #116	@ 0x74
 800ff8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff8e:	89ab      	ldrh	r3, [r5, #12]
 800ff90:	0598      	lsls	r0, r3, #22
 800ff92:	d4f7      	bmi.n	800ff84 <_vfiprintf_r+0x44>
 800ff94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ff96:	f7fe fcd5 	bl	800e944 <__retarget_lock_release_recursive>
 800ff9a:	e7f3      	b.n	800ff84 <_vfiprintf_r+0x44>
 800ff9c:	2300      	movs	r3, #0
 800ff9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ffa0:	2320      	movs	r3, #32
 800ffa2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ffa6:	f8cd 800c 	str.w	r8, [sp, #12]
 800ffaa:	2330      	movs	r3, #48	@ 0x30
 800ffac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801015c <_vfiprintf_r+0x21c>
 800ffb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ffb4:	f04f 0901 	mov.w	r9, #1
 800ffb8:	4623      	mov	r3, r4
 800ffba:	469a      	mov	sl, r3
 800ffbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ffc0:	b10a      	cbz	r2, 800ffc6 <_vfiprintf_r+0x86>
 800ffc2:	2a25      	cmp	r2, #37	@ 0x25
 800ffc4:	d1f9      	bne.n	800ffba <_vfiprintf_r+0x7a>
 800ffc6:	ebba 0b04 	subs.w	fp, sl, r4
 800ffca:	d00b      	beq.n	800ffe4 <_vfiprintf_r+0xa4>
 800ffcc:	465b      	mov	r3, fp
 800ffce:	4622      	mov	r2, r4
 800ffd0:	4629      	mov	r1, r5
 800ffd2:	4630      	mov	r0, r6
 800ffd4:	f7ff ffa1 	bl	800ff1a <__sfputs_r>
 800ffd8:	3001      	adds	r0, #1
 800ffda:	f000 80a7 	beq.w	801012c <_vfiprintf_r+0x1ec>
 800ffde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ffe0:	445a      	add	r2, fp
 800ffe2:	9209      	str	r2, [sp, #36]	@ 0x24
 800ffe4:	f89a 3000 	ldrb.w	r3, [sl]
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	f000 809f 	beq.w	801012c <_vfiprintf_r+0x1ec>
 800ffee:	2300      	movs	r3, #0
 800fff0:	f04f 32ff 	mov.w	r2, #4294967295
 800fff4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fff8:	f10a 0a01 	add.w	sl, sl, #1
 800fffc:	9304      	str	r3, [sp, #16]
 800fffe:	9307      	str	r3, [sp, #28]
 8010000:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010004:	931a      	str	r3, [sp, #104]	@ 0x68
 8010006:	4654      	mov	r4, sl
 8010008:	2205      	movs	r2, #5
 801000a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801000e:	4853      	ldr	r0, [pc, #332]	@ (801015c <_vfiprintf_r+0x21c>)
 8010010:	f7f0 f8de 	bl	80001d0 <memchr>
 8010014:	9a04      	ldr	r2, [sp, #16]
 8010016:	b9d8      	cbnz	r0, 8010050 <_vfiprintf_r+0x110>
 8010018:	06d1      	lsls	r1, r2, #27
 801001a:	bf44      	itt	mi
 801001c:	2320      	movmi	r3, #32
 801001e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010022:	0713      	lsls	r3, r2, #28
 8010024:	bf44      	itt	mi
 8010026:	232b      	movmi	r3, #43	@ 0x2b
 8010028:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801002c:	f89a 3000 	ldrb.w	r3, [sl]
 8010030:	2b2a      	cmp	r3, #42	@ 0x2a
 8010032:	d015      	beq.n	8010060 <_vfiprintf_r+0x120>
 8010034:	9a07      	ldr	r2, [sp, #28]
 8010036:	4654      	mov	r4, sl
 8010038:	2000      	movs	r0, #0
 801003a:	f04f 0c0a 	mov.w	ip, #10
 801003e:	4621      	mov	r1, r4
 8010040:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010044:	3b30      	subs	r3, #48	@ 0x30
 8010046:	2b09      	cmp	r3, #9
 8010048:	d94b      	bls.n	80100e2 <_vfiprintf_r+0x1a2>
 801004a:	b1b0      	cbz	r0, 801007a <_vfiprintf_r+0x13a>
 801004c:	9207      	str	r2, [sp, #28]
 801004e:	e014      	b.n	801007a <_vfiprintf_r+0x13a>
 8010050:	eba0 0308 	sub.w	r3, r0, r8
 8010054:	fa09 f303 	lsl.w	r3, r9, r3
 8010058:	4313      	orrs	r3, r2
 801005a:	9304      	str	r3, [sp, #16]
 801005c:	46a2      	mov	sl, r4
 801005e:	e7d2      	b.n	8010006 <_vfiprintf_r+0xc6>
 8010060:	9b03      	ldr	r3, [sp, #12]
 8010062:	1d19      	adds	r1, r3, #4
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	9103      	str	r1, [sp, #12]
 8010068:	2b00      	cmp	r3, #0
 801006a:	bfbb      	ittet	lt
 801006c:	425b      	neglt	r3, r3
 801006e:	f042 0202 	orrlt.w	r2, r2, #2
 8010072:	9307      	strge	r3, [sp, #28]
 8010074:	9307      	strlt	r3, [sp, #28]
 8010076:	bfb8      	it	lt
 8010078:	9204      	strlt	r2, [sp, #16]
 801007a:	7823      	ldrb	r3, [r4, #0]
 801007c:	2b2e      	cmp	r3, #46	@ 0x2e
 801007e:	d10a      	bne.n	8010096 <_vfiprintf_r+0x156>
 8010080:	7863      	ldrb	r3, [r4, #1]
 8010082:	2b2a      	cmp	r3, #42	@ 0x2a
 8010084:	d132      	bne.n	80100ec <_vfiprintf_r+0x1ac>
 8010086:	9b03      	ldr	r3, [sp, #12]
 8010088:	1d1a      	adds	r2, r3, #4
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	9203      	str	r2, [sp, #12]
 801008e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010092:	3402      	adds	r4, #2
 8010094:	9305      	str	r3, [sp, #20]
 8010096:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801016c <_vfiprintf_r+0x22c>
 801009a:	7821      	ldrb	r1, [r4, #0]
 801009c:	2203      	movs	r2, #3
 801009e:	4650      	mov	r0, sl
 80100a0:	f7f0 f896 	bl	80001d0 <memchr>
 80100a4:	b138      	cbz	r0, 80100b6 <_vfiprintf_r+0x176>
 80100a6:	9b04      	ldr	r3, [sp, #16]
 80100a8:	eba0 000a 	sub.w	r0, r0, sl
 80100ac:	2240      	movs	r2, #64	@ 0x40
 80100ae:	4082      	lsls	r2, r0
 80100b0:	4313      	orrs	r3, r2
 80100b2:	3401      	adds	r4, #1
 80100b4:	9304      	str	r3, [sp, #16]
 80100b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100ba:	4829      	ldr	r0, [pc, #164]	@ (8010160 <_vfiprintf_r+0x220>)
 80100bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80100c0:	2206      	movs	r2, #6
 80100c2:	f7f0 f885 	bl	80001d0 <memchr>
 80100c6:	2800      	cmp	r0, #0
 80100c8:	d03f      	beq.n	801014a <_vfiprintf_r+0x20a>
 80100ca:	4b26      	ldr	r3, [pc, #152]	@ (8010164 <_vfiprintf_r+0x224>)
 80100cc:	bb1b      	cbnz	r3, 8010116 <_vfiprintf_r+0x1d6>
 80100ce:	9b03      	ldr	r3, [sp, #12]
 80100d0:	3307      	adds	r3, #7
 80100d2:	f023 0307 	bic.w	r3, r3, #7
 80100d6:	3308      	adds	r3, #8
 80100d8:	9303      	str	r3, [sp, #12]
 80100da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80100dc:	443b      	add	r3, r7
 80100de:	9309      	str	r3, [sp, #36]	@ 0x24
 80100e0:	e76a      	b.n	800ffb8 <_vfiprintf_r+0x78>
 80100e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80100e6:	460c      	mov	r4, r1
 80100e8:	2001      	movs	r0, #1
 80100ea:	e7a8      	b.n	801003e <_vfiprintf_r+0xfe>
 80100ec:	2300      	movs	r3, #0
 80100ee:	3401      	adds	r4, #1
 80100f0:	9305      	str	r3, [sp, #20]
 80100f2:	4619      	mov	r1, r3
 80100f4:	f04f 0c0a 	mov.w	ip, #10
 80100f8:	4620      	mov	r0, r4
 80100fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80100fe:	3a30      	subs	r2, #48	@ 0x30
 8010100:	2a09      	cmp	r2, #9
 8010102:	d903      	bls.n	801010c <_vfiprintf_r+0x1cc>
 8010104:	2b00      	cmp	r3, #0
 8010106:	d0c6      	beq.n	8010096 <_vfiprintf_r+0x156>
 8010108:	9105      	str	r1, [sp, #20]
 801010a:	e7c4      	b.n	8010096 <_vfiprintf_r+0x156>
 801010c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010110:	4604      	mov	r4, r0
 8010112:	2301      	movs	r3, #1
 8010114:	e7f0      	b.n	80100f8 <_vfiprintf_r+0x1b8>
 8010116:	ab03      	add	r3, sp, #12
 8010118:	9300      	str	r3, [sp, #0]
 801011a:	462a      	mov	r2, r5
 801011c:	4b12      	ldr	r3, [pc, #72]	@ (8010168 <_vfiprintf_r+0x228>)
 801011e:	a904      	add	r1, sp, #16
 8010120:	4630      	mov	r0, r6
 8010122:	f7fd fdc1 	bl	800dca8 <_printf_float>
 8010126:	4607      	mov	r7, r0
 8010128:	1c78      	adds	r0, r7, #1
 801012a:	d1d6      	bne.n	80100da <_vfiprintf_r+0x19a>
 801012c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801012e:	07d9      	lsls	r1, r3, #31
 8010130:	d405      	bmi.n	801013e <_vfiprintf_r+0x1fe>
 8010132:	89ab      	ldrh	r3, [r5, #12]
 8010134:	059a      	lsls	r2, r3, #22
 8010136:	d402      	bmi.n	801013e <_vfiprintf_r+0x1fe>
 8010138:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801013a:	f7fe fc03 	bl	800e944 <__retarget_lock_release_recursive>
 801013e:	89ab      	ldrh	r3, [r5, #12]
 8010140:	065b      	lsls	r3, r3, #25
 8010142:	f53f af1f 	bmi.w	800ff84 <_vfiprintf_r+0x44>
 8010146:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010148:	e71e      	b.n	800ff88 <_vfiprintf_r+0x48>
 801014a:	ab03      	add	r3, sp, #12
 801014c:	9300      	str	r3, [sp, #0]
 801014e:	462a      	mov	r2, r5
 8010150:	4b05      	ldr	r3, [pc, #20]	@ (8010168 <_vfiprintf_r+0x228>)
 8010152:	a904      	add	r1, sp, #16
 8010154:	4630      	mov	r0, r6
 8010156:	f7fe f83f 	bl	800e1d8 <_printf_i>
 801015a:	e7e4      	b.n	8010126 <_vfiprintf_r+0x1e6>
 801015c:	080125d6 	.word	0x080125d6
 8010160:	080125e0 	.word	0x080125e0
 8010164:	0800dca9 	.word	0x0800dca9
 8010168:	0800ff1b 	.word	0x0800ff1b
 801016c:	080125dc 	.word	0x080125dc

08010170 <__sflush_r>:
 8010170:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010174:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010178:	0716      	lsls	r6, r2, #28
 801017a:	4605      	mov	r5, r0
 801017c:	460c      	mov	r4, r1
 801017e:	d454      	bmi.n	801022a <__sflush_r+0xba>
 8010180:	684b      	ldr	r3, [r1, #4]
 8010182:	2b00      	cmp	r3, #0
 8010184:	dc02      	bgt.n	801018c <__sflush_r+0x1c>
 8010186:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010188:	2b00      	cmp	r3, #0
 801018a:	dd48      	ble.n	801021e <__sflush_r+0xae>
 801018c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801018e:	2e00      	cmp	r6, #0
 8010190:	d045      	beq.n	801021e <__sflush_r+0xae>
 8010192:	2300      	movs	r3, #0
 8010194:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010198:	682f      	ldr	r7, [r5, #0]
 801019a:	6a21      	ldr	r1, [r4, #32]
 801019c:	602b      	str	r3, [r5, #0]
 801019e:	d030      	beq.n	8010202 <__sflush_r+0x92>
 80101a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80101a2:	89a3      	ldrh	r3, [r4, #12]
 80101a4:	0759      	lsls	r1, r3, #29
 80101a6:	d505      	bpl.n	80101b4 <__sflush_r+0x44>
 80101a8:	6863      	ldr	r3, [r4, #4]
 80101aa:	1ad2      	subs	r2, r2, r3
 80101ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80101ae:	b10b      	cbz	r3, 80101b4 <__sflush_r+0x44>
 80101b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80101b2:	1ad2      	subs	r2, r2, r3
 80101b4:	2300      	movs	r3, #0
 80101b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80101b8:	6a21      	ldr	r1, [r4, #32]
 80101ba:	4628      	mov	r0, r5
 80101bc:	47b0      	blx	r6
 80101be:	1c43      	adds	r3, r0, #1
 80101c0:	89a3      	ldrh	r3, [r4, #12]
 80101c2:	d106      	bne.n	80101d2 <__sflush_r+0x62>
 80101c4:	6829      	ldr	r1, [r5, #0]
 80101c6:	291d      	cmp	r1, #29
 80101c8:	d82b      	bhi.n	8010222 <__sflush_r+0xb2>
 80101ca:	4a2a      	ldr	r2, [pc, #168]	@ (8010274 <__sflush_r+0x104>)
 80101cc:	40ca      	lsrs	r2, r1
 80101ce:	07d6      	lsls	r6, r2, #31
 80101d0:	d527      	bpl.n	8010222 <__sflush_r+0xb2>
 80101d2:	2200      	movs	r2, #0
 80101d4:	6062      	str	r2, [r4, #4]
 80101d6:	04d9      	lsls	r1, r3, #19
 80101d8:	6922      	ldr	r2, [r4, #16]
 80101da:	6022      	str	r2, [r4, #0]
 80101dc:	d504      	bpl.n	80101e8 <__sflush_r+0x78>
 80101de:	1c42      	adds	r2, r0, #1
 80101e0:	d101      	bne.n	80101e6 <__sflush_r+0x76>
 80101e2:	682b      	ldr	r3, [r5, #0]
 80101e4:	b903      	cbnz	r3, 80101e8 <__sflush_r+0x78>
 80101e6:	6560      	str	r0, [r4, #84]	@ 0x54
 80101e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80101ea:	602f      	str	r7, [r5, #0]
 80101ec:	b1b9      	cbz	r1, 801021e <__sflush_r+0xae>
 80101ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80101f2:	4299      	cmp	r1, r3
 80101f4:	d002      	beq.n	80101fc <__sflush_r+0x8c>
 80101f6:	4628      	mov	r0, r5
 80101f8:	f7ff f9fe 	bl	800f5f8 <_free_r>
 80101fc:	2300      	movs	r3, #0
 80101fe:	6363      	str	r3, [r4, #52]	@ 0x34
 8010200:	e00d      	b.n	801021e <__sflush_r+0xae>
 8010202:	2301      	movs	r3, #1
 8010204:	4628      	mov	r0, r5
 8010206:	47b0      	blx	r6
 8010208:	4602      	mov	r2, r0
 801020a:	1c50      	adds	r0, r2, #1
 801020c:	d1c9      	bne.n	80101a2 <__sflush_r+0x32>
 801020e:	682b      	ldr	r3, [r5, #0]
 8010210:	2b00      	cmp	r3, #0
 8010212:	d0c6      	beq.n	80101a2 <__sflush_r+0x32>
 8010214:	2b1d      	cmp	r3, #29
 8010216:	d001      	beq.n	801021c <__sflush_r+0xac>
 8010218:	2b16      	cmp	r3, #22
 801021a:	d11e      	bne.n	801025a <__sflush_r+0xea>
 801021c:	602f      	str	r7, [r5, #0]
 801021e:	2000      	movs	r0, #0
 8010220:	e022      	b.n	8010268 <__sflush_r+0xf8>
 8010222:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010226:	b21b      	sxth	r3, r3
 8010228:	e01b      	b.n	8010262 <__sflush_r+0xf2>
 801022a:	690f      	ldr	r7, [r1, #16]
 801022c:	2f00      	cmp	r7, #0
 801022e:	d0f6      	beq.n	801021e <__sflush_r+0xae>
 8010230:	0793      	lsls	r3, r2, #30
 8010232:	680e      	ldr	r6, [r1, #0]
 8010234:	bf08      	it	eq
 8010236:	694b      	ldreq	r3, [r1, #20]
 8010238:	600f      	str	r7, [r1, #0]
 801023a:	bf18      	it	ne
 801023c:	2300      	movne	r3, #0
 801023e:	eba6 0807 	sub.w	r8, r6, r7
 8010242:	608b      	str	r3, [r1, #8]
 8010244:	f1b8 0f00 	cmp.w	r8, #0
 8010248:	dde9      	ble.n	801021e <__sflush_r+0xae>
 801024a:	6a21      	ldr	r1, [r4, #32]
 801024c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801024e:	4643      	mov	r3, r8
 8010250:	463a      	mov	r2, r7
 8010252:	4628      	mov	r0, r5
 8010254:	47b0      	blx	r6
 8010256:	2800      	cmp	r0, #0
 8010258:	dc08      	bgt.n	801026c <__sflush_r+0xfc>
 801025a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801025e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010262:	81a3      	strh	r3, [r4, #12]
 8010264:	f04f 30ff 	mov.w	r0, #4294967295
 8010268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801026c:	4407      	add	r7, r0
 801026e:	eba8 0800 	sub.w	r8, r8, r0
 8010272:	e7e7      	b.n	8010244 <__sflush_r+0xd4>
 8010274:	20400001 	.word	0x20400001

08010278 <_fflush_r>:
 8010278:	b538      	push	{r3, r4, r5, lr}
 801027a:	690b      	ldr	r3, [r1, #16]
 801027c:	4605      	mov	r5, r0
 801027e:	460c      	mov	r4, r1
 8010280:	b913      	cbnz	r3, 8010288 <_fflush_r+0x10>
 8010282:	2500      	movs	r5, #0
 8010284:	4628      	mov	r0, r5
 8010286:	bd38      	pop	{r3, r4, r5, pc}
 8010288:	b118      	cbz	r0, 8010292 <_fflush_r+0x1a>
 801028a:	6a03      	ldr	r3, [r0, #32]
 801028c:	b90b      	cbnz	r3, 8010292 <_fflush_r+0x1a>
 801028e:	f7fe f94d 	bl	800e52c <__sinit>
 8010292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010296:	2b00      	cmp	r3, #0
 8010298:	d0f3      	beq.n	8010282 <_fflush_r+0xa>
 801029a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801029c:	07d0      	lsls	r0, r2, #31
 801029e:	d404      	bmi.n	80102aa <_fflush_r+0x32>
 80102a0:	0599      	lsls	r1, r3, #22
 80102a2:	d402      	bmi.n	80102aa <_fflush_r+0x32>
 80102a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80102a6:	f7fe fb4c 	bl	800e942 <__retarget_lock_acquire_recursive>
 80102aa:	4628      	mov	r0, r5
 80102ac:	4621      	mov	r1, r4
 80102ae:	f7ff ff5f 	bl	8010170 <__sflush_r>
 80102b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80102b4:	07da      	lsls	r2, r3, #31
 80102b6:	4605      	mov	r5, r0
 80102b8:	d4e4      	bmi.n	8010284 <_fflush_r+0xc>
 80102ba:	89a3      	ldrh	r3, [r4, #12]
 80102bc:	059b      	lsls	r3, r3, #22
 80102be:	d4e1      	bmi.n	8010284 <_fflush_r+0xc>
 80102c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80102c2:	f7fe fb3f 	bl	800e944 <__retarget_lock_release_recursive>
 80102c6:	e7dd      	b.n	8010284 <_fflush_r+0xc>

080102c8 <__swhatbuf_r>:
 80102c8:	b570      	push	{r4, r5, r6, lr}
 80102ca:	460c      	mov	r4, r1
 80102cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102d0:	2900      	cmp	r1, #0
 80102d2:	b096      	sub	sp, #88	@ 0x58
 80102d4:	4615      	mov	r5, r2
 80102d6:	461e      	mov	r6, r3
 80102d8:	da0d      	bge.n	80102f6 <__swhatbuf_r+0x2e>
 80102da:	89a3      	ldrh	r3, [r4, #12]
 80102dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80102e0:	f04f 0100 	mov.w	r1, #0
 80102e4:	bf14      	ite	ne
 80102e6:	2340      	movne	r3, #64	@ 0x40
 80102e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80102ec:	2000      	movs	r0, #0
 80102ee:	6031      	str	r1, [r6, #0]
 80102f0:	602b      	str	r3, [r5, #0]
 80102f2:	b016      	add	sp, #88	@ 0x58
 80102f4:	bd70      	pop	{r4, r5, r6, pc}
 80102f6:	466a      	mov	r2, sp
 80102f8:	f000 f848 	bl	801038c <_fstat_r>
 80102fc:	2800      	cmp	r0, #0
 80102fe:	dbec      	blt.n	80102da <__swhatbuf_r+0x12>
 8010300:	9901      	ldr	r1, [sp, #4]
 8010302:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010306:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801030a:	4259      	negs	r1, r3
 801030c:	4159      	adcs	r1, r3
 801030e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010312:	e7eb      	b.n	80102ec <__swhatbuf_r+0x24>

08010314 <__smakebuf_r>:
 8010314:	898b      	ldrh	r3, [r1, #12]
 8010316:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010318:	079d      	lsls	r5, r3, #30
 801031a:	4606      	mov	r6, r0
 801031c:	460c      	mov	r4, r1
 801031e:	d507      	bpl.n	8010330 <__smakebuf_r+0x1c>
 8010320:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010324:	6023      	str	r3, [r4, #0]
 8010326:	6123      	str	r3, [r4, #16]
 8010328:	2301      	movs	r3, #1
 801032a:	6163      	str	r3, [r4, #20]
 801032c:	b003      	add	sp, #12
 801032e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010330:	ab01      	add	r3, sp, #4
 8010332:	466a      	mov	r2, sp
 8010334:	f7ff ffc8 	bl	80102c8 <__swhatbuf_r>
 8010338:	9f00      	ldr	r7, [sp, #0]
 801033a:	4605      	mov	r5, r0
 801033c:	4639      	mov	r1, r7
 801033e:	4630      	mov	r0, r6
 8010340:	f7ff f9ce 	bl	800f6e0 <_malloc_r>
 8010344:	b948      	cbnz	r0, 801035a <__smakebuf_r+0x46>
 8010346:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801034a:	059a      	lsls	r2, r3, #22
 801034c:	d4ee      	bmi.n	801032c <__smakebuf_r+0x18>
 801034e:	f023 0303 	bic.w	r3, r3, #3
 8010352:	f043 0302 	orr.w	r3, r3, #2
 8010356:	81a3      	strh	r3, [r4, #12]
 8010358:	e7e2      	b.n	8010320 <__smakebuf_r+0xc>
 801035a:	89a3      	ldrh	r3, [r4, #12]
 801035c:	6020      	str	r0, [r4, #0]
 801035e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010362:	81a3      	strh	r3, [r4, #12]
 8010364:	9b01      	ldr	r3, [sp, #4]
 8010366:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801036a:	b15b      	cbz	r3, 8010384 <__smakebuf_r+0x70>
 801036c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010370:	4630      	mov	r0, r6
 8010372:	f000 f81d 	bl	80103b0 <_isatty_r>
 8010376:	b128      	cbz	r0, 8010384 <__smakebuf_r+0x70>
 8010378:	89a3      	ldrh	r3, [r4, #12]
 801037a:	f023 0303 	bic.w	r3, r3, #3
 801037e:	f043 0301 	orr.w	r3, r3, #1
 8010382:	81a3      	strh	r3, [r4, #12]
 8010384:	89a3      	ldrh	r3, [r4, #12]
 8010386:	431d      	orrs	r5, r3
 8010388:	81a5      	strh	r5, [r4, #12]
 801038a:	e7cf      	b.n	801032c <__smakebuf_r+0x18>

0801038c <_fstat_r>:
 801038c:	b538      	push	{r3, r4, r5, lr}
 801038e:	4d07      	ldr	r5, [pc, #28]	@ (80103ac <_fstat_r+0x20>)
 8010390:	2300      	movs	r3, #0
 8010392:	4604      	mov	r4, r0
 8010394:	4608      	mov	r0, r1
 8010396:	4611      	mov	r1, r2
 8010398:	602b      	str	r3, [r5, #0]
 801039a:	f7f7 fcb3 	bl	8007d04 <_fstat>
 801039e:	1c43      	adds	r3, r0, #1
 80103a0:	d102      	bne.n	80103a8 <_fstat_r+0x1c>
 80103a2:	682b      	ldr	r3, [r5, #0]
 80103a4:	b103      	cbz	r3, 80103a8 <_fstat_r+0x1c>
 80103a6:	6023      	str	r3, [r4, #0]
 80103a8:	bd38      	pop	{r3, r4, r5, pc}
 80103aa:	bf00      	nop
 80103ac:	20000b70 	.word	0x20000b70

080103b0 <_isatty_r>:
 80103b0:	b538      	push	{r3, r4, r5, lr}
 80103b2:	4d06      	ldr	r5, [pc, #24]	@ (80103cc <_isatty_r+0x1c>)
 80103b4:	2300      	movs	r3, #0
 80103b6:	4604      	mov	r4, r0
 80103b8:	4608      	mov	r0, r1
 80103ba:	602b      	str	r3, [r5, #0]
 80103bc:	f7f7 fcb2 	bl	8007d24 <_isatty>
 80103c0:	1c43      	adds	r3, r0, #1
 80103c2:	d102      	bne.n	80103ca <_isatty_r+0x1a>
 80103c4:	682b      	ldr	r3, [r5, #0]
 80103c6:	b103      	cbz	r3, 80103ca <_isatty_r+0x1a>
 80103c8:	6023      	str	r3, [r4, #0]
 80103ca:	bd38      	pop	{r3, r4, r5, pc}
 80103cc:	20000b70 	.word	0x20000b70

080103d0 <_sbrk_r>:
 80103d0:	b538      	push	{r3, r4, r5, lr}
 80103d2:	4d06      	ldr	r5, [pc, #24]	@ (80103ec <_sbrk_r+0x1c>)
 80103d4:	2300      	movs	r3, #0
 80103d6:	4604      	mov	r4, r0
 80103d8:	4608      	mov	r0, r1
 80103da:	602b      	str	r3, [r5, #0]
 80103dc:	f7f7 fcba 	bl	8007d54 <_sbrk>
 80103e0:	1c43      	adds	r3, r0, #1
 80103e2:	d102      	bne.n	80103ea <_sbrk_r+0x1a>
 80103e4:	682b      	ldr	r3, [r5, #0]
 80103e6:	b103      	cbz	r3, 80103ea <_sbrk_r+0x1a>
 80103e8:	6023      	str	r3, [r4, #0]
 80103ea:	bd38      	pop	{r3, r4, r5, pc}
 80103ec:	20000b70 	.word	0x20000b70

080103f0 <memcpy>:
 80103f0:	440a      	add	r2, r1
 80103f2:	4291      	cmp	r1, r2
 80103f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80103f8:	d100      	bne.n	80103fc <memcpy+0xc>
 80103fa:	4770      	bx	lr
 80103fc:	b510      	push	{r4, lr}
 80103fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010402:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010406:	4291      	cmp	r1, r2
 8010408:	d1f9      	bne.n	80103fe <memcpy+0xe>
 801040a:	bd10      	pop	{r4, pc}

0801040c <__assert_func>:
 801040c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801040e:	4614      	mov	r4, r2
 8010410:	461a      	mov	r2, r3
 8010412:	4b09      	ldr	r3, [pc, #36]	@ (8010438 <__assert_func+0x2c>)
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	4605      	mov	r5, r0
 8010418:	68d8      	ldr	r0, [r3, #12]
 801041a:	b14c      	cbz	r4, 8010430 <__assert_func+0x24>
 801041c:	4b07      	ldr	r3, [pc, #28]	@ (801043c <__assert_func+0x30>)
 801041e:	9100      	str	r1, [sp, #0]
 8010420:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010424:	4906      	ldr	r1, [pc, #24]	@ (8010440 <__assert_func+0x34>)
 8010426:	462b      	mov	r3, r5
 8010428:	f000 f842 	bl	80104b0 <fiprintf>
 801042c:	f000 f852 	bl	80104d4 <abort>
 8010430:	4b04      	ldr	r3, [pc, #16]	@ (8010444 <__assert_func+0x38>)
 8010432:	461c      	mov	r4, r3
 8010434:	e7f3      	b.n	801041e <__assert_func+0x12>
 8010436:	bf00      	nop
 8010438:	200000ec 	.word	0x200000ec
 801043c:	080125f1 	.word	0x080125f1
 8010440:	080125fe 	.word	0x080125fe
 8010444:	0801262c 	.word	0x0801262c

08010448 <_calloc_r>:
 8010448:	b570      	push	{r4, r5, r6, lr}
 801044a:	fba1 5402 	umull	r5, r4, r1, r2
 801044e:	b934      	cbnz	r4, 801045e <_calloc_r+0x16>
 8010450:	4629      	mov	r1, r5
 8010452:	f7ff f945 	bl	800f6e0 <_malloc_r>
 8010456:	4606      	mov	r6, r0
 8010458:	b928      	cbnz	r0, 8010466 <_calloc_r+0x1e>
 801045a:	4630      	mov	r0, r6
 801045c:	bd70      	pop	{r4, r5, r6, pc}
 801045e:	220c      	movs	r2, #12
 8010460:	6002      	str	r2, [r0, #0]
 8010462:	2600      	movs	r6, #0
 8010464:	e7f9      	b.n	801045a <_calloc_r+0x12>
 8010466:	462a      	mov	r2, r5
 8010468:	4621      	mov	r1, r4
 801046a:	f7fe f9ed 	bl	800e848 <memset>
 801046e:	e7f4      	b.n	801045a <_calloc_r+0x12>

08010470 <__ascii_mbtowc>:
 8010470:	b082      	sub	sp, #8
 8010472:	b901      	cbnz	r1, 8010476 <__ascii_mbtowc+0x6>
 8010474:	a901      	add	r1, sp, #4
 8010476:	b142      	cbz	r2, 801048a <__ascii_mbtowc+0x1a>
 8010478:	b14b      	cbz	r3, 801048e <__ascii_mbtowc+0x1e>
 801047a:	7813      	ldrb	r3, [r2, #0]
 801047c:	600b      	str	r3, [r1, #0]
 801047e:	7812      	ldrb	r2, [r2, #0]
 8010480:	1e10      	subs	r0, r2, #0
 8010482:	bf18      	it	ne
 8010484:	2001      	movne	r0, #1
 8010486:	b002      	add	sp, #8
 8010488:	4770      	bx	lr
 801048a:	4610      	mov	r0, r2
 801048c:	e7fb      	b.n	8010486 <__ascii_mbtowc+0x16>
 801048e:	f06f 0001 	mvn.w	r0, #1
 8010492:	e7f8      	b.n	8010486 <__ascii_mbtowc+0x16>

08010494 <__ascii_wctomb>:
 8010494:	4603      	mov	r3, r0
 8010496:	4608      	mov	r0, r1
 8010498:	b141      	cbz	r1, 80104ac <__ascii_wctomb+0x18>
 801049a:	2aff      	cmp	r2, #255	@ 0xff
 801049c:	d904      	bls.n	80104a8 <__ascii_wctomb+0x14>
 801049e:	228a      	movs	r2, #138	@ 0x8a
 80104a0:	601a      	str	r2, [r3, #0]
 80104a2:	f04f 30ff 	mov.w	r0, #4294967295
 80104a6:	4770      	bx	lr
 80104a8:	700a      	strb	r2, [r1, #0]
 80104aa:	2001      	movs	r0, #1
 80104ac:	4770      	bx	lr
	...

080104b0 <fiprintf>:
 80104b0:	b40e      	push	{r1, r2, r3}
 80104b2:	b503      	push	{r0, r1, lr}
 80104b4:	4601      	mov	r1, r0
 80104b6:	ab03      	add	r3, sp, #12
 80104b8:	4805      	ldr	r0, [pc, #20]	@ (80104d0 <fiprintf+0x20>)
 80104ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80104be:	6800      	ldr	r0, [r0, #0]
 80104c0:	9301      	str	r3, [sp, #4]
 80104c2:	f7ff fd3d 	bl	800ff40 <_vfiprintf_r>
 80104c6:	b002      	add	sp, #8
 80104c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80104cc:	b003      	add	sp, #12
 80104ce:	4770      	bx	lr
 80104d0:	200000ec 	.word	0x200000ec

080104d4 <abort>:
 80104d4:	b508      	push	{r3, lr}
 80104d6:	2006      	movs	r0, #6
 80104d8:	f000 f82c 	bl	8010534 <raise>
 80104dc:	2001      	movs	r0, #1
 80104de:	f7f7 fbc1 	bl	8007c64 <_exit>

080104e2 <_raise_r>:
 80104e2:	291f      	cmp	r1, #31
 80104e4:	b538      	push	{r3, r4, r5, lr}
 80104e6:	4605      	mov	r5, r0
 80104e8:	460c      	mov	r4, r1
 80104ea:	d904      	bls.n	80104f6 <_raise_r+0x14>
 80104ec:	2316      	movs	r3, #22
 80104ee:	6003      	str	r3, [r0, #0]
 80104f0:	f04f 30ff 	mov.w	r0, #4294967295
 80104f4:	bd38      	pop	{r3, r4, r5, pc}
 80104f6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80104f8:	b112      	cbz	r2, 8010500 <_raise_r+0x1e>
 80104fa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80104fe:	b94b      	cbnz	r3, 8010514 <_raise_r+0x32>
 8010500:	4628      	mov	r0, r5
 8010502:	f000 f831 	bl	8010568 <_getpid_r>
 8010506:	4622      	mov	r2, r4
 8010508:	4601      	mov	r1, r0
 801050a:	4628      	mov	r0, r5
 801050c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010510:	f000 b818 	b.w	8010544 <_kill_r>
 8010514:	2b01      	cmp	r3, #1
 8010516:	d00a      	beq.n	801052e <_raise_r+0x4c>
 8010518:	1c59      	adds	r1, r3, #1
 801051a:	d103      	bne.n	8010524 <_raise_r+0x42>
 801051c:	2316      	movs	r3, #22
 801051e:	6003      	str	r3, [r0, #0]
 8010520:	2001      	movs	r0, #1
 8010522:	e7e7      	b.n	80104f4 <_raise_r+0x12>
 8010524:	2100      	movs	r1, #0
 8010526:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801052a:	4620      	mov	r0, r4
 801052c:	4798      	blx	r3
 801052e:	2000      	movs	r0, #0
 8010530:	e7e0      	b.n	80104f4 <_raise_r+0x12>
	...

08010534 <raise>:
 8010534:	4b02      	ldr	r3, [pc, #8]	@ (8010540 <raise+0xc>)
 8010536:	4601      	mov	r1, r0
 8010538:	6818      	ldr	r0, [r3, #0]
 801053a:	f7ff bfd2 	b.w	80104e2 <_raise_r>
 801053e:	bf00      	nop
 8010540:	200000ec 	.word	0x200000ec

08010544 <_kill_r>:
 8010544:	b538      	push	{r3, r4, r5, lr}
 8010546:	4d07      	ldr	r5, [pc, #28]	@ (8010564 <_kill_r+0x20>)
 8010548:	2300      	movs	r3, #0
 801054a:	4604      	mov	r4, r0
 801054c:	4608      	mov	r0, r1
 801054e:	4611      	mov	r1, r2
 8010550:	602b      	str	r3, [r5, #0]
 8010552:	f7f7 fb77 	bl	8007c44 <_kill>
 8010556:	1c43      	adds	r3, r0, #1
 8010558:	d102      	bne.n	8010560 <_kill_r+0x1c>
 801055a:	682b      	ldr	r3, [r5, #0]
 801055c:	b103      	cbz	r3, 8010560 <_kill_r+0x1c>
 801055e:	6023      	str	r3, [r4, #0]
 8010560:	bd38      	pop	{r3, r4, r5, pc}
 8010562:	bf00      	nop
 8010564:	20000b70 	.word	0x20000b70

08010568 <_getpid_r>:
 8010568:	f7f7 bb64 	b.w	8007c34 <_getpid>

0801056c <asin>:
 801056c:	b538      	push	{r3, r4, r5, lr}
 801056e:	ed2d 8b02 	vpush	{d8}
 8010572:	ec55 4b10 	vmov	r4, r5, d0
 8010576:	f000 f897 	bl	80106a8 <__ieee754_asin>
 801057a:	4622      	mov	r2, r4
 801057c:	462b      	mov	r3, r5
 801057e:	4620      	mov	r0, r4
 8010580:	4629      	mov	r1, r5
 8010582:	eeb0 8a40 	vmov.f32	s16, s0
 8010586:	eef0 8a60 	vmov.f32	s17, s1
 801058a:	f7f0 facf 	bl	8000b2c <__aeabi_dcmpun>
 801058e:	b9a8      	cbnz	r0, 80105bc <asin+0x50>
 8010590:	ec45 4b10 	vmov	d0, r4, r5
 8010594:	f000 f820 	bl	80105d8 <fabs>
 8010598:	4b0c      	ldr	r3, [pc, #48]	@ (80105cc <asin+0x60>)
 801059a:	ec51 0b10 	vmov	r0, r1, d0
 801059e:	2200      	movs	r2, #0
 80105a0:	f7f0 faba 	bl	8000b18 <__aeabi_dcmpgt>
 80105a4:	b150      	cbz	r0, 80105bc <asin+0x50>
 80105a6:	f7fe f9a1 	bl	800e8ec <__errno>
 80105aa:	ecbd 8b02 	vpop	{d8}
 80105ae:	2321      	movs	r3, #33	@ 0x21
 80105b0:	6003      	str	r3, [r0, #0]
 80105b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80105b6:	4806      	ldr	r0, [pc, #24]	@ (80105d0 <asin+0x64>)
 80105b8:	f000 b816 	b.w	80105e8 <nan>
 80105bc:	eeb0 0a48 	vmov.f32	s0, s16
 80105c0:	eef0 0a68 	vmov.f32	s1, s17
 80105c4:	ecbd 8b02 	vpop	{d8}
 80105c8:	bd38      	pop	{r3, r4, r5, pc}
 80105ca:	bf00      	nop
 80105cc:	3ff00000 	.word	0x3ff00000
 80105d0:	0801262c 	.word	0x0801262c

080105d4 <atan2>:
 80105d4:	f000 ba6c 	b.w	8010ab0 <__ieee754_atan2>

080105d8 <fabs>:
 80105d8:	ec51 0b10 	vmov	r0, r1, d0
 80105dc:	4602      	mov	r2, r0
 80105de:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80105e2:	ec43 2b10 	vmov	d0, r2, r3
 80105e6:	4770      	bx	lr

080105e8 <nan>:
 80105e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80105f0 <nan+0x8>
 80105ec:	4770      	bx	lr
 80105ee:	bf00      	nop
 80105f0:	00000000 	.word	0x00000000
 80105f4:	7ff80000 	.word	0x7ff80000

080105f8 <fmaxf>:
 80105f8:	b508      	push	{r3, lr}
 80105fa:	ed2d 8b02 	vpush	{d8}
 80105fe:	eeb0 8a40 	vmov.f32	s16, s0
 8010602:	eef0 8a60 	vmov.f32	s17, s1
 8010606:	f000 f831 	bl	801066c <__fpclassifyf>
 801060a:	b930      	cbnz	r0, 801061a <fmaxf+0x22>
 801060c:	eeb0 8a68 	vmov.f32	s16, s17
 8010610:	eeb0 0a48 	vmov.f32	s0, s16
 8010614:	ecbd 8b02 	vpop	{d8}
 8010618:	bd08      	pop	{r3, pc}
 801061a:	eeb0 0a68 	vmov.f32	s0, s17
 801061e:	f000 f825 	bl	801066c <__fpclassifyf>
 8010622:	2800      	cmp	r0, #0
 8010624:	d0f4      	beq.n	8010610 <fmaxf+0x18>
 8010626:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801062a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801062e:	dded      	ble.n	801060c <fmaxf+0x14>
 8010630:	e7ee      	b.n	8010610 <fmaxf+0x18>

08010632 <fminf>:
 8010632:	b508      	push	{r3, lr}
 8010634:	ed2d 8b02 	vpush	{d8}
 8010638:	eeb0 8a40 	vmov.f32	s16, s0
 801063c:	eef0 8a60 	vmov.f32	s17, s1
 8010640:	f000 f814 	bl	801066c <__fpclassifyf>
 8010644:	b930      	cbnz	r0, 8010654 <fminf+0x22>
 8010646:	eeb0 8a68 	vmov.f32	s16, s17
 801064a:	eeb0 0a48 	vmov.f32	s0, s16
 801064e:	ecbd 8b02 	vpop	{d8}
 8010652:	bd08      	pop	{r3, pc}
 8010654:	eeb0 0a68 	vmov.f32	s0, s17
 8010658:	f000 f808 	bl	801066c <__fpclassifyf>
 801065c:	2800      	cmp	r0, #0
 801065e:	d0f4      	beq.n	801064a <fminf+0x18>
 8010660:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010668:	d5ed      	bpl.n	8010646 <fminf+0x14>
 801066a:	e7ee      	b.n	801064a <fminf+0x18>

0801066c <__fpclassifyf>:
 801066c:	ee10 3a10 	vmov	r3, s0
 8010670:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8010674:	d00d      	beq.n	8010692 <__fpclassifyf+0x26>
 8010676:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 801067a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 801067e:	d30a      	bcc.n	8010696 <__fpclassifyf+0x2a>
 8010680:	4b07      	ldr	r3, [pc, #28]	@ (80106a0 <__fpclassifyf+0x34>)
 8010682:	1e42      	subs	r2, r0, #1
 8010684:	429a      	cmp	r2, r3
 8010686:	d908      	bls.n	801069a <__fpclassifyf+0x2e>
 8010688:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 801068c:	4258      	negs	r0, r3
 801068e:	4158      	adcs	r0, r3
 8010690:	4770      	bx	lr
 8010692:	2002      	movs	r0, #2
 8010694:	4770      	bx	lr
 8010696:	2004      	movs	r0, #4
 8010698:	4770      	bx	lr
 801069a:	2003      	movs	r0, #3
 801069c:	4770      	bx	lr
 801069e:	bf00      	nop
 80106a0:	007ffffe 	.word	0x007ffffe
 80106a4:	00000000 	.word	0x00000000

080106a8 <__ieee754_asin>:
 80106a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106ac:	ec55 4b10 	vmov	r4, r5, d0
 80106b0:	4bc7      	ldr	r3, [pc, #796]	@ (80109d0 <__ieee754_asin+0x328>)
 80106b2:	b087      	sub	sp, #28
 80106b4:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80106b8:	429e      	cmp	r6, r3
 80106ba:	9501      	str	r5, [sp, #4]
 80106bc:	d92d      	bls.n	801071a <__ieee754_asin+0x72>
 80106be:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 80106c2:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80106c6:	4326      	orrs	r6, r4
 80106c8:	d116      	bne.n	80106f8 <__ieee754_asin+0x50>
 80106ca:	a3a7      	add	r3, pc, #668	@ (adr r3, 8010968 <__ieee754_asin+0x2c0>)
 80106cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106d0:	4620      	mov	r0, r4
 80106d2:	4629      	mov	r1, r5
 80106d4:	f7ef ff90 	bl	80005f8 <__aeabi_dmul>
 80106d8:	a3a5      	add	r3, pc, #660	@ (adr r3, 8010970 <__ieee754_asin+0x2c8>)
 80106da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106de:	4606      	mov	r6, r0
 80106e0:	460f      	mov	r7, r1
 80106e2:	4620      	mov	r0, r4
 80106e4:	4629      	mov	r1, r5
 80106e6:	f7ef ff87 	bl	80005f8 <__aeabi_dmul>
 80106ea:	4602      	mov	r2, r0
 80106ec:	460b      	mov	r3, r1
 80106ee:	4630      	mov	r0, r6
 80106f0:	4639      	mov	r1, r7
 80106f2:	f7ef fdcb 	bl	800028c <__adddf3>
 80106f6:	e009      	b.n	801070c <__ieee754_asin+0x64>
 80106f8:	4622      	mov	r2, r4
 80106fa:	462b      	mov	r3, r5
 80106fc:	4620      	mov	r0, r4
 80106fe:	4629      	mov	r1, r5
 8010700:	f7ef fdc2 	bl	8000288 <__aeabi_dsub>
 8010704:	4602      	mov	r2, r0
 8010706:	460b      	mov	r3, r1
 8010708:	f7f0 f8a0 	bl	800084c <__aeabi_ddiv>
 801070c:	4604      	mov	r4, r0
 801070e:	460d      	mov	r5, r1
 8010710:	ec45 4b10 	vmov	d0, r4, r5
 8010714:	b007      	add	sp, #28
 8010716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801071a:	4bae      	ldr	r3, [pc, #696]	@ (80109d4 <__ieee754_asin+0x32c>)
 801071c:	429e      	cmp	r6, r3
 801071e:	d810      	bhi.n	8010742 <__ieee754_asin+0x9a>
 8010720:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8010724:	f080 80ad 	bcs.w	8010882 <__ieee754_asin+0x1da>
 8010728:	a393      	add	r3, pc, #588	@ (adr r3, 8010978 <__ieee754_asin+0x2d0>)
 801072a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801072e:	4620      	mov	r0, r4
 8010730:	4629      	mov	r1, r5
 8010732:	f7ef fdab 	bl	800028c <__adddf3>
 8010736:	4ba8      	ldr	r3, [pc, #672]	@ (80109d8 <__ieee754_asin+0x330>)
 8010738:	2200      	movs	r2, #0
 801073a:	f7f0 f9ed 	bl	8000b18 <__aeabi_dcmpgt>
 801073e:	2800      	cmp	r0, #0
 8010740:	d1e6      	bne.n	8010710 <__ieee754_asin+0x68>
 8010742:	ec45 4b10 	vmov	d0, r4, r5
 8010746:	f7ff ff47 	bl	80105d8 <fabs>
 801074a:	49a3      	ldr	r1, [pc, #652]	@ (80109d8 <__ieee754_asin+0x330>)
 801074c:	ec53 2b10 	vmov	r2, r3, d0
 8010750:	2000      	movs	r0, #0
 8010752:	f7ef fd99 	bl	8000288 <__aeabi_dsub>
 8010756:	4ba1      	ldr	r3, [pc, #644]	@ (80109dc <__ieee754_asin+0x334>)
 8010758:	2200      	movs	r2, #0
 801075a:	f7ef ff4d 	bl	80005f8 <__aeabi_dmul>
 801075e:	a388      	add	r3, pc, #544	@ (adr r3, 8010980 <__ieee754_asin+0x2d8>)
 8010760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010764:	4604      	mov	r4, r0
 8010766:	460d      	mov	r5, r1
 8010768:	f7ef ff46 	bl	80005f8 <__aeabi_dmul>
 801076c:	a386      	add	r3, pc, #536	@ (adr r3, 8010988 <__ieee754_asin+0x2e0>)
 801076e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010772:	f7ef fd8b 	bl	800028c <__adddf3>
 8010776:	4622      	mov	r2, r4
 8010778:	462b      	mov	r3, r5
 801077a:	f7ef ff3d 	bl	80005f8 <__aeabi_dmul>
 801077e:	a384      	add	r3, pc, #528	@ (adr r3, 8010990 <__ieee754_asin+0x2e8>)
 8010780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010784:	f7ef fd80 	bl	8000288 <__aeabi_dsub>
 8010788:	4622      	mov	r2, r4
 801078a:	462b      	mov	r3, r5
 801078c:	f7ef ff34 	bl	80005f8 <__aeabi_dmul>
 8010790:	a381      	add	r3, pc, #516	@ (adr r3, 8010998 <__ieee754_asin+0x2f0>)
 8010792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010796:	f7ef fd79 	bl	800028c <__adddf3>
 801079a:	4622      	mov	r2, r4
 801079c:	462b      	mov	r3, r5
 801079e:	f7ef ff2b 	bl	80005f8 <__aeabi_dmul>
 80107a2:	a37f      	add	r3, pc, #508	@ (adr r3, 80109a0 <__ieee754_asin+0x2f8>)
 80107a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107a8:	f7ef fd6e 	bl	8000288 <__aeabi_dsub>
 80107ac:	4622      	mov	r2, r4
 80107ae:	462b      	mov	r3, r5
 80107b0:	f7ef ff22 	bl	80005f8 <__aeabi_dmul>
 80107b4:	a37c      	add	r3, pc, #496	@ (adr r3, 80109a8 <__ieee754_asin+0x300>)
 80107b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ba:	f7ef fd67 	bl	800028c <__adddf3>
 80107be:	4622      	mov	r2, r4
 80107c0:	462b      	mov	r3, r5
 80107c2:	f7ef ff19 	bl	80005f8 <__aeabi_dmul>
 80107c6:	a37a      	add	r3, pc, #488	@ (adr r3, 80109b0 <__ieee754_asin+0x308>)
 80107c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80107d0:	4620      	mov	r0, r4
 80107d2:	4629      	mov	r1, r5
 80107d4:	f7ef ff10 	bl	80005f8 <__aeabi_dmul>
 80107d8:	a377      	add	r3, pc, #476	@ (adr r3, 80109b8 <__ieee754_asin+0x310>)
 80107da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107de:	f7ef fd53 	bl	8000288 <__aeabi_dsub>
 80107e2:	4622      	mov	r2, r4
 80107e4:	462b      	mov	r3, r5
 80107e6:	f7ef ff07 	bl	80005f8 <__aeabi_dmul>
 80107ea:	a375      	add	r3, pc, #468	@ (adr r3, 80109c0 <__ieee754_asin+0x318>)
 80107ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107f0:	f7ef fd4c 	bl	800028c <__adddf3>
 80107f4:	4622      	mov	r2, r4
 80107f6:	462b      	mov	r3, r5
 80107f8:	f7ef fefe 	bl	80005f8 <__aeabi_dmul>
 80107fc:	a372      	add	r3, pc, #456	@ (adr r3, 80109c8 <__ieee754_asin+0x320>)
 80107fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010802:	f7ef fd41 	bl	8000288 <__aeabi_dsub>
 8010806:	4622      	mov	r2, r4
 8010808:	462b      	mov	r3, r5
 801080a:	f7ef fef5 	bl	80005f8 <__aeabi_dmul>
 801080e:	4b72      	ldr	r3, [pc, #456]	@ (80109d8 <__ieee754_asin+0x330>)
 8010810:	2200      	movs	r2, #0
 8010812:	f7ef fd3b 	bl	800028c <__adddf3>
 8010816:	ec45 4b10 	vmov	d0, r4, r5
 801081a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801081e:	f000 fba7 	bl	8010f70 <__ieee754_sqrt>
 8010822:	4b6f      	ldr	r3, [pc, #444]	@ (80109e0 <__ieee754_asin+0x338>)
 8010824:	429e      	cmp	r6, r3
 8010826:	ec5b ab10 	vmov	sl, fp, d0
 801082a:	f240 80db 	bls.w	80109e4 <__ieee754_asin+0x33c>
 801082e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010832:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010836:	f7f0 f809 	bl	800084c <__aeabi_ddiv>
 801083a:	4652      	mov	r2, sl
 801083c:	465b      	mov	r3, fp
 801083e:	f7ef fedb 	bl	80005f8 <__aeabi_dmul>
 8010842:	4652      	mov	r2, sl
 8010844:	465b      	mov	r3, fp
 8010846:	f7ef fd21 	bl	800028c <__adddf3>
 801084a:	4602      	mov	r2, r0
 801084c:	460b      	mov	r3, r1
 801084e:	f7ef fd1d 	bl	800028c <__adddf3>
 8010852:	a347      	add	r3, pc, #284	@ (adr r3, 8010970 <__ieee754_asin+0x2c8>)
 8010854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010858:	f7ef fd16 	bl	8000288 <__aeabi_dsub>
 801085c:	4602      	mov	r2, r0
 801085e:	460b      	mov	r3, r1
 8010860:	a141      	add	r1, pc, #260	@ (adr r1, 8010968 <__ieee754_asin+0x2c0>)
 8010862:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010866:	f7ef fd0f 	bl	8000288 <__aeabi_dsub>
 801086a:	9b01      	ldr	r3, [sp, #4]
 801086c:	2b00      	cmp	r3, #0
 801086e:	bfdc      	itt	le
 8010870:	4602      	movle	r2, r0
 8010872:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 8010876:	4604      	mov	r4, r0
 8010878:	460d      	mov	r5, r1
 801087a:	bfdc      	itt	le
 801087c:	4614      	movle	r4, r2
 801087e:	461d      	movle	r5, r3
 8010880:	e746      	b.n	8010710 <__ieee754_asin+0x68>
 8010882:	4622      	mov	r2, r4
 8010884:	462b      	mov	r3, r5
 8010886:	4620      	mov	r0, r4
 8010888:	4629      	mov	r1, r5
 801088a:	f7ef feb5 	bl	80005f8 <__aeabi_dmul>
 801088e:	a33c      	add	r3, pc, #240	@ (adr r3, 8010980 <__ieee754_asin+0x2d8>)
 8010890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010894:	4606      	mov	r6, r0
 8010896:	460f      	mov	r7, r1
 8010898:	f7ef feae 	bl	80005f8 <__aeabi_dmul>
 801089c:	a33a      	add	r3, pc, #232	@ (adr r3, 8010988 <__ieee754_asin+0x2e0>)
 801089e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108a2:	f7ef fcf3 	bl	800028c <__adddf3>
 80108a6:	4632      	mov	r2, r6
 80108a8:	463b      	mov	r3, r7
 80108aa:	f7ef fea5 	bl	80005f8 <__aeabi_dmul>
 80108ae:	a338      	add	r3, pc, #224	@ (adr r3, 8010990 <__ieee754_asin+0x2e8>)
 80108b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108b4:	f7ef fce8 	bl	8000288 <__aeabi_dsub>
 80108b8:	4632      	mov	r2, r6
 80108ba:	463b      	mov	r3, r7
 80108bc:	f7ef fe9c 	bl	80005f8 <__aeabi_dmul>
 80108c0:	a335      	add	r3, pc, #212	@ (adr r3, 8010998 <__ieee754_asin+0x2f0>)
 80108c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108c6:	f7ef fce1 	bl	800028c <__adddf3>
 80108ca:	4632      	mov	r2, r6
 80108cc:	463b      	mov	r3, r7
 80108ce:	f7ef fe93 	bl	80005f8 <__aeabi_dmul>
 80108d2:	a333      	add	r3, pc, #204	@ (adr r3, 80109a0 <__ieee754_asin+0x2f8>)
 80108d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108d8:	f7ef fcd6 	bl	8000288 <__aeabi_dsub>
 80108dc:	4632      	mov	r2, r6
 80108de:	463b      	mov	r3, r7
 80108e0:	f7ef fe8a 	bl	80005f8 <__aeabi_dmul>
 80108e4:	a330      	add	r3, pc, #192	@ (adr r3, 80109a8 <__ieee754_asin+0x300>)
 80108e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108ea:	f7ef fccf 	bl	800028c <__adddf3>
 80108ee:	4632      	mov	r2, r6
 80108f0:	463b      	mov	r3, r7
 80108f2:	f7ef fe81 	bl	80005f8 <__aeabi_dmul>
 80108f6:	a32e      	add	r3, pc, #184	@ (adr r3, 80109b0 <__ieee754_asin+0x308>)
 80108f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108fc:	4680      	mov	r8, r0
 80108fe:	4689      	mov	r9, r1
 8010900:	4630      	mov	r0, r6
 8010902:	4639      	mov	r1, r7
 8010904:	f7ef fe78 	bl	80005f8 <__aeabi_dmul>
 8010908:	a32b      	add	r3, pc, #172	@ (adr r3, 80109b8 <__ieee754_asin+0x310>)
 801090a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801090e:	f7ef fcbb 	bl	8000288 <__aeabi_dsub>
 8010912:	4632      	mov	r2, r6
 8010914:	463b      	mov	r3, r7
 8010916:	f7ef fe6f 	bl	80005f8 <__aeabi_dmul>
 801091a:	a329      	add	r3, pc, #164	@ (adr r3, 80109c0 <__ieee754_asin+0x318>)
 801091c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010920:	f7ef fcb4 	bl	800028c <__adddf3>
 8010924:	4632      	mov	r2, r6
 8010926:	463b      	mov	r3, r7
 8010928:	f7ef fe66 	bl	80005f8 <__aeabi_dmul>
 801092c:	a326      	add	r3, pc, #152	@ (adr r3, 80109c8 <__ieee754_asin+0x320>)
 801092e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010932:	f7ef fca9 	bl	8000288 <__aeabi_dsub>
 8010936:	4632      	mov	r2, r6
 8010938:	463b      	mov	r3, r7
 801093a:	f7ef fe5d 	bl	80005f8 <__aeabi_dmul>
 801093e:	4b26      	ldr	r3, [pc, #152]	@ (80109d8 <__ieee754_asin+0x330>)
 8010940:	2200      	movs	r2, #0
 8010942:	f7ef fca3 	bl	800028c <__adddf3>
 8010946:	4602      	mov	r2, r0
 8010948:	460b      	mov	r3, r1
 801094a:	4640      	mov	r0, r8
 801094c:	4649      	mov	r1, r9
 801094e:	f7ef ff7d 	bl	800084c <__aeabi_ddiv>
 8010952:	4622      	mov	r2, r4
 8010954:	462b      	mov	r3, r5
 8010956:	f7ef fe4f 	bl	80005f8 <__aeabi_dmul>
 801095a:	4602      	mov	r2, r0
 801095c:	460b      	mov	r3, r1
 801095e:	4620      	mov	r0, r4
 8010960:	4629      	mov	r1, r5
 8010962:	e6c6      	b.n	80106f2 <__ieee754_asin+0x4a>
 8010964:	f3af 8000 	nop.w
 8010968:	54442d18 	.word	0x54442d18
 801096c:	3ff921fb 	.word	0x3ff921fb
 8010970:	33145c07 	.word	0x33145c07
 8010974:	3c91a626 	.word	0x3c91a626
 8010978:	8800759c 	.word	0x8800759c
 801097c:	7e37e43c 	.word	0x7e37e43c
 8010980:	0dfdf709 	.word	0x0dfdf709
 8010984:	3f023de1 	.word	0x3f023de1
 8010988:	7501b288 	.word	0x7501b288
 801098c:	3f49efe0 	.word	0x3f49efe0
 8010990:	b5688f3b 	.word	0xb5688f3b
 8010994:	3fa48228 	.word	0x3fa48228
 8010998:	0e884455 	.word	0x0e884455
 801099c:	3fc9c155 	.word	0x3fc9c155
 80109a0:	03eb6f7d 	.word	0x03eb6f7d
 80109a4:	3fd4d612 	.word	0x3fd4d612
 80109a8:	55555555 	.word	0x55555555
 80109ac:	3fc55555 	.word	0x3fc55555
 80109b0:	b12e9282 	.word	0xb12e9282
 80109b4:	3fb3b8c5 	.word	0x3fb3b8c5
 80109b8:	1b8d0159 	.word	0x1b8d0159
 80109bc:	3fe6066c 	.word	0x3fe6066c
 80109c0:	9c598ac8 	.word	0x9c598ac8
 80109c4:	40002ae5 	.word	0x40002ae5
 80109c8:	1c8a2d4b 	.word	0x1c8a2d4b
 80109cc:	40033a27 	.word	0x40033a27
 80109d0:	3fefffff 	.word	0x3fefffff
 80109d4:	3fdfffff 	.word	0x3fdfffff
 80109d8:	3ff00000 	.word	0x3ff00000
 80109dc:	3fe00000 	.word	0x3fe00000
 80109e0:	3fef3332 	.word	0x3fef3332
 80109e4:	4652      	mov	r2, sl
 80109e6:	465b      	mov	r3, fp
 80109e8:	4650      	mov	r0, sl
 80109ea:	4659      	mov	r1, fp
 80109ec:	f7ef fc4e 	bl	800028c <__adddf3>
 80109f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80109f4:	4606      	mov	r6, r0
 80109f6:	460f      	mov	r7, r1
 80109f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80109fc:	f7ef ff26 	bl	800084c <__aeabi_ddiv>
 8010a00:	4602      	mov	r2, r0
 8010a02:	460b      	mov	r3, r1
 8010a04:	4630      	mov	r0, r6
 8010a06:	4639      	mov	r1, r7
 8010a08:	f7ef fdf6 	bl	80005f8 <__aeabi_dmul>
 8010a0c:	f04f 0800 	mov.w	r8, #0
 8010a10:	4606      	mov	r6, r0
 8010a12:	460f      	mov	r7, r1
 8010a14:	4642      	mov	r2, r8
 8010a16:	465b      	mov	r3, fp
 8010a18:	4640      	mov	r0, r8
 8010a1a:	4659      	mov	r1, fp
 8010a1c:	f7ef fdec 	bl	80005f8 <__aeabi_dmul>
 8010a20:	4602      	mov	r2, r0
 8010a22:	460b      	mov	r3, r1
 8010a24:	4620      	mov	r0, r4
 8010a26:	4629      	mov	r1, r5
 8010a28:	f7ef fc2e 	bl	8000288 <__aeabi_dsub>
 8010a2c:	4642      	mov	r2, r8
 8010a2e:	4604      	mov	r4, r0
 8010a30:	460d      	mov	r5, r1
 8010a32:	465b      	mov	r3, fp
 8010a34:	4650      	mov	r0, sl
 8010a36:	4659      	mov	r1, fp
 8010a38:	f7ef fc28 	bl	800028c <__adddf3>
 8010a3c:	4602      	mov	r2, r0
 8010a3e:	460b      	mov	r3, r1
 8010a40:	4620      	mov	r0, r4
 8010a42:	4629      	mov	r1, r5
 8010a44:	f7ef ff02 	bl	800084c <__aeabi_ddiv>
 8010a48:	4602      	mov	r2, r0
 8010a4a:	460b      	mov	r3, r1
 8010a4c:	f7ef fc1e 	bl	800028c <__adddf3>
 8010a50:	4602      	mov	r2, r0
 8010a52:	460b      	mov	r3, r1
 8010a54:	a112      	add	r1, pc, #72	@ (adr r1, 8010aa0 <__ieee754_asin+0x3f8>)
 8010a56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a5a:	f7ef fc15 	bl	8000288 <__aeabi_dsub>
 8010a5e:	4602      	mov	r2, r0
 8010a60:	460b      	mov	r3, r1
 8010a62:	4630      	mov	r0, r6
 8010a64:	4639      	mov	r1, r7
 8010a66:	f7ef fc0f 	bl	8000288 <__aeabi_dsub>
 8010a6a:	4642      	mov	r2, r8
 8010a6c:	4604      	mov	r4, r0
 8010a6e:	460d      	mov	r5, r1
 8010a70:	465b      	mov	r3, fp
 8010a72:	4640      	mov	r0, r8
 8010a74:	4659      	mov	r1, fp
 8010a76:	f7ef fc09 	bl	800028c <__adddf3>
 8010a7a:	4602      	mov	r2, r0
 8010a7c:	460b      	mov	r3, r1
 8010a7e:	a10a      	add	r1, pc, #40	@ (adr r1, 8010aa8 <__ieee754_asin+0x400>)
 8010a80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a84:	f7ef fc00 	bl	8000288 <__aeabi_dsub>
 8010a88:	4602      	mov	r2, r0
 8010a8a:	460b      	mov	r3, r1
 8010a8c:	4620      	mov	r0, r4
 8010a8e:	4629      	mov	r1, r5
 8010a90:	f7ef fbfa 	bl	8000288 <__aeabi_dsub>
 8010a94:	4602      	mov	r2, r0
 8010a96:	460b      	mov	r3, r1
 8010a98:	a103      	add	r1, pc, #12	@ (adr r1, 8010aa8 <__ieee754_asin+0x400>)
 8010a9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a9e:	e6e2      	b.n	8010866 <__ieee754_asin+0x1be>
 8010aa0:	33145c07 	.word	0x33145c07
 8010aa4:	3c91a626 	.word	0x3c91a626
 8010aa8:	54442d18 	.word	0x54442d18
 8010aac:	3fe921fb 	.word	0x3fe921fb

08010ab0 <__ieee754_atan2>:
 8010ab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ab4:	ec57 6b11 	vmov	r6, r7, d1
 8010ab8:	4273      	negs	r3, r6
 8010aba:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8010c38 <__ieee754_atan2+0x188>
 8010abe:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8010ac2:	4333      	orrs	r3, r6
 8010ac4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8010ac8:	4543      	cmp	r3, r8
 8010aca:	ec51 0b10 	vmov	r0, r1, d0
 8010ace:	4635      	mov	r5, r6
 8010ad0:	d809      	bhi.n	8010ae6 <__ieee754_atan2+0x36>
 8010ad2:	4244      	negs	r4, r0
 8010ad4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010ad8:	4304      	orrs	r4, r0
 8010ada:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8010ade:	4544      	cmp	r4, r8
 8010ae0:	468e      	mov	lr, r1
 8010ae2:	4681      	mov	r9, r0
 8010ae4:	d907      	bls.n	8010af6 <__ieee754_atan2+0x46>
 8010ae6:	4632      	mov	r2, r6
 8010ae8:	463b      	mov	r3, r7
 8010aea:	f7ef fbcf 	bl	800028c <__adddf3>
 8010aee:	ec41 0b10 	vmov	d0, r0, r1
 8010af2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010af6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8010afa:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8010afe:	4334      	orrs	r4, r6
 8010b00:	d103      	bne.n	8010b0a <__ieee754_atan2+0x5a>
 8010b02:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010b06:	f000 b89b 	b.w	8010c40 <atan>
 8010b0a:	17bc      	asrs	r4, r7, #30
 8010b0c:	f004 0402 	and.w	r4, r4, #2
 8010b10:	ea53 0909 	orrs.w	r9, r3, r9
 8010b14:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8010b18:	d107      	bne.n	8010b2a <__ieee754_atan2+0x7a>
 8010b1a:	2c02      	cmp	r4, #2
 8010b1c:	d05f      	beq.n	8010bde <__ieee754_atan2+0x12e>
 8010b1e:	2c03      	cmp	r4, #3
 8010b20:	d1e5      	bne.n	8010aee <__ieee754_atan2+0x3e>
 8010b22:	a143      	add	r1, pc, #268	@ (adr r1, 8010c30 <__ieee754_atan2+0x180>)
 8010b24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b28:	e7e1      	b.n	8010aee <__ieee754_atan2+0x3e>
 8010b2a:	4315      	orrs	r5, r2
 8010b2c:	d106      	bne.n	8010b3c <__ieee754_atan2+0x8c>
 8010b2e:	f1be 0f00 	cmp.w	lr, #0
 8010b32:	db5f      	blt.n	8010bf4 <__ieee754_atan2+0x144>
 8010b34:	a136      	add	r1, pc, #216	@ (adr r1, 8010c10 <__ieee754_atan2+0x160>)
 8010b36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b3a:	e7d8      	b.n	8010aee <__ieee754_atan2+0x3e>
 8010b3c:	4542      	cmp	r2, r8
 8010b3e:	d10f      	bne.n	8010b60 <__ieee754_atan2+0xb0>
 8010b40:	4293      	cmp	r3, r2
 8010b42:	f104 34ff 	add.w	r4, r4, #4294967295
 8010b46:	d107      	bne.n	8010b58 <__ieee754_atan2+0xa8>
 8010b48:	2c02      	cmp	r4, #2
 8010b4a:	d84c      	bhi.n	8010be6 <__ieee754_atan2+0x136>
 8010b4c:	4b36      	ldr	r3, [pc, #216]	@ (8010c28 <__ieee754_atan2+0x178>)
 8010b4e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010b52:	e9d3 0100 	ldrd	r0, r1, [r3]
 8010b56:	e7ca      	b.n	8010aee <__ieee754_atan2+0x3e>
 8010b58:	2c02      	cmp	r4, #2
 8010b5a:	d848      	bhi.n	8010bee <__ieee754_atan2+0x13e>
 8010b5c:	4b33      	ldr	r3, [pc, #204]	@ (8010c2c <__ieee754_atan2+0x17c>)
 8010b5e:	e7f6      	b.n	8010b4e <__ieee754_atan2+0x9e>
 8010b60:	4543      	cmp	r3, r8
 8010b62:	d0e4      	beq.n	8010b2e <__ieee754_atan2+0x7e>
 8010b64:	1a9b      	subs	r3, r3, r2
 8010b66:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8010b6a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8010b6e:	da1e      	bge.n	8010bae <__ieee754_atan2+0xfe>
 8010b70:	2f00      	cmp	r7, #0
 8010b72:	da01      	bge.n	8010b78 <__ieee754_atan2+0xc8>
 8010b74:	323c      	adds	r2, #60	@ 0x3c
 8010b76:	db1e      	blt.n	8010bb6 <__ieee754_atan2+0x106>
 8010b78:	4632      	mov	r2, r6
 8010b7a:	463b      	mov	r3, r7
 8010b7c:	f7ef fe66 	bl	800084c <__aeabi_ddiv>
 8010b80:	ec41 0b10 	vmov	d0, r0, r1
 8010b84:	f7ff fd28 	bl	80105d8 <fabs>
 8010b88:	f000 f85a 	bl	8010c40 <atan>
 8010b8c:	ec51 0b10 	vmov	r0, r1, d0
 8010b90:	2c01      	cmp	r4, #1
 8010b92:	d013      	beq.n	8010bbc <__ieee754_atan2+0x10c>
 8010b94:	2c02      	cmp	r4, #2
 8010b96:	d015      	beq.n	8010bc4 <__ieee754_atan2+0x114>
 8010b98:	2c00      	cmp	r4, #0
 8010b9a:	d0a8      	beq.n	8010aee <__ieee754_atan2+0x3e>
 8010b9c:	a318      	add	r3, pc, #96	@ (adr r3, 8010c00 <__ieee754_atan2+0x150>)
 8010b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ba2:	f7ef fb71 	bl	8000288 <__aeabi_dsub>
 8010ba6:	a318      	add	r3, pc, #96	@ (adr r3, 8010c08 <__ieee754_atan2+0x158>)
 8010ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bac:	e014      	b.n	8010bd8 <__ieee754_atan2+0x128>
 8010bae:	a118      	add	r1, pc, #96	@ (adr r1, 8010c10 <__ieee754_atan2+0x160>)
 8010bb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010bb4:	e7ec      	b.n	8010b90 <__ieee754_atan2+0xe0>
 8010bb6:	2000      	movs	r0, #0
 8010bb8:	2100      	movs	r1, #0
 8010bba:	e7e9      	b.n	8010b90 <__ieee754_atan2+0xe0>
 8010bbc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010bc0:	4619      	mov	r1, r3
 8010bc2:	e794      	b.n	8010aee <__ieee754_atan2+0x3e>
 8010bc4:	a30e      	add	r3, pc, #56	@ (adr r3, 8010c00 <__ieee754_atan2+0x150>)
 8010bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bca:	f7ef fb5d 	bl	8000288 <__aeabi_dsub>
 8010bce:	4602      	mov	r2, r0
 8010bd0:	460b      	mov	r3, r1
 8010bd2:	a10d      	add	r1, pc, #52	@ (adr r1, 8010c08 <__ieee754_atan2+0x158>)
 8010bd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010bd8:	f7ef fb56 	bl	8000288 <__aeabi_dsub>
 8010bdc:	e787      	b.n	8010aee <__ieee754_atan2+0x3e>
 8010bde:	a10a      	add	r1, pc, #40	@ (adr r1, 8010c08 <__ieee754_atan2+0x158>)
 8010be0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010be4:	e783      	b.n	8010aee <__ieee754_atan2+0x3e>
 8010be6:	a10c      	add	r1, pc, #48	@ (adr r1, 8010c18 <__ieee754_atan2+0x168>)
 8010be8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010bec:	e77f      	b.n	8010aee <__ieee754_atan2+0x3e>
 8010bee:	2000      	movs	r0, #0
 8010bf0:	2100      	movs	r1, #0
 8010bf2:	e77c      	b.n	8010aee <__ieee754_atan2+0x3e>
 8010bf4:	a10a      	add	r1, pc, #40	@ (adr r1, 8010c20 <__ieee754_atan2+0x170>)
 8010bf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010bfa:	e778      	b.n	8010aee <__ieee754_atan2+0x3e>
 8010bfc:	f3af 8000 	nop.w
 8010c00:	33145c07 	.word	0x33145c07
 8010c04:	3ca1a626 	.word	0x3ca1a626
 8010c08:	54442d18 	.word	0x54442d18
 8010c0c:	400921fb 	.word	0x400921fb
 8010c10:	54442d18 	.word	0x54442d18
 8010c14:	3ff921fb 	.word	0x3ff921fb
 8010c18:	54442d18 	.word	0x54442d18
 8010c1c:	3fe921fb 	.word	0x3fe921fb
 8010c20:	54442d18 	.word	0x54442d18
 8010c24:	bff921fb 	.word	0xbff921fb
 8010c28:	08012850 	.word	0x08012850
 8010c2c:	08012838 	.word	0x08012838
 8010c30:	54442d18 	.word	0x54442d18
 8010c34:	c00921fb 	.word	0xc00921fb
 8010c38:	7ff00000 	.word	0x7ff00000
 8010c3c:	00000000 	.word	0x00000000

08010c40 <atan>:
 8010c40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c44:	ec55 4b10 	vmov	r4, r5, d0
 8010c48:	4bbf      	ldr	r3, [pc, #764]	@ (8010f48 <atan+0x308>)
 8010c4a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8010c4e:	429e      	cmp	r6, r3
 8010c50:	46ab      	mov	fp, r5
 8010c52:	d918      	bls.n	8010c86 <atan+0x46>
 8010c54:	4bbd      	ldr	r3, [pc, #756]	@ (8010f4c <atan+0x30c>)
 8010c56:	429e      	cmp	r6, r3
 8010c58:	d801      	bhi.n	8010c5e <atan+0x1e>
 8010c5a:	d109      	bne.n	8010c70 <atan+0x30>
 8010c5c:	b144      	cbz	r4, 8010c70 <atan+0x30>
 8010c5e:	4622      	mov	r2, r4
 8010c60:	462b      	mov	r3, r5
 8010c62:	4620      	mov	r0, r4
 8010c64:	4629      	mov	r1, r5
 8010c66:	f7ef fb11 	bl	800028c <__adddf3>
 8010c6a:	4604      	mov	r4, r0
 8010c6c:	460d      	mov	r5, r1
 8010c6e:	e006      	b.n	8010c7e <atan+0x3e>
 8010c70:	f1bb 0f00 	cmp.w	fp, #0
 8010c74:	f340 812b 	ble.w	8010ece <atan+0x28e>
 8010c78:	a597      	add	r5, pc, #604	@ (adr r5, 8010ed8 <atan+0x298>)
 8010c7a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010c7e:	ec45 4b10 	vmov	d0, r4, r5
 8010c82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c86:	4bb2      	ldr	r3, [pc, #712]	@ (8010f50 <atan+0x310>)
 8010c88:	429e      	cmp	r6, r3
 8010c8a:	d813      	bhi.n	8010cb4 <atan+0x74>
 8010c8c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8010c90:	429e      	cmp	r6, r3
 8010c92:	d80c      	bhi.n	8010cae <atan+0x6e>
 8010c94:	a392      	add	r3, pc, #584	@ (adr r3, 8010ee0 <atan+0x2a0>)
 8010c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c9a:	4620      	mov	r0, r4
 8010c9c:	4629      	mov	r1, r5
 8010c9e:	f7ef faf5 	bl	800028c <__adddf3>
 8010ca2:	4bac      	ldr	r3, [pc, #688]	@ (8010f54 <atan+0x314>)
 8010ca4:	2200      	movs	r2, #0
 8010ca6:	f7ef ff37 	bl	8000b18 <__aeabi_dcmpgt>
 8010caa:	2800      	cmp	r0, #0
 8010cac:	d1e7      	bne.n	8010c7e <atan+0x3e>
 8010cae:	f04f 3aff 	mov.w	sl, #4294967295
 8010cb2:	e029      	b.n	8010d08 <atan+0xc8>
 8010cb4:	f7ff fc90 	bl	80105d8 <fabs>
 8010cb8:	4ba7      	ldr	r3, [pc, #668]	@ (8010f58 <atan+0x318>)
 8010cba:	429e      	cmp	r6, r3
 8010cbc:	ec55 4b10 	vmov	r4, r5, d0
 8010cc0:	f200 80bc 	bhi.w	8010e3c <atan+0x1fc>
 8010cc4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8010cc8:	429e      	cmp	r6, r3
 8010cca:	f200 809e 	bhi.w	8010e0a <atan+0x1ca>
 8010cce:	4622      	mov	r2, r4
 8010cd0:	462b      	mov	r3, r5
 8010cd2:	4620      	mov	r0, r4
 8010cd4:	4629      	mov	r1, r5
 8010cd6:	f7ef fad9 	bl	800028c <__adddf3>
 8010cda:	4b9e      	ldr	r3, [pc, #632]	@ (8010f54 <atan+0x314>)
 8010cdc:	2200      	movs	r2, #0
 8010cde:	f7ef fad3 	bl	8000288 <__aeabi_dsub>
 8010ce2:	2200      	movs	r2, #0
 8010ce4:	4606      	mov	r6, r0
 8010ce6:	460f      	mov	r7, r1
 8010ce8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010cec:	4620      	mov	r0, r4
 8010cee:	4629      	mov	r1, r5
 8010cf0:	f7ef facc 	bl	800028c <__adddf3>
 8010cf4:	4602      	mov	r2, r0
 8010cf6:	460b      	mov	r3, r1
 8010cf8:	4630      	mov	r0, r6
 8010cfa:	4639      	mov	r1, r7
 8010cfc:	f7ef fda6 	bl	800084c <__aeabi_ddiv>
 8010d00:	f04f 0a00 	mov.w	sl, #0
 8010d04:	4604      	mov	r4, r0
 8010d06:	460d      	mov	r5, r1
 8010d08:	4622      	mov	r2, r4
 8010d0a:	462b      	mov	r3, r5
 8010d0c:	4620      	mov	r0, r4
 8010d0e:	4629      	mov	r1, r5
 8010d10:	f7ef fc72 	bl	80005f8 <__aeabi_dmul>
 8010d14:	4602      	mov	r2, r0
 8010d16:	460b      	mov	r3, r1
 8010d18:	4680      	mov	r8, r0
 8010d1a:	4689      	mov	r9, r1
 8010d1c:	f7ef fc6c 	bl	80005f8 <__aeabi_dmul>
 8010d20:	a371      	add	r3, pc, #452	@ (adr r3, 8010ee8 <atan+0x2a8>)
 8010d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d26:	4606      	mov	r6, r0
 8010d28:	460f      	mov	r7, r1
 8010d2a:	f7ef fc65 	bl	80005f8 <__aeabi_dmul>
 8010d2e:	a370      	add	r3, pc, #448	@ (adr r3, 8010ef0 <atan+0x2b0>)
 8010d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d34:	f7ef faaa 	bl	800028c <__adddf3>
 8010d38:	4632      	mov	r2, r6
 8010d3a:	463b      	mov	r3, r7
 8010d3c:	f7ef fc5c 	bl	80005f8 <__aeabi_dmul>
 8010d40:	a36d      	add	r3, pc, #436	@ (adr r3, 8010ef8 <atan+0x2b8>)
 8010d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d46:	f7ef faa1 	bl	800028c <__adddf3>
 8010d4a:	4632      	mov	r2, r6
 8010d4c:	463b      	mov	r3, r7
 8010d4e:	f7ef fc53 	bl	80005f8 <__aeabi_dmul>
 8010d52:	a36b      	add	r3, pc, #428	@ (adr r3, 8010f00 <atan+0x2c0>)
 8010d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d58:	f7ef fa98 	bl	800028c <__adddf3>
 8010d5c:	4632      	mov	r2, r6
 8010d5e:	463b      	mov	r3, r7
 8010d60:	f7ef fc4a 	bl	80005f8 <__aeabi_dmul>
 8010d64:	a368      	add	r3, pc, #416	@ (adr r3, 8010f08 <atan+0x2c8>)
 8010d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d6a:	f7ef fa8f 	bl	800028c <__adddf3>
 8010d6e:	4632      	mov	r2, r6
 8010d70:	463b      	mov	r3, r7
 8010d72:	f7ef fc41 	bl	80005f8 <__aeabi_dmul>
 8010d76:	a366      	add	r3, pc, #408	@ (adr r3, 8010f10 <atan+0x2d0>)
 8010d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d7c:	f7ef fa86 	bl	800028c <__adddf3>
 8010d80:	4642      	mov	r2, r8
 8010d82:	464b      	mov	r3, r9
 8010d84:	f7ef fc38 	bl	80005f8 <__aeabi_dmul>
 8010d88:	a363      	add	r3, pc, #396	@ (adr r3, 8010f18 <atan+0x2d8>)
 8010d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d8e:	4680      	mov	r8, r0
 8010d90:	4689      	mov	r9, r1
 8010d92:	4630      	mov	r0, r6
 8010d94:	4639      	mov	r1, r7
 8010d96:	f7ef fc2f 	bl	80005f8 <__aeabi_dmul>
 8010d9a:	a361      	add	r3, pc, #388	@ (adr r3, 8010f20 <atan+0x2e0>)
 8010d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010da0:	f7ef fa72 	bl	8000288 <__aeabi_dsub>
 8010da4:	4632      	mov	r2, r6
 8010da6:	463b      	mov	r3, r7
 8010da8:	f7ef fc26 	bl	80005f8 <__aeabi_dmul>
 8010dac:	a35e      	add	r3, pc, #376	@ (adr r3, 8010f28 <atan+0x2e8>)
 8010dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010db2:	f7ef fa69 	bl	8000288 <__aeabi_dsub>
 8010db6:	4632      	mov	r2, r6
 8010db8:	463b      	mov	r3, r7
 8010dba:	f7ef fc1d 	bl	80005f8 <__aeabi_dmul>
 8010dbe:	a35c      	add	r3, pc, #368	@ (adr r3, 8010f30 <atan+0x2f0>)
 8010dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dc4:	f7ef fa60 	bl	8000288 <__aeabi_dsub>
 8010dc8:	4632      	mov	r2, r6
 8010dca:	463b      	mov	r3, r7
 8010dcc:	f7ef fc14 	bl	80005f8 <__aeabi_dmul>
 8010dd0:	a359      	add	r3, pc, #356	@ (adr r3, 8010f38 <atan+0x2f8>)
 8010dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dd6:	f7ef fa57 	bl	8000288 <__aeabi_dsub>
 8010dda:	4632      	mov	r2, r6
 8010ddc:	463b      	mov	r3, r7
 8010dde:	f7ef fc0b 	bl	80005f8 <__aeabi_dmul>
 8010de2:	4602      	mov	r2, r0
 8010de4:	460b      	mov	r3, r1
 8010de6:	4640      	mov	r0, r8
 8010de8:	4649      	mov	r1, r9
 8010dea:	f7ef fa4f 	bl	800028c <__adddf3>
 8010dee:	4622      	mov	r2, r4
 8010df0:	462b      	mov	r3, r5
 8010df2:	f7ef fc01 	bl	80005f8 <__aeabi_dmul>
 8010df6:	f1ba 3fff 	cmp.w	sl, #4294967295
 8010dfa:	4602      	mov	r2, r0
 8010dfc:	460b      	mov	r3, r1
 8010dfe:	d148      	bne.n	8010e92 <atan+0x252>
 8010e00:	4620      	mov	r0, r4
 8010e02:	4629      	mov	r1, r5
 8010e04:	f7ef fa40 	bl	8000288 <__aeabi_dsub>
 8010e08:	e72f      	b.n	8010c6a <atan+0x2a>
 8010e0a:	4b52      	ldr	r3, [pc, #328]	@ (8010f54 <atan+0x314>)
 8010e0c:	2200      	movs	r2, #0
 8010e0e:	4620      	mov	r0, r4
 8010e10:	4629      	mov	r1, r5
 8010e12:	f7ef fa39 	bl	8000288 <__aeabi_dsub>
 8010e16:	4b4f      	ldr	r3, [pc, #316]	@ (8010f54 <atan+0x314>)
 8010e18:	4606      	mov	r6, r0
 8010e1a:	460f      	mov	r7, r1
 8010e1c:	2200      	movs	r2, #0
 8010e1e:	4620      	mov	r0, r4
 8010e20:	4629      	mov	r1, r5
 8010e22:	f7ef fa33 	bl	800028c <__adddf3>
 8010e26:	4602      	mov	r2, r0
 8010e28:	460b      	mov	r3, r1
 8010e2a:	4630      	mov	r0, r6
 8010e2c:	4639      	mov	r1, r7
 8010e2e:	f7ef fd0d 	bl	800084c <__aeabi_ddiv>
 8010e32:	f04f 0a01 	mov.w	sl, #1
 8010e36:	4604      	mov	r4, r0
 8010e38:	460d      	mov	r5, r1
 8010e3a:	e765      	b.n	8010d08 <atan+0xc8>
 8010e3c:	4b47      	ldr	r3, [pc, #284]	@ (8010f5c <atan+0x31c>)
 8010e3e:	429e      	cmp	r6, r3
 8010e40:	d21c      	bcs.n	8010e7c <atan+0x23c>
 8010e42:	4b47      	ldr	r3, [pc, #284]	@ (8010f60 <atan+0x320>)
 8010e44:	2200      	movs	r2, #0
 8010e46:	4620      	mov	r0, r4
 8010e48:	4629      	mov	r1, r5
 8010e4a:	f7ef fa1d 	bl	8000288 <__aeabi_dsub>
 8010e4e:	4b44      	ldr	r3, [pc, #272]	@ (8010f60 <atan+0x320>)
 8010e50:	4606      	mov	r6, r0
 8010e52:	460f      	mov	r7, r1
 8010e54:	2200      	movs	r2, #0
 8010e56:	4620      	mov	r0, r4
 8010e58:	4629      	mov	r1, r5
 8010e5a:	f7ef fbcd 	bl	80005f8 <__aeabi_dmul>
 8010e5e:	4b3d      	ldr	r3, [pc, #244]	@ (8010f54 <atan+0x314>)
 8010e60:	2200      	movs	r2, #0
 8010e62:	f7ef fa13 	bl	800028c <__adddf3>
 8010e66:	4602      	mov	r2, r0
 8010e68:	460b      	mov	r3, r1
 8010e6a:	4630      	mov	r0, r6
 8010e6c:	4639      	mov	r1, r7
 8010e6e:	f7ef fced 	bl	800084c <__aeabi_ddiv>
 8010e72:	f04f 0a02 	mov.w	sl, #2
 8010e76:	4604      	mov	r4, r0
 8010e78:	460d      	mov	r5, r1
 8010e7a:	e745      	b.n	8010d08 <atan+0xc8>
 8010e7c:	4622      	mov	r2, r4
 8010e7e:	462b      	mov	r3, r5
 8010e80:	4938      	ldr	r1, [pc, #224]	@ (8010f64 <atan+0x324>)
 8010e82:	2000      	movs	r0, #0
 8010e84:	f7ef fce2 	bl	800084c <__aeabi_ddiv>
 8010e88:	f04f 0a03 	mov.w	sl, #3
 8010e8c:	4604      	mov	r4, r0
 8010e8e:	460d      	mov	r5, r1
 8010e90:	e73a      	b.n	8010d08 <atan+0xc8>
 8010e92:	4b35      	ldr	r3, [pc, #212]	@ (8010f68 <atan+0x328>)
 8010e94:	4e35      	ldr	r6, [pc, #212]	@ (8010f6c <atan+0x32c>)
 8010e96:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e9e:	f7ef f9f3 	bl	8000288 <__aeabi_dsub>
 8010ea2:	4622      	mov	r2, r4
 8010ea4:	462b      	mov	r3, r5
 8010ea6:	f7ef f9ef 	bl	8000288 <__aeabi_dsub>
 8010eaa:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8010eae:	4602      	mov	r2, r0
 8010eb0:	460b      	mov	r3, r1
 8010eb2:	e9d6 0100 	ldrd	r0, r1, [r6]
 8010eb6:	f7ef f9e7 	bl	8000288 <__aeabi_dsub>
 8010eba:	f1bb 0f00 	cmp.w	fp, #0
 8010ebe:	4604      	mov	r4, r0
 8010ec0:	460d      	mov	r5, r1
 8010ec2:	f6bf aedc 	bge.w	8010c7e <atan+0x3e>
 8010ec6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010eca:	461d      	mov	r5, r3
 8010ecc:	e6d7      	b.n	8010c7e <atan+0x3e>
 8010ece:	a51c      	add	r5, pc, #112	@ (adr r5, 8010f40 <atan+0x300>)
 8010ed0:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010ed4:	e6d3      	b.n	8010c7e <atan+0x3e>
 8010ed6:	bf00      	nop
 8010ed8:	54442d18 	.word	0x54442d18
 8010edc:	3ff921fb 	.word	0x3ff921fb
 8010ee0:	8800759c 	.word	0x8800759c
 8010ee4:	7e37e43c 	.word	0x7e37e43c
 8010ee8:	e322da11 	.word	0xe322da11
 8010eec:	3f90ad3a 	.word	0x3f90ad3a
 8010ef0:	24760deb 	.word	0x24760deb
 8010ef4:	3fa97b4b 	.word	0x3fa97b4b
 8010ef8:	a0d03d51 	.word	0xa0d03d51
 8010efc:	3fb10d66 	.word	0x3fb10d66
 8010f00:	c54c206e 	.word	0xc54c206e
 8010f04:	3fb745cd 	.word	0x3fb745cd
 8010f08:	920083ff 	.word	0x920083ff
 8010f0c:	3fc24924 	.word	0x3fc24924
 8010f10:	5555550d 	.word	0x5555550d
 8010f14:	3fd55555 	.word	0x3fd55555
 8010f18:	2c6a6c2f 	.word	0x2c6a6c2f
 8010f1c:	bfa2b444 	.word	0xbfa2b444
 8010f20:	52defd9a 	.word	0x52defd9a
 8010f24:	3fadde2d 	.word	0x3fadde2d
 8010f28:	af749a6d 	.word	0xaf749a6d
 8010f2c:	3fb3b0f2 	.word	0x3fb3b0f2
 8010f30:	fe231671 	.word	0xfe231671
 8010f34:	3fbc71c6 	.word	0x3fbc71c6
 8010f38:	9998ebc4 	.word	0x9998ebc4
 8010f3c:	3fc99999 	.word	0x3fc99999
 8010f40:	54442d18 	.word	0x54442d18
 8010f44:	bff921fb 	.word	0xbff921fb
 8010f48:	440fffff 	.word	0x440fffff
 8010f4c:	7ff00000 	.word	0x7ff00000
 8010f50:	3fdbffff 	.word	0x3fdbffff
 8010f54:	3ff00000 	.word	0x3ff00000
 8010f58:	3ff2ffff 	.word	0x3ff2ffff
 8010f5c:	40038000 	.word	0x40038000
 8010f60:	3ff80000 	.word	0x3ff80000
 8010f64:	bff00000 	.word	0xbff00000
 8010f68:	08012868 	.word	0x08012868
 8010f6c:	08012888 	.word	0x08012888

08010f70 <__ieee754_sqrt>:
 8010f70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f74:	4a66      	ldr	r2, [pc, #408]	@ (8011110 <__ieee754_sqrt+0x1a0>)
 8010f76:	ec55 4b10 	vmov	r4, r5, d0
 8010f7a:	43aa      	bics	r2, r5
 8010f7c:	462b      	mov	r3, r5
 8010f7e:	4621      	mov	r1, r4
 8010f80:	d110      	bne.n	8010fa4 <__ieee754_sqrt+0x34>
 8010f82:	4622      	mov	r2, r4
 8010f84:	4620      	mov	r0, r4
 8010f86:	4629      	mov	r1, r5
 8010f88:	f7ef fb36 	bl	80005f8 <__aeabi_dmul>
 8010f8c:	4602      	mov	r2, r0
 8010f8e:	460b      	mov	r3, r1
 8010f90:	4620      	mov	r0, r4
 8010f92:	4629      	mov	r1, r5
 8010f94:	f7ef f97a 	bl	800028c <__adddf3>
 8010f98:	4604      	mov	r4, r0
 8010f9a:	460d      	mov	r5, r1
 8010f9c:	ec45 4b10 	vmov	d0, r4, r5
 8010fa0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fa4:	2d00      	cmp	r5, #0
 8010fa6:	dc0e      	bgt.n	8010fc6 <__ieee754_sqrt+0x56>
 8010fa8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8010fac:	4322      	orrs	r2, r4
 8010fae:	d0f5      	beq.n	8010f9c <__ieee754_sqrt+0x2c>
 8010fb0:	b19d      	cbz	r5, 8010fda <__ieee754_sqrt+0x6a>
 8010fb2:	4622      	mov	r2, r4
 8010fb4:	4620      	mov	r0, r4
 8010fb6:	4629      	mov	r1, r5
 8010fb8:	f7ef f966 	bl	8000288 <__aeabi_dsub>
 8010fbc:	4602      	mov	r2, r0
 8010fbe:	460b      	mov	r3, r1
 8010fc0:	f7ef fc44 	bl	800084c <__aeabi_ddiv>
 8010fc4:	e7e8      	b.n	8010f98 <__ieee754_sqrt+0x28>
 8010fc6:	152a      	asrs	r2, r5, #20
 8010fc8:	d115      	bne.n	8010ff6 <__ieee754_sqrt+0x86>
 8010fca:	2000      	movs	r0, #0
 8010fcc:	e009      	b.n	8010fe2 <__ieee754_sqrt+0x72>
 8010fce:	0acb      	lsrs	r3, r1, #11
 8010fd0:	3a15      	subs	r2, #21
 8010fd2:	0549      	lsls	r1, r1, #21
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d0fa      	beq.n	8010fce <__ieee754_sqrt+0x5e>
 8010fd8:	e7f7      	b.n	8010fca <__ieee754_sqrt+0x5a>
 8010fda:	462a      	mov	r2, r5
 8010fdc:	e7fa      	b.n	8010fd4 <__ieee754_sqrt+0x64>
 8010fde:	005b      	lsls	r3, r3, #1
 8010fe0:	3001      	adds	r0, #1
 8010fe2:	02dc      	lsls	r4, r3, #11
 8010fe4:	d5fb      	bpl.n	8010fde <__ieee754_sqrt+0x6e>
 8010fe6:	1e44      	subs	r4, r0, #1
 8010fe8:	1b12      	subs	r2, r2, r4
 8010fea:	f1c0 0420 	rsb	r4, r0, #32
 8010fee:	fa21 f404 	lsr.w	r4, r1, r4
 8010ff2:	4323      	orrs	r3, r4
 8010ff4:	4081      	lsls	r1, r0
 8010ff6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010ffa:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8010ffe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011002:	07d2      	lsls	r2, r2, #31
 8011004:	bf5c      	itt	pl
 8011006:	005b      	lslpl	r3, r3, #1
 8011008:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801100c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011010:	bf58      	it	pl
 8011012:	0049      	lslpl	r1, r1, #1
 8011014:	2600      	movs	r6, #0
 8011016:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801101a:	107f      	asrs	r7, r7, #1
 801101c:	0049      	lsls	r1, r1, #1
 801101e:	2016      	movs	r0, #22
 8011020:	4632      	mov	r2, r6
 8011022:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8011026:	1915      	adds	r5, r2, r4
 8011028:	429d      	cmp	r5, r3
 801102a:	bfde      	ittt	le
 801102c:	192a      	addle	r2, r5, r4
 801102e:	1b5b      	suble	r3, r3, r5
 8011030:	1936      	addle	r6, r6, r4
 8011032:	0fcd      	lsrs	r5, r1, #31
 8011034:	3801      	subs	r0, #1
 8011036:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801103a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801103e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8011042:	d1f0      	bne.n	8011026 <__ieee754_sqrt+0xb6>
 8011044:	4605      	mov	r5, r0
 8011046:	2420      	movs	r4, #32
 8011048:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801104c:	4293      	cmp	r3, r2
 801104e:	eb0c 0e00 	add.w	lr, ip, r0
 8011052:	dc02      	bgt.n	801105a <__ieee754_sqrt+0xea>
 8011054:	d113      	bne.n	801107e <__ieee754_sqrt+0x10e>
 8011056:	458e      	cmp	lr, r1
 8011058:	d811      	bhi.n	801107e <__ieee754_sqrt+0x10e>
 801105a:	f1be 0f00 	cmp.w	lr, #0
 801105e:	eb0e 000c 	add.w	r0, lr, ip
 8011062:	da3f      	bge.n	80110e4 <__ieee754_sqrt+0x174>
 8011064:	2800      	cmp	r0, #0
 8011066:	db3d      	blt.n	80110e4 <__ieee754_sqrt+0x174>
 8011068:	f102 0801 	add.w	r8, r2, #1
 801106c:	1a9b      	subs	r3, r3, r2
 801106e:	458e      	cmp	lr, r1
 8011070:	bf88      	it	hi
 8011072:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8011076:	eba1 010e 	sub.w	r1, r1, lr
 801107a:	4465      	add	r5, ip
 801107c:	4642      	mov	r2, r8
 801107e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8011082:	3c01      	subs	r4, #1
 8011084:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8011088:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801108c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8011090:	d1dc      	bne.n	801104c <__ieee754_sqrt+0xdc>
 8011092:	4319      	orrs	r1, r3
 8011094:	d01b      	beq.n	80110ce <__ieee754_sqrt+0x15e>
 8011096:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8011114 <__ieee754_sqrt+0x1a4>
 801109a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8011118 <__ieee754_sqrt+0x1a8>
 801109e:	e9da 0100 	ldrd	r0, r1, [sl]
 80110a2:	e9db 2300 	ldrd	r2, r3, [fp]
 80110a6:	f7ef f8ef 	bl	8000288 <__aeabi_dsub>
 80110aa:	e9da 8900 	ldrd	r8, r9, [sl]
 80110ae:	4602      	mov	r2, r0
 80110b0:	460b      	mov	r3, r1
 80110b2:	4640      	mov	r0, r8
 80110b4:	4649      	mov	r1, r9
 80110b6:	f7ef fd1b 	bl	8000af0 <__aeabi_dcmple>
 80110ba:	b140      	cbz	r0, 80110ce <__ieee754_sqrt+0x15e>
 80110bc:	f1b5 3fff 	cmp.w	r5, #4294967295
 80110c0:	e9da 0100 	ldrd	r0, r1, [sl]
 80110c4:	e9db 2300 	ldrd	r2, r3, [fp]
 80110c8:	d10e      	bne.n	80110e8 <__ieee754_sqrt+0x178>
 80110ca:	3601      	adds	r6, #1
 80110cc:	4625      	mov	r5, r4
 80110ce:	1073      	asrs	r3, r6, #1
 80110d0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80110d4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80110d8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80110dc:	086b      	lsrs	r3, r5, #1
 80110de:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80110e2:	e759      	b.n	8010f98 <__ieee754_sqrt+0x28>
 80110e4:	4690      	mov	r8, r2
 80110e6:	e7c1      	b.n	801106c <__ieee754_sqrt+0xfc>
 80110e8:	f7ef f8d0 	bl	800028c <__adddf3>
 80110ec:	e9da 8900 	ldrd	r8, r9, [sl]
 80110f0:	4602      	mov	r2, r0
 80110f2:	460b      	mov	r3, r1
 80110f4:	4640      	mov	r0, r8
 80110f6:	4649      	mov	r1, r9
 80110f8:	f7ef fcf0 	bl	8000adc <__aeabi_dcmplt>
 80110fc:	b120      	cbz	r0, 8011108 <__ieee754_sqrt+0x198>
 80110fe:	1cab      	adds	r3, r5, #2
 8011100:	bf08      	it	eq
 8011102:	3601      	addeq	r6, #1
 8011104:	3502      	adds	r5, #2
 8011106:	e7e2      	b.n	80110ce <__ieee754_sqrt+0x15e>
 8011108:	1c6b      	adds	r3, r5, #1
 801110a:	f023 0501 	bic.w	r5, r3, #1
 801110e:	e7de      	b.n	80110ce <__ieee754_sqrt+0x15e>
 8011110:	7ff00000 	.word	0x7ff00000
 8011114:	080128b0 	.word	0x080128b0
 8011118:	080128a8 	.word	0x080128a8

0801111c <_init>:
 801111c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801111e:	bf00      	nop
 8011120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011122:	bc08      	pop	{r3}
 8011124:	469e      	mov	lr, r3
 8011126:	4770      	bx	lr

08011128 <_fini>:
 8011128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801112a:	bf00      	nop
 801112c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801112e:	bc08      	pop	{r3}
 8011130:	469e      	mov	lr, r3
 8011132:	4770      	bx	lr
