<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_ca916caa</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_ca916caa'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_ca916caa')">rsnoc_z_H_R_G_T2_U_U_ca916caa</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.59</td>
<td class="s8 cl rt"><a href="mod2221.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod2221.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod2221.html#Toggle" > 44.21</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2221.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2221.html#inst_tag_197108"  onclick="showContent('inst_tag_197108')">config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 64.59</td>
<td class="s8 cl rt"><a href="mod2221.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod2221.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod2221.html#Toggle" > 44.21</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2221.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_ca916caa'>
<hr>
<a name="inst_tag_197108"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_197108" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.59</td>
<td class="s8 cl rt"><a href="mod2221.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod2221.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod2221.html#Toggle" > 44.21</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2221.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.92</td>
<td class="s8 cl rt"> 85.35</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s4 cl rt"> 47.70</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 77.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1567.html#inst_tag_111139" >SCU_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1528.html#inst_tag_110755" id="tag_urg_inst_110755">Ib</a></td>
<td class="s2 cl rt"> 22.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod177.html#inst_tag_13520" id="tag_urg_inst_13520">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod415.html#inst_tag_31733" id="tag_urg_inst_31733">If</a></td>
<td class="s4 cl rt"> 48.80</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.49</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 76.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod292.html#inst_tag_17917" id="tag_urg_inst_17917">Ifpa</a></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2557.html#inst_tag_235605" id="tag_urg_inst_235605">Io</a></td>
<td class="s4 cl rt"> 49.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1515.html#inst_tag_110257" id="tag_urg_inst_110257">Ip</a></td>
<td class="s4 cl rt"> 48.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1635_1.html#inst_tag_131639" id="tag_urg_inst_131639">Irspp</a></td>
<td class="s4 cl rt"> 40.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1637.html#inst_tag_131641" id="tag_urg_inst_131641">It</a></td>
<td class="s6 cl rt"> 60.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_17769" id="tag_urg_inst_17769">uci4b8753f53e</a></td>
<td class="s6 cl rt"> 63.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod984.html#inst_tag_70776" id="tag_urg_inst_70776">upc</a></td>
<td class="s5 cl rt"> 56.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_78051" id="tag_urg_inst_78051">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1390.html#inst_tag_87347" id="tag_urg_inst_87347">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2675_5.html#inst_tag_240710" id="tag_urg_inst_240710">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1984_2.html#inst_tag_178785" id="tag_urg_inst_178785">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2390.html#inst_tag_215312" id="tag_urg_inst_215312">uu13087a7e05</a></td>
<td class="s6 cl rt"> 62.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod866.html#inst_tag_67578" id="tag_urg_inst_67578">uu14cb12ab</a></td>
<td class="s6 cl rt"> 62.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_ca916caa'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2221.html" >rsnoc_z_H_R_G_T2_U_U_ca916caa</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>53</td><td>85.48</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65871</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65876</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>65882</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65890</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65895</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65912</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65918</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>65922</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>65947</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66037</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>66119</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>66130</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66331</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66336</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>66444</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
65870                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
65871      1/1          		if ( ! Sys_Clk_RstN )
65872      1/1          			u_77fb &lt;= #1.0 ( 7'b0 );
65873      1/1          		else if ( u_d27a )
65874      1/1          			u_77fb &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
65875                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
65876      1/1          		if ( ! Sys_Clk_RstN )
65877      1/1          			u_f0c &lt;= #1.0 ( 3'b0 );
65878      1/1          		else if ( u_d27a )
65879      1/1          			u_f0c &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
65880                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
65881                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
65882      1/1          		case ( uu_cc5c_caseSel )
65883      1/1          			2'b01   : u_cc5c = 4'b0000 ;
65884      1/1          			2'b10   : u_cc5c = 4'b0100 ;
65885      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
65886      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
65887                   		endcase
65888                   	end
65889                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
65890      1/1          		if ( ! Sys_Clk_RstN )
65891      1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
65892      1/1          		else if ( u_d27a )
65893      1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
65894                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
65895      1/1          		if ( ! Sys_Clk_RstN )
65896      1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
65897      1/1          		else if ( u_d27a )
65898      1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
65899                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
65900                   		.Clk( Sys_Clk )
65901                   	,	.Clk_ClkS( Sys_Clk_ClkS )
65902                   	,	.Clk_En( Sys_Clk_En )
65903                   	,	.Clk_EnS( Sys_Clk_EnS )
65904                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
65905                   	,	.Clk_RstN( Sys_Clk_RstN )
65906                   	,	.Clk_Tm( Sys_Clk_Tm )
65907                   	,	.O( u_bb4d )
65908                   	,	.Reset( NextRsp1 )
65909                   	,	.Set( CxtEn &amp; CxtId )
65910                   	);
65911                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
65912      1/1          		if ( ! Sys_Clk_RstN )
65913      1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
65914      1/1          		else if ( u_d27a )
65915      1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
65916                   	rsnoc_z_T_C_S_C_L_R_C_I4b8753f53e_L17 uci4b8753f53e( .I_14138743210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
65917                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
65918      1/1          		if ( ! Sys_Clk_RstN )
65919      1/1          			u_cfef &lt;= #1.0 ( 9'b0 );
65920      1/1          		else if ( u_d27a )
65921      1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
65922      1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
65923      1/1          			1'b1    : u_1002 = Cxt_0 ;
65924      <font color = "red">0/1     ==>  			default : u_1002 = 34'b0 ;</font>
65925                   		endcase
65926                   	end
65927                   	rsnoc_z_H_R_U_B_B_A274 Ib(
65928                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
65929                   	);
65930                   	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
65931                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
65932                   	);
65933                   	assign uRsp_Status_caseSel =
65934                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
65935                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
65936                   					&amp;	Rsp2_Status == 2'b01
65937                   				&amp;
65938                   				Rsp_Last
65939                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
65940                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
65941                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
65942                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
65943                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
65944                   		}
65945                   		;
65946                   	always @( uRsp_Status_caseSel ) begin
65947      1/1          		case ( uRsp_Status_caseSel )
65948      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
65949      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
65950      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
65951      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
65952      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
65953      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
65954                   		endcase
65955                   	end
65956                   	rsnoc_z_H_R_G_T2_P_U_a02a2d0d Ip(
65957                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
65958                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
65959                   	,	.Cxt_Echo( CxtPkt_Echo )
65960                   	,	.Cxt_Head( CxtPkt_Head )
65961                   	,	.Cxt_Len1( CxtPkt_Len1 )
65962                   	,	.Cxt_OpcT( CxtPkt_OpcT )
65963                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
65964                   	,	.CxtUsed( CxtUsed )
65965                   	,	.Rx_ConnId( RxPkt_ConnId )
65966                   	,	.Rx_CxtId( 1'b1 )
65967                   	,	.Rx_Head( RxPkt_Head )
65968                   	,	.Rx_Last( RxPkt_Last )
65969                   	,	.Rx_Opc( RxPkt_Opc )
65970                   	,	.Rx_Pld( RxPkt_Pld )
65971                   	,	.Rx_Rdy( RxPkt_Rdy )
65972                   	,	.Rx_Status( RxPkt_Status )
65973                   	,	.Rx_Vld( RxPkt_Vld )
65974                   	,	.Sys_Clk( Sys_Clk )
65975                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
65976                   	,	.Sys_Clk_En( Sys_Clk_En )
65977                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
65978                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
65979                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
65980                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
65981                   	,	.Sys_Pwr_Idle( )
65982                   	,	.Sys_Pwr_WakeUp( )
65983                   	,	.Tx_Data( TxPkt_Data )
65984                   	,	.Tx_Head( TxPkt_Head )
65985                   	,	.Tx_Rdy( TxPkt_Rdy )
65986                   	,	.Tx_Tail( TxPkt_Tail )
65987                   	,	.Tx_Vld( TxPkt_Vld )
65988                   	,	.TxCxtId( TxPktCxtId )
65989                   	,	.TxLast( TxPktLast )
65990                   	);
65991                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
65992                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
65993                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
65994                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
65995                   		.CxtUsed( CxtUsed )
65996                   	,	.FreeCxt( CtxFreeId )
65997                   	,	.FreeVld( CxtFreeVld )
65998                   	,	.NewCxt( CxtId )
65999                   	,	.NewRdy( CxtRdy )
66000                   	,	.NewVld( CxtEn )
66001                   	,	.Sys_Clk( Sys_Clk )
66002                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
66003                   	,	.Sys_Clk_En( Sys_Clk_En )
66004                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
66005                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
66006                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
66007                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
66008                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
66009                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
66010                   	);
66011                   	assign Req1_AddMdL = Req1_AddNttp [31:8];
66012                   	rsnoc_z_H_R_G_T2_O_U_612b1e2c Io(
66013                   		.Cxt_0( Cxt_0 )
66014                   	,	.CxtUsed( CxtUsed )
66015                   	,	.Rdy( OrdRdy )
66016                   	,	.Req_AddLd0( Req1_AddLd0 )
66017                   	,	.Req_AddMdL( Req1_AddMdL )
66018                   	,	.Req_Len1( Req1_Len1 )
66019                   	,	.Req_OpcT( Req1_OpcT )
66020                   	,	.Req_RouteId( Req1_RouteId )
66021                   	,	.Req_Strm( 1'b0 )
66022                   	,	.ReqRdy( TrnRdy )
66023                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
66024                   	,	.Sys_Clk( Sys_Clk )
66025                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
66026                   	,	.Sys_Clk_En( Sys_Clk_En )
66027                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
66028                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
66029                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
66030                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
66031                   	,	.Sys_Pwr_Idle( )
66032                   	,	.Sys_Pwr_WakeUp( )
66033                   	);
66034                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
66035                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
66036                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
66037      1/1          		if ( ! Sys_Clk_RstN )
66038      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
66039      1/1          		else if ( NextTrn )
66040      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
66041                   	rsnoc_z_H_R_G_T2_T_U_a02a2d0d It(
66042                   		.AddrBase( IdInfo_0_AddrBase )
66043                   	,	.Cmd_Echo( Req1_Echo )
66044                   	,	.Cmd_FlowId( Req1_FlowId )
66045                   	,	.Cmd_KeyId( Req1_KeyId )
66046                   	,	.Cmd_Len1( Req1_Len1 )
66047                   	,	.Cmd_Lock( Req1_Lock )
66048                   	,	.Cmd_OpcT( Req1_OpcT )
66049                   	,	.Cmd_RawAddr( Req1_RawAddr )
66050                   	,	.Cmd_RouteId( Req1_RouteId )
66051                   	,	.Cmd_Status( Req1_Status )
66052                   	,	.Cmd_User( Req1_User )
66053                   	,	.FlowId( IdInfo_0_FlowId )
66054                   	,	.HitId( Translation_0_Id )
66055                   	,	.Pld_Data( Pld_Data )
66056                   	,	.Pld_Last( Pld_Last )
66057                   	,	.Rdy( TrnRdy )
66058                   	,	.Rx_Data( RxErr_Data )
66059                   	,	.Rx_Head( RxErr_Head )
66060                   	,	.Rx_Rdy( RxErr_Rdy )
66061                   	,	.Rx_Tail( RxErr_Tail )
66062                   	,	.Rx_Vld( RxErr_Vld )
66063                   	,	.Sys_Clk( Sys_Clk )
66064                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
66065                   	,	.Sys_Clk_En( Sys_Clk_En )
66066                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
66067                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
66068                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
66069                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
66070                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
66071                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
66072                   	,	.Vld( TrnVld )
66073                   	);
66074                   	assign Req1_Addr = Req1_RawAddr;
66075                   	assign PipeIn_Addr = Req1_Addr;
66076                   	assign u_cb9b_0 = PipeIn_Addr;
66077                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
66078                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
66079                   	assign u_c4ee = Req1_Len1 [6:2];
66080                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
66081                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
66082                   	assign PipeIn_BurstType = Req1_BurstType;
66083                   	assign u_cb9b_1 = PipeIn_BurstType;
66084                   	assign u_cb9b_11 = PipeIn_Opc;
66085                   	assign PipeIn_Urg = Req1_Urg;
66086                   	assign u_cb9b_17 = PipeIn_Urg;
66087                   	assign PipeIn_User = Req1_User;
66088                   	assign u_cb9b_19 = PipeIn_User;
66089                   	assign PipeIn_Data = Pld_Data;
66090                   	assign u_cb9b_2 = PipeIn_Data;
66091                   	assign Req1_Fail = Req1_Status == 2'b11;
66092                   	assign PipeIn_Fail = Req1_Fail;
66093                   	assign u_cb9b_4 = PipeIn_Fail;
66094                   	assign PipeIn_FlowId = Req1_FlowId;
66095                   	assign u_cb9b_5 = PipeIn_FlowId;
66096                   	assign PipeIn_Head = ReqHead;
66097                   	assign u_cb9b_6 = PipeIn_Head;
66098                   	assign PipeIn_Last = Pld_Last;
66099                   	assign u_cb9b_7 = PipeIn_Last;
66100                   	assign PipeIn_Len1 = Req1_Len1;
66101                   	assign u_cb9b_8 = PipeIn_Len1;
66102                   	assign PipeIn_Lock = Req1_Lock;
66103                   	assign u_cb9b_9 = PipeIn_Lock;
66104                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
66105                   	assign PostRdy = GenLcl_Req_Rdy;
66106                   	assign PipeOut_Urg = u_d4d9_17;
66107                   	assign PipeOut_Head = u_d4d9_6;
66108                   	assign PipeOutHead = PipeOut_Head;
66109                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
66110                   	assign uReq1_Opc_caseSel =
66111                   		{		Req1_OpcT == 4'b0110
66112                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
66113                   			,	Req1_OpcT == 4'b0011
66114                   			,	Req1_OpcT == 4'b0010
66115                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
66116                   		}
66117                   		;
66118                   	always @( uReq1_Opc_caseSel ) begin
66119      1/1          		case ( uReq1_Opc_caseSel )
66120      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
66121      1/1          			5'b00010 : Req1_Opc = 3'b010 ;
66122      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
66123      1/1          			5'b01000 : Req1_Opc = 3'b100 ;
66124      1/1          			5'b10000 : Req1_Opc = 3'b101 ;
66125      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
66126                   		endcase
66127                   	end
66128                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
66129                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
66130      1/1          		case ( uPipeIn_Opc_caseSel )
66131      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
66132      1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
66133      1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
66134      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
66135      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
66136                   		endcase
66137                   	end
66138                   	rsnoc_z_H_R_U_P_N_e5534060_A32138012117103001101080 Ifpa(
66139                   		.Rx_0( u_cb9b_0 )
66140                   	,	.Rx_1( u_cb9b_1 )
66141                   	,	.Rx_11( u_cb9b_11 )
66142                   	,	.Rx_14( 1'b0 )
66143                   	,	.Rx_15( 1'b0 )
66144                   	,	.Rx_17( u_cb9b_17 )
66145                   	,	.Rx_19( u_cb9b_19 )
66146                   	,	.Rx_2( u_cb9b_2 )
66147                   	,	.Rx_4( u_cb9b_4 )
66148                   	,	.Rx_5( u_cb9b_5 )
66149                   	,	.Rx_6( u_cb9b_6 )
66150                   	,	.Rx_7( u_cb9b_7 )
66151                   	,	.Rx_8( u_cb9b_8 )
66152                   	,	.Rx_9( u_cb9b_9 )
66153                   	,	.RxRdy( ReqRdy )
66154                   	,	.RxVld( ReqVld )
66155                   	,	.Sys_Clk( Sys_Clk )
66156                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
66157                   	,	.Sys_Clk_En( Sys_Clk_En )
66158                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
66159                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
66160                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
66161                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
66162                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
66163                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
66164                   	,	.Tx_0( u_d4d9_0 )
66165                   	,	.Tx_1( u_d4d9_1 )
66166                   	,	.Tx_11( u_d4d9_11 )
66167                   	,	.Tx_14( u_d4d9_14 )
66168                   	,	.Tx_15( u_d4d9_15 )
66169                   	,	.Tx_17( u_d4d9_17 )
66170                   	,	.Tx_19( u_d4d9_19 )
66171                   	,	.Tx_2( u_d4d9_2 )
66172                   	,	.Tx_4( u_d4d9_4 )
66173                   	,	.Tx_5( u_d4d9_5 )
66174                   	,	.Tx_6( u_d4d9_6 )
66175                   	,	.Tx_7( u_d4d9_7 )
66176                   	,	.Tx_8( u_d4d9_8 )
66177                   	,	.Tx_9( u_d4d9_9 )
66178                   	,	.TxRdy( PipeOutRdy )
66179                   	,	.TxVld( PipeOutVld )
66180                   	);
66181                   	assign PipeOut_Addr = u_d4d9_0;
66182                   	assign GenLcl_Req_Addr = PipeOut_Addr;
66183                   	assign PipeOut_Data = u_d4d9_2;
66184                   	assign MyDatum = PipeOut_Data [35:0];
66185                   	assign MyData = { 2'b0 , MyDatum };
66186                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
66187                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
66188                   	);
66189                   	assign PipeOut_Fail = u_d4d9_4;
66190                   	assign NullBe = PipeOut_Fail;
66191                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
66192                   	assign GenLcl_Req_Vld = PostVld;
66193                   	assign PipeOut_Last = u_d4d9_7;
66194                   	assign GenLcl_Req_Last = PipeOut_Last;
66195                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
66196                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
66197                   	assign PipeOut_BurstType = u_d4d9_1;
66198                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
66199                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
66200                   	assign PipeOut_FlowId = u_d4d9_5;
66201                   	assign GenLcl_Req_FlowId = PipeOut_FlowId;
66202                   	assign PipeOut_Len1 = u_d4d9_8;
66203                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
66204                   	assign PipeOut_Lock = u_d4d9_9;
66205                   	assign GenLcl_Req_Lock = PipeOut_Lock;
66206                   	assign PipeOut_Opc = u_d4d9_11;
66207                   	assign GenLcl_Req_Opc = PipeOut_Opc;
66208                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
66209                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
66210                   	assign PipeOut_SeqUnique = u_d4d9_15;
66211                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
66212                   	assign PipeOut_User = u_d4d9_19;
66213                   	assign GenLcl_Req_User = PipeOut_User;
66214                   	assign Rsp0_Rdy = Rsp1_Rdy;
66215                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
66216                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
66217                   		.Clk( Sys_Clk )
66218                   	,	.Clk_ClkS( Sys_Clk_ClkS )
66219                   	,	.Clk_En( Sys_Clk_En )
66220                   	,	.Clk_EnS( Sys_Clk_EnS )
66221                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
66222                   	,	.Clk_RstN( Sys_Clk_RstN )
66223                   	,	.Clk_Tm( Sys_Clk_Tm )
66224                   	,	.En( GenLcl_Req_Vld )
66225                   	,	.O( u_43f9 )
66226                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
66227                   	,	.Set( NullBe &amp; PipeOutHead )
66228                   	);
66229                   	rsnoc_z_H_R_G_U_P_U_14cb12ab uu14cb12ab(
66230                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
66231                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
66232                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
66233                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
66234                   	,	.GenLcl_Req_FlowId( GenLcl_Req_FlowId )
66235                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
66236                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
66237                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
66238                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
66239                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
66240                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
66241                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
66242                   	,	.GenLcl_Req_User( GenLcl_Req_User )
66243                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
66244                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
66245                   	,	.GenLcl_Rsp_FlowId( GenLcl_Rsp_FlowId )
66246                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
66247                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
66248                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
66249                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
66250                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
66251                   	,	.GenPrt_Req_Addr( u_Req_Addr )
66252                   	,	.GenPrt_Req_Be( u_Req_Be )
66253                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
66254                   	,	.GenPrt_Req_Data( u_Req_Data )
66255                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
66256                   	,	.GenPrt_Req_Last( u_Req_Last )
66257                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
66258                   	,	.GenPrt_Req_Lock( u_Req_Lock )
66259                   	,	.GenPrt_Req_Opc( u_Req_Opc )
66260                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
66261                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
66262                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
66263                   	,	.GenPrt_Req_User( u_Req_User )
66264                   	,	.GenPrt_Req_Vld( u_Req_Vld )
66265                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
66266                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
66267                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
66268                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
66269                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
66270                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
66271                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
66272                   	);
66273                   	rsnoc_z_H_R_G_U_Q_U_13087a7e05 uu13087a7e05(
66274                   		.GenLcl_Req_Addr( u_Req_Addr )
66275                   	,	.GenLcl_Req_Be( u_Req_Be )
66276                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
66277                   	,	.GenLcl_Req_Data( u_Req_Data )
66278                   	,	.GenLcl_Req_FlowId( u_Req_FlowId )
66279                   	,	.GenLcl_Req_Last( u_Req_Last )
66280                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
66281                   	,	.GenLcl_Req_Lock( u_Req_Lock )
66282                   	,	.GenLcl_Req_Opc( u_Req_Opc )
66283                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
66284                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
66285                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
66286                   	,	.GenLcl_Req_User( u_Req_User )
66287                   	,	.GenLcl_Req_Vld( u_Req_Vld )
66288                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
66289                   	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
66290                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
66291                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
66292                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
66293                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
66294                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
66295                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
66296                   	,	.GenPrt_Req_Be( Gen_Req_Be )
66297                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
66298                   	,	.GenPrt_Req_Data( Gen_Req_Data )
66299                   	,	.GenPrt_Req_FlowId( Gen_Req_FlowId )
66300                   	,	.GenPrt_Req_Last( Gen_Req_Last )
66301                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
66302                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
66303                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
66304                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
66305                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
66306                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
66307                   	,	.GenPrt_Req_User( Gen_Req_User )
66308                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
66309                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
66310                   	,	.GenPrt_Rsp_FlowId( Gen_Rsp_FlowId )
66311                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
66312                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
66313                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
66314                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
66315                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
66316                   	,	.Sys_Clk( Sys_Clk )
66317                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
66318                   	,	.Sys_Clk_En( Sys_Clk_En )
66319                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
66320                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
66321                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
66322                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
66323                   	,	.Sys_Pwr_Idle( u_70_Idle )
66324                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
66325                   	);
66326                   	assign IdInfo_0_Id = Translation_0_Id;
66327                   	assign IdInfo_1_Id = Req1_KeyId;
66328                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
66329                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
66330                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
66331      1/1          		if ( ! Sys_Clk_RstN )
66332      1/1          			Load &lt;= #1.0 ( 2'b0 );
66333      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
66334                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
66335                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
66336      1/1          		if ( ! Sys_Clk_RstN )
66337      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
66338      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
66339                   	assign RxInt_Rdy = RxIn_Rdy;
66340                   	assign Rx_Rdy = RxInt_Rdy;
66341                   	assign WakeUp_Rx = Rx_Vld;
66342                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
66343                   	assign u_5446 = RxIn_Data [110:94];
66344                   	assign Translation_0_Aperture = u_5446 [16:5];
66345                   	assign TxBypData = TxIn_Data [37:0];
66346                   	assign TxLcl_Data =
66347                   		{			{	TxIn_Data [111]
66348                   			,	TxIn_Data [110:94]
66349                   			,	TxIn_Data [93:90]
66350                   			,	TxIn_Data [89:88]
66351                   			,	TxIn_Data [87:81]
66352                   			,	TxIn_Data [80:49]
66353                   			,	TxIn_Data [48:41]
66354                   			,	TxIn_Data [40:38]
66355                   			}
66356                   		,
66357                   		TxBypData
66358                   		};
66359                   	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
66360                   	assign TxLcl_Head = TxIn_Head;
66361                   	assign Tx_Head = TxLcl_Head;
66362                   	assign TxLcl_Tail = TxIn_Tail;
66363                   	assign Tx_Tail = TxLcl_Tail;
66364                   	assign TxLcl_Vld = TxIn_Vld;
66365                   	assign Tx_Vld = TxLcl_Vld;
66366                   	assign WakeUp_Other = 1'b0;
66367                   	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
66368                   	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
66369                   	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
66370                   	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
66371                   	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
66372                   	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
66373                   	assign u_6807_Hdr_Status = TxIn_Data [89:88];
66374                   	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
66375                   	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
66376                   	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
66377                   	assign u_6807_Hdr_Lock = TxIn_Data [111];
66378                   	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
66379                   	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
66380                   	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
66381                   	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
66382                   	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
66383                   	assign u_6807_Hdr_User = TxIn_Data [48:41];
66384                   	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
66385                   	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
66386                   	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
66387                   	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
66388                   	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
66389                   	assign u_3ded_Data_Last = RxIn_Data [37];
66390                   	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
66391                   	assign u_3ded_Data_Err = RxIn_Data [36];
66392                   	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
66393                   	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
66394                   	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
66395                   	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
66396                   	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
66397                   	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
66398                   	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
66399                   	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
66400                   	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
66401                   	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
66402                   	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
66403                   	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
66404                   	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
66405                   	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
66406                   	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
66407                   	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
66408                   	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
66409                   	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
66410                   	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
66411                   	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
66412                   	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
66413                   	assign u_3ded_Hdr_Lock = RxIn_Data [111];
66414                   	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
66415                   	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
66416                   	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
66417                   	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
66418                   	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
66419                   	assign u_3ded_Hdr_User = RxIn_Data [48:41];
66420                   	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
66421                   	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
66422                   	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
66423                   	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
66424                   	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
66425                   	assign u_6807_Data_Last = TxIn_Data [37];
66426                   	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
66427                   	assign u_6807_Data_Err = TxIn_Data [36];
66428                   	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
66429                   	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
66430                   	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
66431                   	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
66432                   	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
66433                   	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
66434                   	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
66435                   	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
66436                   	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
66437                   	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
66438                   	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
66439                   	assign u_5ddf = CxtUsed;
66440                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
66441                   	// synopsys translate_off
66442                   	// synthesis translate_off
66443                   	always @( posedge Sys_Clk )
66444      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
66445      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
66446      <font color = "grey">unreachable  </font>				dontStop = 0;
66447      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
66448      <font color = "grey">unreachable  </font>				if (!dontStop) begin
66449      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
66450      <font color = "grey">unreachable  </font>					$stop;
66451                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
66452                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2221.html" >rsnoc_z_H_R_G_T2_U_U_ca916caa</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65874
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65879
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65893
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65898
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65915
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65921
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66081
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66328
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2221.html" >rsnoc_z_H_R_G_T2_U_U_ca916caa</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">58</td>
<td class="rt">30</td>
<td class="rt">51.72 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1054</td>
<td class="rt">466</td>
<td class="rt">44.21 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">527</td>
<td class="rt">239</td>
<td class="rt">45.35 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">527</td>
<td class="rt">227</td>
<td class="rt">43.07 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">58</td>
<td class="rt">30</td>
<td class="rt">51.72 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1054</td>
<td class="rt">466</td>
<td class="rt">44.21 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">527</td>
<td class="rt">239</td>
<td class="rt">45.35 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">527</td>
<td class="rt">227</td>
<td class="rt">43.07 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[15:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[19:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_FlowId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_FlowId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[61:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[23:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2221.html" >rsnoc_z_H_R_G_T2_U_U_ca916caa</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">42</td>
<td class="rt">72.41 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">66081</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">66328</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">65871</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">65876</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">65882</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">65890</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">65895</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">65912</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">65918</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">65922</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">65947</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">66037</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">66119</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">66130</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">66331</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">66336</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66081      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66328      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65871      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
65872      			u_77fb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
65873      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
65874      			u_77fb <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65876      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
65877      			u_f0c <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
65878      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
65879      			u_f0c <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65882      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
65883      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
65884      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
65885      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
65886      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65890      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
65891      			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
65892      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
65893      			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65895      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
65896      			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
65897      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
65898      			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65912      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
65913      			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
65914      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
65915      			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65918      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
65919      			u_cfef <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
65920      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
65921      			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65922      	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
65923      			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
65924      			default : u_1002 = 34'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65947      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
65948      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
65949      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
65950      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
65951      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
65952      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
65953      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66037      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
66038      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
66039      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
66040      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66119      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
66120      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
66121      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
66122      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
66123      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
66124      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
66125      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66130      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
66131      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
66132      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
66133      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
66134      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
66135      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66331      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
66332      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
66333      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66336      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
66337      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
66338      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_197108">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_ca916caa">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
