<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p45" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_45{left:792px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t2_45{left:835px;bottom:68px;letter-spacing:-0.1px;}
#t3_45{left:786px;bottom:1141px;letter-spacing:-0.16px;}
#t4_45{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_45{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t6_45{left:162px;bottom:1088px;letter-spacing:-0.11px;}
#t7_45{left:372px;bottom:1088px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t8_45{left:803px;bottom:1088px;letter-spacing:-0.16px;}
#t9_45{left:70px;bottom:1072px;letter-spacing:-0.14px;word-spacing:0.02px;}
#ta_45{left:162px;bottom:1072px;letter-spacing:-0.12px;}
#tb_45{left:390px;bottom:1072px;letter-spacing:-0.06px;}
#tc_45{left:803px;bottom:1072px;letter-spacing:-0.16px;}
#td_45{left:70px;bottom:1057px;letter-spacing:-0.14px;word-spacing:0.02px;}
#te_45{left:162px;bottom:1057px;letter-spacing:-0.12px;}
#tf_45{left:474px;bottom:1057px;letter-spacing:-0.06px;word-spacing:-0.01px;}
#tg_45{left:803px;bottom:1057px;letter-spacing:-0.16px;}
#th_45{left:70px;bottom:1042px;letter-spacing:-0.13px;word-spacing:0.02px;}
#ti_45{left:162px;bottom:1042px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tj_45{left:414px;bottom:1042px;letter-spacing:-0.05px;}
#tk_45{left:803px;bottom:1042px;letter-spacing:-0.16px;}
#tl_45{left:70px;bottom:1027px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tm_45{left:162px;bottom:1027px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tn_45{left:462px;bottom:1027px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#to_45{left:803px;bottom:1027px;letter-spacing:-0.16px;}
#tp_45{left:70px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tq_45{left:162px;bottom:1011px;letter-spacing:-0.12px;}
#tr_45{left:468px;bottom:1011px;letter-spacing:-0.06px;}
#ts_45{left:803px;bottom:1011px;letter-spacing:-0.16px;}
#tt_45{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tu_45{left:162px;bottom:996px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tv_45{left:414px;bottom:996px;letter-spacing:-0.06px;}
#tw_45{left:803px;bottom:996px;letter-spacing:-0.16px;}
#tx_45{left:70px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.02px;}
#ty_45{left:162px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_45{left:462px;bottom:981px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t10_45{left:803px;bottom:981px;letter-spacing:-0.16px;}
#t11_45{left:70px;bottom:965px;letter-spacing:-0.12px;}
#t12_45{left:165px;bottom:965px;letter-spacing:-0.12px;}
#t13_45{left:588px;bottom:965px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t14_45{left:811px;bottom:965px;letter-spacing:-0.17px;}
#t15_45{left:70px;bottom:950px;letter-spacing:-0.12px;}
#t16_45{left:162px;bottom:950px;letter-spacing:-0.12px;}
#t17_45{left:726px;bottom:950px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t18_45{left:811px;bottom:950px;letter-spacing:-0.14px;}
#t19_45{left:70px;bottom:935px;letter-spacing:-0.12px;}
#t1a_45{left:165px;bottom:935px;letter-spacing:-0.12px;}
#t1b_45{left:756px;bottom:935px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t1c_45{left:811px;bottom:935px;letter-spacing:-0.15px;}
#t1d_45{left:70px;bottom:920px;letter-spacing:-0.12px;}
#t1e_45{left:162px;bottom:920px;letter-spacing:-0.12px;}
#t1f_45{left:756px;bottom:920px;letter-spacing:-0.04px;word-spacing:-0.03px;}
#t1g_45{left:811px;bottom:920px;letter-spacing:-0.16px;}
#t1h_45{left:70px;bottom:904px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_45{left:162px;bottom:904px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_45{left:558px;bottom:904px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1k_45{left:811px;bottom:904px;letter-spacing:-0.17px;}
#t1l_45{left:70px;bottom:889px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1m_45{left:162px;bottom:889px;letter-spacing:-0.12px;}
#t1n_45{left:408px;bottom:889px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1o_45{left:811px;bottom:889px;letter-spacing:-0.17px;}
#t1p_45{left:70px;bottom:874px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_45{left:162px;bottom:874px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_45{left:402px;bottom:874px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1s_45{left:811px;bottom:874px;letter-spacing:-0.17px;}
#t1t_45{left:70px;bottom:859px;letter-spacing:-0.12px;}
#t1u_45{left:162px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_45{left:660px;bottom:859px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1w_45{left:811px;bottom:859px;letter-spacing:-0.16px;}
#t1x_45{left:70px;bottom:843px;letter-spacing:-0.12px;}
#t1y_45{left:162px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_45{left:618px;bottom:843px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t20_45{left:811px;bottom:843px;letter-spacing:-0.13px;}
#t21_45{left:70px;bottom:828px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t22_45{left:162px;bottom:828px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_45{left:462px;bottom:828px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t24_45{left:811px;bottom:828px;letter-spacing:-0.17px;}
#t25_45{left:70px;bottom:813px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_45{left:162px;bottom:813px;letter-spacing:-0.12px;}
#t27_45{left:660px;bottom:813px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t28_45{left:811px;bottom:813px;letter-spacing:-0.17px;}
#t29_45{left:70px;bottom:797px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2a_45{left:162px;bottom:797px;letter-spacing:-0.12px;}
#t2b_45{left:636px;bottom:797px;letter-spacing:-0.06px;}
#t2c_45{left:803px;bottom:797px;letter-spacing:-0.15px;}
#t2d_45{left:70px;bottom:782px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2e_45{left:162px;bottom:782px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_45{left:462px;bottom:782px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2g_45{left:803px;bottom:782px;letter-spacing:-0.16px;}
#t2h_45{left:70px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_45{left:162px;bottom:767px;letter-spacing:-0.13px;}
#t2j_45{left:594px;bottom:767px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2k_45{left:803px;bottom:767px;letter-spacing:-0.15px;}
#t2l_45{left:70px;bottom:752px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2m_45{left:162px;bottom:752px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2n_45{left:498px;bottom:752px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2o_45{left:803px;bottom:752px;letter-spacing:-0.16px;}
#t2p_45{left:70px;bottom:736px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2q_45{left:162px;bottom:736px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2r_45{left:474px;bottom:736px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2s_45{left:803px;bottom:736px;letter-spacing:-0.16px;}
#t2t_45{left:70px;bottom:721px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2u_45{left:162px;bottom:721px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2v_45{left:462px;bottom:721px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2w_45{left:803px;bottom:721px;letter-spacing:-0.16px;}
#t2x_45{left:70px;bottom:706px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2y_45{left:162px;bottom:706px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2z_45{left:498px;bottom:706px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t30_45{left:803px;bottom:706px;letter-spacing:-0.16px;}
#t31_45{left:70px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t32_45{left:162px;bottom:690px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t33_45{left:480px;bottom:690px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t34_45{left:803px;bottom:690px;letter-spacing:-0.16px;}
#t35_45{left:70px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t36_45{left:162px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t37_45{left:462px;bottom:675px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t38_45{left:803px;bottom:675px;letter-spacing:-0.16px;}
#t39_45{left:70px;bottom:660px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3a_45{left:162px;bottom:660px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3b_45{left:528px;bottom:660px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3c_45{left:803px;bottom:660px;letter-spacing:-0.16px;}
#t3d_45{left:70px;bottom:645px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3e_45{left:162px;bottom:645px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3f_45{left:498px;bottom:645px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3g_45{left:803px;bottom:645px;letter-spacing:-0.16px;}
#t3h_45{left:70px;bottom:629px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3i_45{left:162px;bottom:629px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3j_45{left:480px;bottom:629px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3k_45{left:803px;bottom:629px;letter-spacing:-0.16px;}
#t3l_45{left:70px;bottom:614px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3m_45{left:162px;bottom:614px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3n_45{left:462px;bottom:614px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3o_45{left:803px;bottom:614px;letter-spacing:-0.16px;}
#t3p_45{left:70px;bottom:599px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3q_45{left:162px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3r_45{left:498px;bottom:599px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3s_45{left:803px;bottom:599px;letter-spacing:-0.16px;}
#t3t_45{left:70px;bottom:584px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3u_45{left:162px;bottom:584px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3v_45{left:498px;bottom:584px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3w_45{left:803px;bottom:584px;letter-spacing:-0.16px;}
#t3x_45{left:70px;bottom:568px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3y_45{left:162px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3z_45{left:462px;bottom:568px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t40_45{left:803px;bottom:568px;letter-spacing:-0.16px;}
#t41_45{left:70px;bottom:553px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t42_45{left:162px;bottom:553px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t43_45{left:462px;bottom:553px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t44_45{left:803px;bottom:553px;letter-spacing:-0.16px;}
#t45_45{left:70px;bottom:538px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t46_45{left:162px;bottom:538px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t47_45{left:546px;bottom:538px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t48_45{left:803px;bottom:538px;letter-spacing:-0.15px;}
#t49_45{left:70px;bottom:522px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4a_45{left:162px;bottom:522px;letter-spacing:-0.12px;}
#t4b_45{left:510px;bottom:522px;letter-spacing:-0.06px;}
#t4c_45{left:803px;bottom:522px;letter-spacing:-0.16px;}
#t4d_45{left:70px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4e_45{left:162px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4f_45{left:468px;bottom:507px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4g_45{left:803px;bottom:507px;letter-spacing:-0.16px;}
#t4h_45{left:70px;bottom:492px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4i_45{left:162px;bottom:492px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4j_45{left:462px;bottom:492px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4k_45{left:803px;bottom:492px;letter-spacing:-0.16px;}
#t4l_45{left:70px;bottom:477px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4m_45{left:162px;bottom:477px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4n_45{left:486px;bottom:477px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4o_45{left:803px;bottom:477px;letter-spacing:-0.15px;}
#t4p_45{left:70px;bottom:461px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4q_45{left:162px;bottom:461px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4r_45{left:462px;bottom:461px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4s_45{left:803px;bottom:461px;letter-spacing:-0.16px;}
#t4t_45{left:70px;bottom:446px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4u_45{left:162px;bottom:446px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4v_45{left:528px;bottom:446px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4w_45{left:803px;bottom:446px;letter-spacing:-0.16px;}
#t4x_45{left:70px;bottom:431px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4y_45{left:162px;bottom:431px;letter-spacing:-0.12px;}
#t4z_45{left:594px;bottom:431px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t50_45{left:803px;bottom:431px;letter-spacing:-0.15px;}
#t51_45{left:70px;bottom:415px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t52_45{left:162px;bottom:415px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t53_45{left:654px;bottom:415px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t54_45{left:803px;bottom:415px;letter-spacing:-0.14px;}
#t55_45{left:70px;bottom:400px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t56_45{left:162px;bottom:400px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t57_45{left:678px;bottom:400px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t58_45{left:803px;bottom:400px;letter-spacing:-0.15px;}
#t59_45{left:70px;bottom:385px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5a_45{left:162px;bottom:385px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5b_45{left:528px;bottom:385px;letter-spacing:-0.05px;}
#t5c_45{left:803px;bottom:385px;letter-spacing:-0.16px;}
#t5d_45{left:70px;bottom:370px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5e_45{left:162px;bottom:370px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5f_45{left:462px;bottom:370px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5g_45{left:803px;bottom:370px;letter-spacing:-0.16px;}
#t5h_45{left:70px;bottom:354px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5i_45{left:162px;bottom:354px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5j_45{left:468px;bottom:354px;letter-spacing:-0.05px;}
#t5k_45{left:803px;bottom:354px;letter-spacing:-0.16px;}
#t5l_45{left:70px;bottom:339px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5m_45{left:162px;bottom:339px;letter-spacing:-0.12px;}
#t5n_45{left:510px;bottom:339px;letter-spacing:-0.06px;}
#t5o_45{left:803px;bottom:339px;letter-spacing:-0.16px;}
#t5p_45{left:70px;bottom:324px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5q_45{left:162px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5r_45{left:528px;bottom:324px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5s_45{left:803px;bottom:324px;letter-spacing:-0.15px;}
#t5t_45{left:70px;bottom:309px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5u_45{left:162px;bottom:309px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5v_45{left:432px;bottom:309px;letter-spacing:-0.06px;}
#t5w_45{left:803px;bottom:309px;letter-spacing:-0.16px;}
#t5x_45{left:70px;bottom:293px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5y_45{left:162px;bottom:293px;letter-spacing:-0.12px;}
#t5z_45{left:726px;bottom:293px;letter-spacing:-0.06px;word-spacing:-0.01px;}
#t60_45{left:803px;bottom:293px;letter-spacing:-0.14px;}
#t61_45{left:70px;bottom:278px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t62_45{left:162px;bottom:278px;letter-spacing:-0.12px;}
#t63_45{left:372px;bottom:278px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t64_45{left:803px;bottom:278px;letter-spacing:-0.16px;}
#t65_45{left:70px;bottom:263px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t66_45{left:162px;bottom:263px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t67_45{left:540px;bottom:263px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t68_45{left:803px;bottom:263px;letter-spacing:-0.15px;}
#t69_45{left:70px;bottom:247px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t6a_45{left:162px;bottom:247px;letter-spacing:-0.11px;}
#t6b_45{left:378px;bottom:247px;letter-spacing:-0.06px;}
#t6c_45{left:803px;bottom:247px;letter-spacing:-0.16px;}
#t6d_45{left:70px;bottom:232px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t6e_45{left:162px;bottom:232px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6f_45{left:300px;bottom:232px;letter-spacing:-0.06px;}
#t6g_45{left:803px;bottom:232px;letter-spacing:-0.16px;}
#t6h_45{left:70px;bottom:217px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t6i_45{left:162px;bottom:217px;letter-spacing:-0.12px;}
#t6j_45{left:408px;bottom:217px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6k_45{left:803px;bottom:217px;letter-spacing:-0.16px;}
#t6l_45{left:70px;bottom:202px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6m_45{left:162px;bottom:202px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6n_45{left:402px;bottom:202px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6o_45{left:803px;bottom:202px;letter-spacing:-0.16px;}
#t6p_45{left:70px;bottom:186px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6q_45{left:162px;bottom:186px;letter-spacing:-0.12px;}
#t6r_45{left:570px;bottom:186px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6s_45{left:803px;bottom:186px;letter-spacing:-0.15px;}
#t6t_45{left:70px;bottom:171px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6u_45{left:162px;bottom:171px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6v_45{left:288px;bottom:171px;letter-spacing:-0.06px;}
#t6w_45{left:811px;bottom:171px;letter-spacing:-0.17px;}
#t6x_45{left:70px;bottom:156px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6y_45{left:162px;bottom:156px;letter-spacing:-0.12px;}
#t6z_45{left:324px;bottom:156px;letter-spacing:-0.06px;}
#t70_45{left:811px;bottom:156px;letter-spacing:-0.17px;}
#t71_45{left:70px;bottom:140px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t72_45{left:165px;bottom:140px;letter-spacing:-0.12px;}
#t73_45{left:390px;bottom:140px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t74_45{left:803px;bottom:140px;letter-spacing:-0.16px;}
#t75_45{left:70px;bottom:125px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t76_45{left:165px;bottom:125px;letter-spacing:-0.12px;}
#t77_45{left:696px;bottom:125px;letter-spacing:-0.06px;}
#t78_45{left:803px;bottom:125px;letter-spacing:-0.14px;}
#t79_45{left:70px;bottom:110px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t7a_45{left:165px;bottom:110px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t7b_45{left:354px;bottom:110px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t7c_45{left:803px;bottom:110px;letter-spacing:-0.16px;}

.s1_45{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_45{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_45{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_45{font-size:12px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts45" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg45Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg45" style="-webkit-user-select: none;"><object width="935" height="1210" data="45/45.svg" type="image/svg+xml" id="pdf45" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_45" class="t s1_45">Vol. 3A </span><span id="t2_45" class="t s2_45">xlv </span>
<span id="t3_45" class="t s3_45">CONTENTS </span>
<span id="t4_45" class="t s4_45">PAGE </span>
<span id="t5_45" class="t s2_45">Table 16-14. </span><span id="t6_45" class="t s2_45">Encodings of PP, T, and II Sub-Fields </span><span id="t7_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t8_45" class="t s2_45">16-23 </span>
<span id="t9_45" class="t s2_45">Table 16-15. </span><span id="ta_45" class="t s2_45">Encodings of MMM and CCCC Sub-Fields </span><span id="tb_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tc_45" class="t s2_45">16-24 </span>
<span id="td_45" class="t s2_45">Table 16-16. </span><span id="te_45" class="t s2_45">MCA Compound Error Code Encoding for SRAO Errors </span><span id="tf_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tg_45" class="t s2_45">16-24 </span>
<span id="th_45" class="t s2_45">Table 16-17. </span><span id="ti_45" class="t s2_45">IA32_MCi_STATUS Values for SRAO Errors </span><span id="tj_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tk_45" class="t s2_45">16-25 </span>
<span id="tl_45" class="t s2_45">Table 16-18. </span><span id="tm_45" class="t s2_45">IA32_MCG_STATUS Flag Indication for SRAO Errors </span><span id="tn_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="to_45" class="t s2_45">16-25 </span>
<span id="tp_45" class="t s2_45">Table 16-19. </span><span id="tq_45" class="t s2_45">MCA Compound Error Code Encoding for SRAR Errors</span><span id="tr_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ts_45" class="t s2_45">16-25 </span>
<span id="tt_45" class="t s2_45">Table 16-20. </span><span id="tu_45" class="t s2_45">IA32_MCi_STATUS Values for SRAR Errors </span><span id="tv_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tw_45" class="t s2_45">16-26 </span>
<span id="tx_45" class="t s2_45">Table 16-21. </span><span id="ty_45" class="t s2_45">IA32_MCG_STATUS Flag Indication for SRAR Errors </span><span id="tz_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t10_45" class="t s2_45">16-26 </span>
<span id="t11_45" class="t s2_45">Table 17-1. </span><span id="t12_45" class="t s2_45">CPUID DisplayFamily_DisplayModel Signatures for Processor Family 06H </span><span id="t13_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t14_45" class="t s2_45">17-1 </span>
<span id="t15_45" class="t s2_45">Table 17-2. </span><span id="t16_45" class="t s2_45">Incremental Decoding Information: Processor Family 06H Machine Error Codes for Machine Check </span><span id="t17_45" class="t s2_45">. . . . . . . . . . . . . . </span><span id="t18_45" class="t s2_45">17-1 </span>
<span id="t19_45" class="t s2_45">Table 17-3. </span><span id="t1a_45" class="t s2_45">CPUID DisplayFamily_DisplayModel Signatures for Processors Based on Intel® Core™ Microarchitecture </span><span id="t1b_45" class="t s2_45">. . . . . . . . . </span><span id="t1c_45" class="t s2_45">17-3 </span>
<span id="t1d_45" class="t s2_45">Table 17-4. </span><span id="t1e_45" class="t s2_45">Incremental Bus Error Codes of Machine Check for Processors Based on Intel® Core™ Microarchitecture </span><span id="t1f_45" class="t s2_45">. . . . . . . . . </span><span id="t1g_45" class="t s2_45">17-4 </span>
<span id="t1h_45" class="t s2_45">Table 17-5. </span><span id="t1i_45" class="t s2_45">Incremental MCA Error Code Types for Intel® Xeon® Processor 7400 </span><span id="t1j_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1k_45" class="t s2_45">17-6 </span>
<span id="t1l_45" class="t s2_45">Table 17-6. </span><span id="t1m_45" class="t s2_45">Type B: Bus and Interconnect Error Codes </span><span id="t1n_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1o_45" class="t s2_45">17-6 </span>
<span id="t1p_45" class="t s2_45">Table 17-7. </span><span id="t1q_45" class="t s2_45">Type C: Cache Bus Controller Error Codes </span><span id="t1r_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1s_45" class="t s2_45">17-7 </span>
<span id="t1t_45" class="t s2_45">Table 17-8. </span><span id="t1u_45" class="t s2_45">Intel® QPI Machine Check Error Codes for IA32_MC0_STATUS and IA32_MC1_STATUS </span><span id="t1v_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1w_45" class="t s2_45">17-8 </span>
<span id="t1x_45" class="t s2_45">Table 17-9. </span><span id="t1y_45" class="t s2_45">Intel® QPI Machine Check Error Codes for IA32_MC0_MISC and IA32_MC1_MISC </span><span id="t1z_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t20_45" class="t s2_45">17-8 </span>
<span id="t21_45" class="t s2_45">Table 17-10. </span><span id="t22_45" class="t s2_45">Machine Check Error Codes for IA32_MC7_STATUS </span><span id="t23_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t24_45" class="t s2_45">17-9 </span>
<span id="t25_45" class="t s2_45">Table 17-11. </span><span id="t26_45" class="t s2_45">Incremental Memory Controller Error Codes of Machine Check for IA32_MC8_STATUS </span><span id="t27_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t28_45" class="t s2_45">17-9 </span>
<span id="t29_45" class="t s2_45">Table 17-12. </span><span id="t2a_45" class="t s2_45">Incremental Memory Controller Error Codes of Machine Check for IA32_MC8_MISC</span><span id="t2b_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2c_45" class="t s2_45">17-10 </span>
<span id="t2d_45" class="t s2_45">Table 17-13. </span><span id="t2e_45" class="t s2_45">Machine Check Error Codes for IA32_MC4_STATUS </span><span id="t2f_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2g_45" class="t s2_45">17-10 </span>
<span id="t2h_45" class="t s2_45">Table 17-14. </span><span id="t2i_45" class="t s2_45">Intel® QPI MC Error Codes for IA32_MC6_STATUS and IA32_MC7_STATUS </span><span id="t2j_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2k_45" class="t s2_45">17-11 </span>
<span id="t2l_45" class="t s2_45">Table 17-15. </span><span id="t2m_45" class="t s2_45">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 8, 11) </span><span id="t2n_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2o_45" class="t s2_45">17-12 </span>
<span id="t2p_45" class="t s2_45">Table 17-16. </span><span id="t2q_45" class="t s2_45">Intel IMC MC Error Codes for IA32_MCi_MISC (i= 8, 11) </span><span id="t2r_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2s_45" class="t s2_45">17-12 </span>
<span id="t2t_45" class="t s2_45">Table 17-17. </span><span id="t2u_45" class="t s2_45">Machine Check Error Codes for IA32_MC4_STATUS </span><span id="t2v_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2w_45" class="t s2_45">17-13 </span>
<span id="t2x_45" class="t s2_45">Table 17-18. </span><span id="t2y_45" class="t s2_45">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 9—16)</span><span id="t2z_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t30_45" class="t s2_45">17-14 </span>
<span id="t31_45" class="t s2_45">Table 17-19. </span><span id="t32_45" class="t s2_45">Intel IMC MC Error Codes for IA32_MCi_MISC (i= 9—16) </span><span id="t33_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t34_45" class="t s2_45">17-15 </span>
<span id="t35_45" class="t s2_45">Table 17-20. </span><span id="t36_45" class="t s2_45">Machine Check Error Codes for IA32_MC4_STATUS </span><span id="t37_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t38_45" class="t s2_45">17-16 </span>
<span id="t39_45" class="t s2_45">Table 17-21. </span><span id="t3a_45" class="t s2_45">Intel® QPI MC Error Codes for IA32_MCi_STATUS (i = 5, 20, 21) </span><span id="t3b_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3c_45" class="t s2_45">17-17 </span>
<span id="t3d_45" class="t s2_45">Table 17-22. </span><span id="t3e_45" class="t s2_45">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 9—16)</span><span id="t3f_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3g_45" class="t s2_45">17-18 </span>
<span id="t3h_45" class="t s2_45">Table 17-23. </span><span id="t3i_45" class="t s2_45">Intel IMC MC Error Codes for IA32_MCi_MISC (i= 9—16) </span><span id="t3j_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3k_45" class="t s2_45">17-18 </span>
<span id="t3l_45" class="t s2_45">Table 17-24. </span><span id="t3m_45" class="t s2_45">Machine Check Error Codes for IA32_MC4_STATUS </span><span id="t3n_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3o_45" class="t s2_45">17-19 </span>
<span id="t3p_45" class="t s2_45">Table 17-25. </span><span id="t3q_45" class="t s2_45">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 9—10)</span><span id="t3r_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3s_45" class="t s2_45">17-20 </span>
<span id="t3t_45" class="t s2_45">Table 17-26. </span><span id="t3u_45" class="t s2_45">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 9—16)</span><span id="t3v_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3w_45" class="t s2_45">17-21 </span>
<span id="t3x_45" class="t s2_45">Table 17-27. </span><span id="t3y_45" class="t s2_45">Intel HA MC Error Codes for IA32_MCi_MISC (i= 7, 8)</span><span id="t3z_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t40_45" class="t s2_45">17-22 </span>
<span id="t41_45" class="t s2_45">Table 17-28. </span><span id="t42_45" class="t s2_45">Machine Check Error Codes for IA32_MC4_STATUS </span><span id="t43_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t44_45" class="t s2_45">17-22 </span>
<span id="t45_45" class="t s2_45">Table 17-29. </span><span id="t46_45" class="t s2_45">Interconnect MC Error Codes for IA32_MCi_STATUS (i = 5, 12, 19) </span><span id="t47_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t48_45" class="t s2_45">17-24 </span>
<span id="t49_45" class="t s2_45">Table 17-30. </span><span id="t4a_45" class="t s2_45">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 13—18) </span><span id="t4b_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4c_45" class="t s2_45">17-26 </span>
<span id="t4d_45" class="t s2_45">Table 17-31. </span><span id="t4e_45" class="t s2_45">M2M MC Error Codes for IA32_MCi_STATUS (i= 7, 8) </span><span id="t4f_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4g_45" class="t s2_45">17-27 </span>
<span id="t4h_45" class="t s2_45">Table 17-32. </span><span id="t4i_45" class="t s2_45">Intel HA MC Error Codes for IA32_MCi_MISC (i= 7, 8)</span><span id="t4j_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4k_45" class="t s2_45">17-27 </span>
<span id="t4l_45" class="t s2_45">Table 17-33. </span><span id="t4m_45" class="t s2_45">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 6, 7) </span><span id="t4n_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4o_45" class="t s2_45">17-28 </span>
<span id="t4p_45" class="t s2_45">Table 17-34. </span><span id="t4q_45" class="t s2_45">Machine Check Error Codes for IA32_MC4_STATUS </span><span id="t4r_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4s_45" class="t s2_45">17-29 </span>
<span id="t4t_45" class="t s2_45">Table 17-35. </span><span id="t4u_45" class="t s2_45">Interconnect MC Error Codes for IA32_MCi_STATUS (i = 5, 7, 8) </span><span id="t4v_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4w_45" class="t s2_45">17-31 </span>
<span id="t4x_45" class="t s2_45">Table 17-36. </span><span id="t4y_45" class="t s2_45">MSRs Reporting MC Error Codes by CPUID DisplayFamily_DisplaySignature </span><span id="t4z_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t50_45" class="t s2_45">17-32 </span>
<span id="t51_45" class="t s2_45">Table 17-37. </span><span id="t52_45" class="t s2_45">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 13—14, 17—18, 21—22, 25—26)</span><span id="t53_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t54_45" class="t s2_45">17-33 </span>
<span id="t55_45" class="t s2_45">Table 17-38. </span><span id="t56_45" class="t s2_45">Additional Information Reported in IA32_MCi_MISC (i= 13—14, 17—18, 21—22, 25—26) </span><span id="t57_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . </span><span id="t58_45" class="t s2_45">17-35 </span>
<span id="t59_45" class="t s2_45">Table 17-39. </span><span id="t5a_45" class="t s2_45">M2M MC Error Codes for IA32_MCi_STATUS (i= 12, 16, 20, 24) </span><span id="t5b_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5c_45" class="t s2_45">17-36 </span>
<span id="t5d_45" class="t s2_45">Table 17-40. </span><span id="t5e_45" class="t s2_45">Machine Check Error Codes for IA32_MC4_STATUS </span><span id="t5f_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5g_45" class="t s2_45">17-37 </span>
<span id="t5h_45" class="t s2_45">Table 17-41. </span><span id="t5i_45" class="t s2_45">Interconnect MC Error Codes for IA32_MC5_STATUS </span><span id="t5j_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5k_45" class="t s2_45">17-40 </span>
<span id="t5l_45" class="t s2_45">Table 17-42. </span><span id="t5m_45" class="t s2_45">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 13—20) </span><span id="t5n_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5o_45" class="t s2_45">17-41 </span>
<span id="t5p_45" class="t s2_45">Table 17-43. </span><span id="t5q_45" class="t s2_45">Additional Information Reported in IA32_MCi_MISC (i= 13—20) </span><span id="t5r_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5s_45" class="t s2_45">17-43 </span>
<span id="t5t_45" class="t s2_45">Table 17-44. </span><span id="t5u_45" class="t s2_45">M2M MC Error Codes for IA32_MC12_STATUS </span><span id="t5v_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5w_45" class="t s2_45">17-44 </span>
<span id="t5x_45" class="t s2_45">Table 17-45. </span><span id="t5y_45" class="t s2_45">Incremental Decoding Information: Processor Family 0FH, Machine Error Codes for Machine Check </span><span id="t5z_45" class="t s2_45">. . . . . . . . . . . . . </span><span id="t60_45" class="t s2_45">17-45 </span>
<span id="t61_45" class="t s2_45">Table 17-46. </span><span id="t62_45" class="t s2_45">MCi_STATUS Register Bit Definition </span><span id="t63_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t64_45" class="t s2_45">17-46 </span>
<span id="t65_45" class="t s2_45">Table 17-47. </span><span id="t66_45" class="t s2_45">Incremental MCA Error Code for Intel® Xeon® Processor MP 7100 </span><span id="t67_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t68_45" class="t s2_45">17-47 </span>
<span id="t69_45" class="t s2_45">Table 17-48. </span><span id="t6a_45" class="t s2_45">Other Information Field Bit Definition </span><span id="t6b_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6c_45" class="t s2_45">17-47 </span>
<span id="t6d_45" class="t s2_45">Table 17-49. </span><span id="t6e_45" class="t s2_45">Type A: L3 Error Codes </span><span id="t6f_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6g_45" class="t s2_45">17-48 </span>
<span id="t6h_45" class="t s2_45">Table 17-50. </span><span id="t6i_45" class="t s2_45">Type B: Bus and Interconnect Error Codes </span><span id="t6j_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6k_45" class="t s2_45">17-48 </span>
<span id="t6l_45" class="t s2_45">Table 17-51. </span><span id="t6m_45" class="t s2_45">Type C: Cache Bus Controller Error Codes </span><span id="t6n_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6o_45" class="t s2_45">17-49 </span>
<span id="t6p_45" class="t s2_45">Table 17-52. </span><span id="t6q_45" class="t s2_45">Decoding Family 0FH Machine Check Codes for Cache Hierarchy Errors </span><span id="t6r_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6s_45" class="t s2_45">17-50 </span>
<span id="t6t_45" class="t s2_45">Table 18-1. </span><span id="t6u_45" class="t s2_45">Breakpoint Examples </span><span id="t6v_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6w_45" class="t s2_45">18-6 </span>
<span id="t6x_45" class="t s2_45">Table 18-2. </span><span id="t6y_45" class="t s2_45">Debug Exception Conditions</span><span id="t6z_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t70_45" class="t s2_45">18-9 </span>
<span id="t71_45" class="t s2_45">Table 18-4. </span><span id="t72_45" class="t s2_45">LBR Stack Size and TOS Pointer Range </span><span id="t73_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t74_45" class="t s2_45">18-17 </span>
<span id="t75_45" class="t s2_45">Table 18-3. </span><span id="t76_45" class="t s2_45">Legacy and Streamlined Operation with Freeze_Perfmon_On_PMI = 1, Counter Overflowed </span><span id="t77_45" class="t s2_45">. . . . . . . . . . . . . . . . . . </span><span id="t78_45" class="t s2_45">18-17 </span>
<span id="t79_45" class="t s2_45">Table 18-5. </span><span id="t7a_45" class="t s2_45">IA32_DEBUGCTL Flag Encodings </span><span id="t7b_45" class="t s2_45">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t7c_45" class="t s2_45">18-25 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
