FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 52;
0"NC";
1"A7_7511_D14";
2"A7_FPGA_7511_CEC_CLK";
3"A7_7511_D33";
4"A7_7511_D30";
5"A7_7511_D29";
6"A7_7511_D28";
7"A7_7511_D34";
8"A7_7511_D20";
9"A7_7511_D19";
10"A7_7511_D18";
11"A7_7511_D15";
12"A7_7511_D16";
13"A7_7511_D17";
14"A7_7511_D21";
15"A7_7511_D22";
16"A7_7511_D23";
17"A7_7511_D24";
18"A7_7511_D25";
19"A7_7511_D26";
20"A7_7511_D27";
21"A7_7511_D31";
22"A7_7511_D32";
23"A7_7511_DE";
24"A7_7511_HSYNC";
25"A7_FPGA_7511_INT";
26"A7_FPGA_7511_SCL";
27"A7_FPGA_7511_SDA";
28"A7_FPGA_7511_PD";
29"A7_7511_SPDIF";
30"A7_7511_SPDIF_OUT";
31"A7_7511_VSYNC";
32"A7_7511_D0";
33"A7_7511_D1";
34"A7_7511_D2";
35"A7_7511_D3";
36"A7_7511_D4";
37"A7_7511_D5";
38"A7_7511_D6";
39"A7_7511_D7";
40"A7_7511_D8";
41"A7_7511_D9";
42"A7_7511_D10";
43"A7_7511_D11";
44"A7_7511_D12";
45"A7_7511_D13";
46"A7_7511_CLK";
47"A7_7511_D35";
%"XC7A200TFFG1156"
"2","(-5650,4250)","0","kvm_matrix_lib","I1";
;
VALUE"XC7A200TFFG1156"
CDS_LMAN_SYM_OUTLINE"-125,1250,825,-100"
CDS_LIB"kvm_matrix_lib";
"AL24"0;
"AP26"0;
"AP25"0;
"AM25"2;
"AL25"47;
"AN27"7;
"AM27"3;
"AN26"22;
"AM26"21;
"AK26"4;
"AJ26"5;
"AK25"6;
"AJ25"20;
"AL27"19;
"AK27"18;
"AP28"17;
"AN28"16;
"AN29"15;
"AM29"14;
"AP30"8;
"AP29"9;
"AK28"10;
"AJ28"13;
"AL29"12;
"AL28"11;
"AM30"1;
"AL30"46;
"AK30"45;
"AJ29"44;
"AP31"43;
"AN31"42;
"AK31"41;
"AJ30"40;
"AN32"39;
"AM31"38;
"AK32"37;
"AJ31"36;
"AM32"35;
"AL32"34;
"AP33"33;
"AN33"32;
"AL33"31;
"AK33"30;
"AP34"29;
"AN34"28;
"AJ34"27;
"AJ33"26;
"AM34"25;
"AL34"24;
"AJ24"23;
END.
