// Seed: 1558366849
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_4(
      .id_0(id_5),
      .id_1(id_1),
      .id_2(1'd0),
      .id_3(id_3),
      .id_4(1),
      .id_5(id_2 & id_3),
      .id_6(id_5),
      .id_7(1),
      .id_8(id_2)
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1
  );
endmodule
