Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jul 14 17:41:47 2022
| Host         : turing running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg400-3
| Speed File   : -3
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 49
+---------+----------+-------------------------------------------------+------------+
| Rule    | Severity | Description                                     | Violations |
+---------+----------+-------------------------------------------------+------------+
| DPIP-1  | Warning  | Input pipelining                                | 18         |
| DPOP-1  | Warning  | PREG Output pipelining                          | 13         |
| DPOP-2  | Warning  | MREG Output pipelining                          | 13         |
| RPBF-3  | Warning  | IO port buffering is incomplete                 | 1          |
| REQP-20 | Advisory | enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND | 3          |
| REQP-24 | Advisory | enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND | 1          |
+---------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0 input system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__0 input system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__1 input system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0 input system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0 input system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__0 input system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__0 input system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__1 input system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__1 input system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2 input system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2 input system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0 input system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0 input system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__0 input system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__0 input system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1 input system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1 input system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2 input system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0 output system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0 output system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__0 output system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__1 output system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__2 output system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0 output system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__0 output system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__1 output system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2 output system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0 output system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__0 output system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1 output system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2 output system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0 multiplier stage system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0 multiplier stage system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__0 multiplier stage system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__1 multiplier stage system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__2 multiplier stage system_i/ADC_DAC_LOOP/inst/DAC0/MULT0/MULT1/p0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0 multiplier stage system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__0 multiplier stage system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__1 multiplier stage system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2 multiplier stage system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0 multiplier stage system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__0 multiplier stage system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1 multiplier stage system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2 multiplier stage system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port dac_spi_sdio_o expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

REQP-20#1 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#2 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__1: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-20#3 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-24#1 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>


