#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000147e1966340 .scope module, "COUNTER_SR" "COUNTER_SR" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sReset";
    .port_info 2 /OUTPUT 8 "q";
P_00000147e18a4da0 .param/l "BITS" 0 2 2, +C4<00000000000000000000000000001000>;
o00000147e18a6ea8 .functor BUFZ 1, C4<z>; HiZ drive
v00000147e1966b30_0 .net "clk", 0 0, o00000147e18a6ea8;  0 drivers
v00000147e1966d50_0 .var "q", 7 0;
o00000147e18a6f08 .functor BUFZ 1, C4<z>; HiZ drive
v00000147e19664d0_0 .net "sReset", 0 0, o00000147e18a6f08;  0 drivers
E_00000147e18a4920 .event posedge, v00000147e1966b30_0;
    .scope S_00000147e1966340;
T_0 ;
    %wait E_00000147e18a4920;
    %load/vec4 v00000147e19664d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000147e1966d50_0;
    %addi 1, 0, 8;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v00000147e1966d50_0, 0;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "COUNTER_SR.v";
