INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Priority_Check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Controller
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2628]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2631]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2652]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2655]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sim_1/new/Interrupt_Controller_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Controller_TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
