#pragma once

#include "common/logging/log.hpp"
#include "core/hw/tegra_x1/cpu/dynarmic/const.hpp"
#include "core/hw/tegra_x1/cpu/thread_base.hpp"

namespace Hydra::Horizon {
class OS;
}

namespace Hydra::HW::TegraX1::CPU {
class Memory;
}

namespace Hydra::HW::TegraX1::CPU::Dynarmic {

class MMU;
class CPU;

class Thread final : public ThreadBase, private DynA64::UserCallbacks {
  public:
    Thread(MMU* mmu_, MemoryBase* tls_mem) : ThreadBase(tls_mem), mmu{mmu_} {}
    ~Thread() override;

    void Initialize(const std::function<bool(ThreadBase*, u64)>& svc_handler_,
                    uptr tls_mem_base, uptr stack_mem_end) override;

    void Run() override;

    u64 GetRegX(u8 reg) const override { return jit->GetRegister(reg); }

    void SetRegX(u8 reg, u64 value) override { jit->SetRegister(reg, value); }

    void SetRegPC(u64 value) override { jit->SetPC(value); }

    // Debug
    void LogRegisters(bool simd = false, u32 count = 32) override;
    void LogStackTrace();

  private:
    MMU* mmu;

    std::function<bool(ThreadBase*, u64)> svc_handler;
    u64 tpidrro_el0;

    DynA64::Jit* jit;
    u64 ticks_left = 1000;

    // Dynarmic
    u8 MemoryRead8(u64 addr) override;
    u16 MemoryRead16(u64 addr) override;
    u32 MemoryRead32(u64 addr) override;
    u64 MemoryRead64(u64 addr) override;
    DynA64::Vector MemoryRead128(u64 addr) override;
    std::optional<u32> MemoryReadCode(u64 addr) override;

    void MemoryWrite8(u64 addr, u8 value) override;
    void MemoryWrite16(u64 addr, u16 value) override;
    void MemoryWrite32(u64 addr, u32 value) override;
    void MemoryWrite64(u64 addr, u64 value) override;
    void MemoryWrite128(u64 addr, DynA64::Vector value) override;

    bool MemoryWriteExclusive8(u64 addr, u8 value, u8) override;
    bool MemoryWriteExclusive16(u64 addr, u16 value, u16) override;
    bool MemoryWriteExclusive32(u64 addr, u32 value, u32) override;
    bool MemoryWriteExclusive64(u64 addr, u64 value, u64 expected) override;
    bool MemoryWriteExclusive128(u64 addr, DynA64::Vector value,
                                 DynA64::Vector expected) override;

    void InterpreterFallback(u64 pc, usize num_instructions) override {
        LOG_FATAL(Dynarmic, "Interpreter");
    }

    void CallSVC(u32 svc) override;

    void ExceptionRaised(u64 pc, DynA64::Exception exception) override;

    u64 GetCNTPCT() override;

    void AddTicks(u64 ticks) override {
        if (ticks > ticks_left) {
            ticks_left = 0;
            return;
        }
        ticks_left -= ticks;
    }

    u64 GetTicksRemaining() override { return ticks_left; }
};

} // namespace Hydra::HW::TegraX1::CPU::Dynarmic
