

================================================================
== Vitis HLS Report for 'writeOutcome'
================================================================
* Date:           Tue Oct  4 21:03:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  5.576 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.270 us|  0.270 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        0|    -|      64|      4|    0|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|     204|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     268|    201|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_84_32_1_1_U144  |mux_84_32_1_1  |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                 Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outcome_AOV_U  |writeOutcome_outcome_AOV_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                        |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |empty_fu_318_p2      |         +|   0|  0|  13|           4|           1|
    |ap_block_state7      |       and|   0|  0|   2|           1|           1|
    |exitcond4_fu_312_p2  |      icmp|   0|  0|   9|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|           9|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  48|          9|    1|          9|
    |loop_index3_fu_104       |   9|          2|    4|          8|
    |outcomeInRam_we0         |   9|          2|   35|         70|
    |outcome_AOV_address0     |  31|          6|    3|         18|
    |outcome_AOV_address1     |  25|          5|    3|         15|
    |toScheduler_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 131|         26|   47|        122|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   8|   0|    8|          0|
    |loop_index3_fu_104          |   4|   0|    4|          0|
    |outcome_AOV_load_1_reg_497  |  32|   0|   32|          0|
    |outcome_AOV_load_2_reg_512  |  32|   0|   32|          0|
    |outcome_AOV_load_3_reg_517  |  32|   0|   32|          0|
    |outcome_AOV_load_4_reg_532  |  32|   0|   32|          0|
    |outcome_AOV_load_5_reg_537  |  32|   0|   32|          0|
    |outcome_AOV_load_reg_492    |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 204|   0|  204|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|errorInTask_address0   |  out|    4|   ap_memory|   errorInTask|         array|
|errorInTask_ce0        |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask_we0        |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask_d0         |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask1           |   in|    4|     ap_none|  errorInTask1|        scalar|
|checkId                |   in|    8|     ap_none|       checkId|        scalar|
|taskId                 |   in|    8|     ap_none|        taskId|        scalar|
|uniId                  |   in|   16|     ap_none|         uniId|        scalar|
|error                  |   in|    1|     ap_none|         error|        scalar|
|toScheduler_TDATA      |  out|    8|        axis|   toScheduler|       pointer|
|toScheduler_TVALID     |  out|    1|        axis|   toScheduler|       pointer|
|toScheduler_TREADY     |   in|    1|        axis|   toScheduler|       pointer|
|outcomeInRam_address0  |  out|    4|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_ce0       |  out|    1|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_we0       |  out|   36|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_d0        |  out|  288|   ap_memory|  outcomeInRam|         array|
|p_read                 |   in|   32|     ap_none|        p_read|        scalar|
|p_read1                |   in|   32|     ap_none|       p_read1|        scalar|
|p_read2                |   in|   32|     ap_none|       p_read2|        scalar|
|p_read3                |   in|   32|     ap_none|       p_read3|        scalar|
|p_read4                |   in|   32|     ap_none|       p_read4|        scalar|
|p_read5                |   in|   32|     ap_none|       p_read5|        scalar|
|p_read6                |   in|   32|     ap_none|       p_read6|        scalar|
|p_read7                |   in|   32|     ap_none|       p_read7|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%loop_index3 = alloca i32 1"   --->   Operation 9 'alloca' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_22, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 15 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 16 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 17 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 18 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 19 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 20 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 21 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 22 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%error_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %error"   --->   Operation 23 'read' 'error_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%uniId_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %uniId"   --->   Operation 24 'read' 'uniId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%taskId_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %taskId"   --->   Operation 25 'read' 'taskId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%checkId_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %checkId"   --->   Operation 26 'read' 'checkId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%errorInTask1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %errorInTask1"   --->   Operation 27 'read' 'errorInTask1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 28 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%outcome_AOV = alloca i32 1" [detector_solid/abs_solid_detector.cpp:504]   --->   Operation 29 'alloca' 'outcome_AOV' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln507 = store i4 0, i4 %loop_index3" [detector_solid/abs_solid_detector.cpp:507]   --->   Operation 30 'store' 'store_ln507' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln507 = br void %load-store-loop2" [detector_solid/abs_solid_detector.cpp:507]   --->   Operation 31 'br' 'br_ln507' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.62>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%loop_index3_load = load i4 %loop_index3"   --->   Operation 32 'load' 'loop_index3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.30ns)   --->   "%exitcond4 = icmp_eq  i4 %loop_index3_load, i4 8"   --->   Operation 33 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%empty = add i4 %loop_index3_load, i4 1"   --->   Operation 35 'add' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4, void %load-store-loop2.split, void %memcpy-split1"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.30ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i4 %loop_index3_load"   --->   Operation 37 'mux' 'tmp' <Predicate = (!exitcond4)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty_50 = trunc i4 %loop_index3_load"   --->   Operation 38 'trunc' 'empty_50' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%loop_index3_cast_cast = zext i3 %empty_50"   --->   Operation 39 'zext' 'loop_index3_cast_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_8 = getelementptr i32 %outcome_AOV, i32 0, i32 %loop_index3_cast_cast"   --->   Operation 40 'getelementptr' 'outcome_AOV_addr_8' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %tmp, i3 %outcome_AOV_addr_8"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty, i4 %loop_index3"   --->   Operation 42 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%outcome_AOV_addr = getelementptr i32 %outcome_AOV, i32 0, i32 0"   --->   Operation 44 'getelementptr' 'outcome_AOV_addr' <Predicate = (exitcond4)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr"   --->   Operation 45 'load' 'outcome_AOV_load' <Predicate = (exitcond4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_1 = getelementptr i32 %outcome_AOV, i32 0, i32 1"   --->   Operation 46 'getelementptr' 'outcome_AOV_addr_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_1"   --->   Operation 47 'load' 'outcome_AOV_load_1' <Predicate = (exitcond4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 48 [1/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr"   --->   Operation 48 'load' 'outcome_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_1"   --->   Operation 49 'load' 'outcome_AOV_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_2 = getelementptr i32 %outcome_AOV, i32 0, i32 2"   --->   Operation 50 'getelementptr' 'outcome_AOV_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_2"   --->   Operation 51 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_3 = getelementptr i32 %outcome_AOV, i32 0, i32 3"   --->   Operation 52 'getelementptr' 'outcome_AOV_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_3"   --->   Operation 53 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 54 [1/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_2"   --->   Operation 54 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 55 [1/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_3"   --->   Operation 55 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_4 = getelementptr i32 %outcome_AOV, i32 0, i32 4"   --->   Operation 56 'getelementptr' 'outcome_AOV_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_4"   --->   Operation 57 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_5 = getelementptr i32 %outcome_AOV, i32 0, i32 5"   --->   Operation 58 'getelementptr' 'outcome_AOV_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_5"   --->   Operation 59 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 60 [1/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_4"   --->   Operation 60 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 61 [1/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_5"   --->   Operation 61 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_6 = getelementptr i32 %outcome_AOV, i32 0, i32 6"   --->   Operation 62 'getelementptr' 'outcome_AOV_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_6"   --->   Operation 63 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_7 = getelementptr i32 %outcome_AOV, i32 0, i32 7"   --->   Operation 64 'getelementptr' 'outcome_AOV_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_7"   --->   Operation 65 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 66 [1/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_6"   --->   Operation 66 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 67 [1/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_7"   --->   Operation 67 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%outcomeInRam_addr = getelementptr i288 %outcomeInRam, i32 0, i32 0"   --->   Operation 68 'getelementptr' 'outcomeInRam_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_51 = bitcast i32 %outcome_AOV_load"   --->   Operation 69 'bitcast' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_52 = bitcast i32 %outcome_AOV_load_1"   --->   Operation 70 'bitcast' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_53 = bitcast i32 %outcome_AOV_load_2"   --->   Operation 71 'bitcast' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_54 = bitcast i32 %outcome_AOV_load_3"   --->   Operation 72 'bitcast' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_55 = bitcast i32 %outcome_AOV_load_4"   --->   Operation 73 'bitcast' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_56 = bitcast i32 %outcome_AOV_load_5"   --->   Operation 74 'bitcast' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_57 = bitcast i32 %outcome_AOV_load_6"   --->   Operation 75 'bitcast' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_58 = bitcast i32 %outcome_AOV_load_7"   --->   Operation 76 'bitcast' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i16.i8.i8, i32 %empty_58, i32 %empty_57, i32 %empty_56, i32 %empty_55, i32 %empty_54, i32 %empty_53, i32 %empty_52, i32 %empty_51, i16 %uniId_read, i8 0, i8 %checkId_read"   --->   Operation 77 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (3.25ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.p0L_a9i32packedL, i4 %outcomeInRam_addr, i288 %tmp_s, i36 68719476733"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 288> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 79 [1/2] (3.25ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.p0L_a9i32packedL, i4 %outcomeInRam_addr, i288 %tmp_s, i36 68719476733"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 288> <Depth = 16> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %error_read, void %if.end, void %if.then" [detector_solid/abs_solid_detector.cpp:511]   --->   Operation 80 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i4 %errorInTask1_read" [detector_solid/abs_solid_detector.cpp:513]   --->   Operation 81 'zext' 'zext_ln513' <Predicate = (error_read)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%errorInTask_addr = getelementptr i1 %errorInTask, i32 0, i32 %zext_ln513" [detector_solid/abs_solid_detector.cpp:513]   --->   Operation 82 'getelementptr' 'errorInTask_addr' <Predicate = (error_read)> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (2.32ns)   --->   "%store_ln513 = store i1 1, i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:513]   --->   Operation 83 'store' 'store_ln513' <Predicate = (error_read)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %toScheduler, i8 %taskId_read" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = (error_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 85 [1/2] (2.32ns)   --->   "%store_ln513 = store i1 1, i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:513]   --->   Operation 85 'store' 'store_ln513' <Predicate = (error_read)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln515 = br void %if.end" [detector_solid/abs_solid_detector.cpp:515]   --->   Operation 86 'br' 'br_ln515' <Predicate = (error_read)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln516 = ret" [detector_solid/abs_solid_detector.cpp:516]   --->   Operation 87 'ret' 'ret_ln516' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ errorInTask1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ checkId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ taskId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uniId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ error]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index3                (alloca                ) [ 011000000]
specmemcore_ln0            (specmemcore           ) [ 000000000]
specmemcore_ln0            (specmemcore           ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
p_read_1                   (read                  ) [ 001000000]
p_read_2                   (read                  ) [ 001000000]
p_read_3                   (read                  ) [ 001000000]
p_read_4                   (read                  ) [ 001000000]
p_read_5                   (read                  ) [ 001000000]
p_read_6                   (read                  ) [ 001000000]
p_read_7                   (read                  ) [ 001000000]
p_read_8                   (read                  ) [ 001000000]
error_read                 (read                  ) [ 001111111]
uniId_read                 (read                  ) [ 001111100]
taskId_read                (read                  ) [ 001111110]
checkId_read               (read                  ) [ 001111100]
errorInTask1_read          (read                  ) [ 001111110]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000]
outcome_AOV                (alloca                ) [ 001111000]
store_ln507                (store                 ) [ 000000000]
br_ln507                   (br                    ) [ 000000000]
loop_index3_load           (load                  ) [ 000000000]
exitcond4                  (icmp                  ) [ 001000000]
speclooptripcount_ln0      (speclooptripcount     ) [ 000000000]
empty                      (add                   ) [ 000000000]
br_ln0                     (br                    ) [ 000000000]
tmp                        (mux                   ) [ 000000000]
empty_50                   (trunc                 ) [ 000000000]
loop_index3_cast_cast      (zext                  ) [ 000000000]
outcome_AOV_addr_8         (getelementptr         ) [ 000000000]
store_ln0                  (store                 ) [ 000000000]
store_ln0                  (store                 ) [ 000000000]
br_ln0                     (br                    ) [ 000000000]
outcome_AOV_addr           (getelementptr         ) [ 000100000]
outcome_AOV_addr_1         (getelementptr         ) [ 000100000]
outcome_AOV_load           (load                  ) [ 000011100]
outcome_AOV_load_1         (load                  ) [ 000011100]
outcome_AOV_addr_2         (getelementptr         ) [ 000010000]
outcome_AOV_addr_3         (getelementptr         ) [ 000010000]
outcome_AOV_load_2         (load                  ) [ 000001100]
outcome_AOV_load_3         (load                  ) [ 000001100]
outcome_AOV_addr_4         (getelementptr         ) [ 000001000]
outcome_AOV_addr_5         (getelementptr         ) [ 000001000]
outcome_AOV_load_4         (load                  ) [ 000000100]
outcome_AOV_load_5         (load                  ) [ 000000100]
outcome_AOV_addr_6         (getelementptr         ) [ 000000100]
outcome_AOV_addr_7         (getelementptr         ) [ 000000100]
outcome_AOV_load_6         (load                  ) [ 000000000]
outcome_AOV_load_7         (load                  ) [ 000000000]
outcomeInRam_addr          (getelementptr         ) [ 000000010]
empty_51                   (bitcast               ) [ 000000000]
empty_52                   (bitcast               ) [ 000000000]
empty_53                   (bitcast               ) [ 000000000]
empty_54                   (bitcast               ) [ 000000000]
empty_55                   (bitcast               ) [ 000000000]
empty_56                   (bitcast               ) [ 000000000]
empty_57                   (bitcast               ) [ 000000000]
empty_58                   (bitcast               ) [ 000000000]
tmp_s                      (bitconcatenate        ) [ 000000010]
store_ln0                  (store                 ) [ 000000000]
br_ln511                   (br                    ) [ 000000000]
zext_ln513                 (zext                  ) [ 000000000]
errorInTask_addr           (getelementptr         ) [ 000000001]
write_ln174                (write                 ) [ 000000000]
store_ln513                (store                 ) [ 000000000]
br_ln515                   (br                    ) [ 000000000]
ret_ln516                  (ret                   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="errorInTask">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="errorInTask1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="checkId">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="checkId"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="taskId">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taskId"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="uniId">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uniId"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="error">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="error"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="toScheduler">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outcomeInRam">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0L_a9i32packedL"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="loop_index3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="outcome_AOV_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outcome_AOV/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_2_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_3_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_4_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read_5_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read_6_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read_7_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read_8_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="error_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="error_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="uniId_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="uniId_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="taskId_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="taskId_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="checkId_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="checkId_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="errorInTask1_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="errorInTask1_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln174_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="6"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="outcome_AOV_addr_8_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_8/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="0"/>
<pin id="216" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="217" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
<pin id="219" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/2 outcome_AOV_load/2 outcome_AOV_load_1/2 outcome_AOV_load_2/3 outcome_AOV_load_3/3 outcome_AOV_load_4/4 outcome_AOV_load_5/4 outcome_AOV_load_6/5 outcome_AOV_load_7/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="outcome_AOV_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="outcome_AOV_addr_1_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="outcome_AOV_addr_2_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_2/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="outcome_AOV_addr_3_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="3" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_3/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="outcome_AOV_addr_4_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_4/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="outcome_AOV_addr_5_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_5/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="outcome_AOV_addr_6_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_6/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="outcome_AOV_addr_7_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_7/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="outcomeInRam_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="288" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcomeInRam_addr/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="0" index="1" bw="288" slack="0"/>
<pin id="288" dir="0" index="2" bw="36" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="288" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="errorInTask_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="errorInTask_addr/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln513/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln507_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln507/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="loop_index3_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index3_load/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="exitcond4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="empty_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="0" index="2" bw="32" slack="1"/>
<pin id="328" dir="0" index="3" bw="32" slack="1"/>
<pin id="329" dir="0" index="4" bw="32" slack="1"/>
<pin id="330" dir="0" index="5" bw="32" slack="1"/>
<pin id="331" dir="0" index="6" bw="32" slack="1"/>
<pin id="332" dir="0" index="7" bw="32" slack="1"/>
<pin id="333" dir="0" index="8" bw="32" slack="1"/>
<pin id="334" dir="0" index="9" bw="4" slack="0"/>
<pin id="335" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="empty_50_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_50/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="loop_index3_cast_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index3_cast_cast/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln0_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="1"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="empty_51_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="3"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_51/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_52_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="3"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_52/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="empty_53_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_53/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="empty_54_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="2"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_54/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="empty_55_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_55/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="empty_56_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_56/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="empty_57_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_57/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="empty_58_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_58/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_s_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="288" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="0" index="3" bw="32" slack="0"/>
<pin id="384" dir="0" index="4" bw="32" slack="0"/>
<pin id="385" dir="0" index="5" bw="32" slack="0"/>
<pin id="386" dir="0" index="6" bw="32" slack="0"/>
<pin id="387" dir="0" index="7" bw="32" slack="0"/>
<pin id="388" dir="0" index="8" bw="32" slack="0"/>
<pin id="389" dir="0" index="9" bw="16" slack="5"/>
<pin id="390" dir="0" index="10" bw="1" slack="0"/>
<pin id="391" dir="0" index="11" bw="8" slack="5"/>
<pin id="392" dir="1" index="12" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln513_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="6"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/7 "/>
</bind>
</comp>

<comp id="408" class="1005" name="loop_index3_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_index3 "/>
</bind>
</comp>

<comp id="415" class="1005" name="p_read_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="420" class="1005" name="p_read_2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="425" class="1005" name="p_read_3_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="p_read_4_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="435" class="1005" name="p_read_5_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="440" class="1005" name="p_read_6_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="445" class="1005" name="p_read_7_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="450" class="1005" name="p_read_8_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="455" class="1005" name="error_read_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="6"/>
<pin id="457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="error_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="uniId_read_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="5"/>
<pin id="461" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="uniId_read "/>
</bind>
</comp>

<comp id="464" class="1005" name="taskId_read_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="6"/>
<pin id="466" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="taskId_read "/>
</bind>
</comp>

<comp id="469" class="1005" name="checkId_read_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="5"/>
<pin id="471" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="checkId_read "/>
</bind>
</comp>

<comp id="474" class="1005" name="errorInTask1_read_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="6"/>
<pin id="476" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="errorInTask1_read "/>
</bind>
</comp>

<comp id="482" class="1005" name="outcome_AOV_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="1"/>
<pin id="484" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="outcome_AOV_addr_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="1"/>
<pin id="489" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="outcome_AOV_load_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="3"/>
<pin id="494" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outcome_AOV_load "/>
</bind>
</comp>

<comp id="497" class="1005" name="outcome_AOV_load_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="3"/>
<pin id="499" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="outcome_AOV_addr_2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="1"/>
<pin id="504" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="outcome_AOV_addr_3_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="1"/>
<pin id="509" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_3 "/>
</bind>
</comp>

<comp id="512" class="1005" name="outcome_AOV_load_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2"/>
<pin id="514" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="outcome_AOV_load_3_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="2"/>
<pin id="519" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_3 "/>
</bind>
</comp>

<comp id="522" class="1005" name="outcome_AOV_addr_4_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="1"/>
<pin id="524" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_4 "/>
</bind>
</comp>

<comp id="527" class="1005" name="outcome_AOV_addr_5_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="1"/>
<pin id="529" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_5 "/>
</bind>
</comp>

<comp id="532" class="1005" name="outcome_AOV_load_4_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_4 "/>
</bind>
</comp>

<comp id="537" class="1005" name="outcome_AOV_load_5_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_5 "/>
</bind>
</comp>

<comp id="542" class="1005" name="outcome_AOV_addr_6_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="1"/>
<pin id="544" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_6 "/>
</bind>
</comp>

<comp id="547" class="1005" name="outcome_AOV_addr_7_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="1"/>
<pin id="549" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_7 "/>
</bind>
</comp>

<comp id="552" class="1005" name="outcomeInRam_addr_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="1"/>
<pin id="554" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outcomeInRam_addr "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_s_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="288" slack="1"/>
<pin id="559" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="562" class="1005" name="errorInTask_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="1"/>
<pin id="564" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="errorInTask_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="56" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="56" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="56" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="60" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="64" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="102" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="80" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="82" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="84" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="86" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="88" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="90" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="100" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="68" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="309" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="336"><net_src comp="78" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="337"><net_src comp="309" pin="1"/><net_sink comp="324" pin=9"/></net>

<net id="338"><net_src comp="324" pin="10"/><net_sink comp="203" pin=1"/></net>

<net id="342"><net_src comp="309" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="352"><net_src comp="318" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="374"><net_src comp="203" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="203" pin="7"/><net_sink comp="375" pin=0"/></net>

<net id="393"><net_src comp="92" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="394"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="395"><net_src comp="371" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="396"><net_src comp="368" pin="1"/><net_sink comp="379" pin=3"/></net>

<net id="397"><net_src comp="365" pin="1"/><net_sink comp="379" pin=4"/></net>

<net id="398"><net_src comp="362" pin="1"/><net_sink comp="379" pin=5"/></net>

<net id="399"><net_src comp="359" pin="1"/><net_sink comp="379" pin=6"/></net>

<net id="400"><net_src comp="356" pin="1"/><net_sink comp="379" pin=7"/></net>

<net id="401"><net_src comp="353" pin="1"/><net_sink comp="379" pin=8"/></net>

<net id="402"><net_src comp="94" pin="0"/><net_sink comp="379" pin=10"/></net>

<net id="403"><net_src comp="379" pin="12"/><net_sink comp="285" pin=1"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="411"><net_src comp="104" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="418"><net_src comp="112" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="324" pin=8"/></net>

<net id="423"><net_src comp="118" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="324" pin=7"/></net>

<net id="428"><net_src comp="124" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="324" pin=6"/></net>

<net id="433"><net_src comp="130" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="324" pin=5"/></net>

<net id="438"><net_src comp="136" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="443"><net_src comp="142" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="324" pin=3"/></net>

<net id="448"><net_src comp="148" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="453"><net_src comp="154" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="458"><net_src comp="160" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="166" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="379" pin=9"/></net>

<net id="467"><net_src comp="172" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="472"><net_src comp="178" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="379" pin=11"/></net>

<net id="477"><net_src comp="184" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="485"><net_src comp="209" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="490"><net_src comp="221" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="495"><net_src comp="203" pin="7"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="500"><net_src comp="203" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="505"><net_src comp="229" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="510"><net_src comp="237" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="515"><net_src comp="203" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="520"><net_src comp="203" pin="7"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="525"><net_src comp="245" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="530"><net_src comp="253" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="535"><net_src comp="203" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="540"><net_src comp="203" pin="7"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="545"><net_src comp="261" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="550"><net_src comp="269" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="555"><net_src comp="277" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="560"><net_src comp="379" pin="12"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="565"><net_src comp="290" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="297" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: errorInTask | {7 8 }
	Port: toScheduler | {7 }
	Port: outcomeInRam | {6 7 }
 - Input state : 
	Port: writeOutcome : errorInTask | {}
	Port: writeOutcome : errorInTask1 | {1 }
	Port: writeOutcome : checkId | {1 }
	Port: writeOutcome : taskId | {1 }
	Port: writeOutcome : uniId | {1 }
	Port: writeOutcome : error | {1 }
	Port: writeOutcome : toScheduler | {}
	Port: writeOutcome : outcomeInRam | {}
	Port: writeOutcome : p_read | {1 }
	Port: writeOutcome : p_read1 | {1 }
	Port: writeOutcome : p_read2 | {1 }
	Port: writeOutcome : p_read3 | {1 }
	Port: writeOutcome : p_read4 | {1 }
	Port: writeOutcome : p_read5 | {1 }
	Port: writeOutcome : p_read6 | {1 }
	Port: writeOutcome : p_read7 | {1 }
  - Chain level:
	State 1
		store_ln507 : 1
	State 2
		exitcond4 : 1
		empty : 1
		br_ln0 : 2
		tmp : 1
		empty_50 : 1
		loop_index3_cast_cast : 2
		outcome_AOV_addr_8 : 3
		store_ln0 : 4
		store_ln0 : 2
		outcome_AOV_load : 1
		outcome_AOV_load_1 : 1
	State 3
		outcome_AOV_load_2 : 1
		outcome_AOV_load_3 : 1
	State 4
		outcome_AOV_load_4 : 1
		outcome_AOV_load_5 : 1
	State 5
		outcome_AOV_load_6 : 1
		outcome_AOV_load_7 : 1
	State 6
		empty_57 : 1
		empty_58 : 1
		tmp_s : 2
		store_ln0 : 3
	State 7
		errorInTask_addr : 1
		store_ln513 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    mux   |           tmp_fu_324          |    0    |    42   |
|----------|-------------------------------|---------|---------|
|    add   |          empty_fu_318         |    0    |    13   |
|----------|-------------------------------|---------|---------|
|   icmp   |        exitcond4_fu_312       |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |      p_read_1_read_fu_112     |    0    |    0    |
|          |      p_read_2_read_fu_118     |    0    |    0    |
|          |      p_read_3_read_fu_124     |    0    |    0    |
|          |      p_read_4_read_fu_130     |    0    |    0    |
|          |      p_read_5_read_fu_136     |    0    |    0    |
|          |      p_read_6_read_fu_142     |    0    |    0    |
|   read   |      p_read_7_read_fu_148     |    0    |    0    |
|          |      p_read_8_read_fu_154     |    0    |    0    |
|          |     error_read_read_fu_160    |    0    |    0    |
|          |     uniId_read_read_fu_166    |    0    |    0    |
|          |    taskId_read_read_fu_172    |    0    |    0    |
|          |    checkId_read_read_fu_178   |    0    |    0    |
|          | errorInTask1_read_read_fu_184 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln174_write_fu_190   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |        empty_50_fu_339        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |  loop_index3_cast_cast_fu_343 |    0    |    0    |
|          |       zext_ln513_fu_404       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|          tmp_s_fu_379         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    64   |
|----------|-------------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|outcome_AOV|    0   |   64   |    4   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   64   |    4   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   checkId_read_reg_469   |    8   |
| errorInTask1_read_reg_474|    4   |
| errorInTask_addr_reg_562 |    4   |
|    error_read_reg_455    |    1   |
|    loop_index3_reg_408   |    4   |
| outcomeInRam_addr_reg_552|    4   |
|outcome_AOV_addr_1_reg_487|    3   |
|outcome_AOV_addr_2_reg_502|    3   |
|outcome_AOV_addr_3_reg_507|    3   |
|outcome_AOV_addr_4_reg_522|    3   |
|outcome_AOV_addr_5_reg_527|    3   |
|outcome_AOV_addr_6_reg_542|    3   |
|outcome_AOV_addr_7_reg_547|    3   |
| outcome_AOV_addr_reg_482 |    3   |
|outcome_AOV_load_1_reg_497|   32   |
|outcome_AOV_load_2_reg_512|   32   |
|outcome_AOV_load_3_reg_517|   32   |
|outcome_AOV_load_4_reg_532|   32   |
|outcome_AOV_load_5_reg_537|   32   |
| outcome_AOV_load_reg_492 |   32   |
|     p_read_1_reg_415     |   32   |
|     p_read_2_reg_420     |   32   |
|     p_read_3_reg_425     |   32   |
|     p_read_4_reg_430     |   32   |
|     p_read_5_reg_435     |   32   |
|     p_read_6_reg_440     |   32   |
|     p_read_7_reg_445     |   32   |
|     p_read_8_reg_450     |   32   |
|    taskId_read_reg_464   |    8   |
|       tmp_s_reg_557      |   288  |
|    uniId_read_reg_459    |   16   |
+--------------------------+--------+
|           Total          |   809  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_203 |  p0  |   9  |   3  |   27   ||    48   |
| grp_access_fu_203 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_285 |  p1  |   2  |  288 |   576  ||    9    |
| grp_access_fu_297 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   611  ||  7.9029 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   64   |    -   |
|   Memory  |    0   |    -   |   64   |    4   |    0   |
|Multiplexer|    -   |    7   |    -   |   108  |    -   |
|  Register |    -   |    -   |   809  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   873  |   176  |    0   |
+-----------+--------+--------+--------+--------+--------+
