{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673970107723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673970107723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 16:41:47 2023 " "Processing started: Tue Jan 17 16:41:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673970107723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970107723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LPRS1_CPU -c LPRS1_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off LPRS1_CPU -c LPRS1_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970107723 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1673970108614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_tb-Behavior " "Found design unit 1: top_tb-Behavior" {  } { { "src/hdl/top_tb.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top_tb.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119431 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "src/hdl/top_tb.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top_tb.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "src/hdl/top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119431 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/hdl/top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/rgb_matrix_io_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/rgb_matrix_io_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb_matrix_io_ctrl-Behavioral " "Found design unit 1: rgb_matrix_io_ctrl-Behavioral" {  } { { "src/hdl/rgb_matrix_io_ctrl.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119447 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_matrix_io_ctrl " "Found entity 1: rgb_matrix_io_ctrl" {  } { { "src/hdl/rgb_matrix_io_ctrl.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/push_buttons_dec_io_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/push_buttons_dec_io_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 push_buttons_dec_io_ctrl-Behavioral " "Found design unit 1: push_buttons_dec_io_ctrl-Behavioral" {  } { { "src/hdl/push_buttons_dec_io_ctrl.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/push_buttons_dec_io_ctrl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119447 ""} { "Info" "ISGN_ENTITY_NAME" "1 push_buttons_dec_io_ctrl " "Found entity 1: push_buttons_dec_io_ctrl" {  } { { "src/hdl/push_buttons_dec_io_ctrl.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/push_buttons_dec_io_ctrl.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arch " "Found design unit 1: counter-counter_arch" {  } { { "src/hdl/counter.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119447 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/hdl/counter.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavioral " "Found design unit 1: reg-Behavioral" {  } { { "src/hdl/register.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/register.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119447 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/hdl/register.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/register.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119447 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux src/hdl/mux.vhd " "Entity \"mux\" obtained from \"src/hdl/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "src/hdl/mux.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/mux.vhd" 15 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1673970119447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "src/hdl/mux.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/mux.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119447 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "src/hdl/mux.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/mux.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/instr_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/instr_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_rom-Behavioral " "Found design unit 1: instr_rom-Behavioral" {  } { { "src/hdl/instr_rom.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/instr_rom.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119462 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "src/hdl/instr_rom.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/instr_rom.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_ram-Behavioral " "Found design unit 1: data_ram-Behavioral" {  } { { "src/hdl/data_ram.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/data_ram.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119462 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "src/hdl/data_ram.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/data_ram.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/cpu_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/cpu_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_top-arch " "Found design unit 1: cpu_top-arch" {  } { { "src/hdl/cpu_top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119462 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "src/hdl/cpu_top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-arch " "Found design unit 1: control_unit-arch" {  } { { "src/hdl/control_unit.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/control_unit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119462 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/hdl/control_unit.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/control_unit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt-arch " "Found design unit 1: cnt-arch" {  } { { "src/hdl/cnt.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cnt.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119478 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "src/hdl/cnt.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cnt.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "src/hdl/alu.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/alu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119478 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/hdl/alu.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/alu.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673970119478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970119478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673970119556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_top cpu_top:cpu_top_i " "Elaborating entity \"cpu_top\" for hierarchy \"cpu_top:cpu_top_i\"" {  } { { "src/hdl/top.vhd" "cpu_top_i" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_top:cpu_top_i\|alu:alu_i " "Elaborating entity \"alu\" for hierarchy \"cpu_top:cpu_top_i\|alu:alu_i\"" {  } { { "src/hdl/cpu_top.vhd" "alu_i" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cpu_top:cpu_top_i\|cnt:pc_i " "Elaborating entity \"cnt\" for hierarchy \"cpu_top:cpu_top_i\|cnt:pc_i\"" {  } { { "src/hdl/cpu_top.vhd" "pc_i" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu_top:cpu_top_i\|control_unit:cu_i " "Elaborating entity \"control_unit\" for hierarchy \"cpu_top:cpu_top_i\|control_unit:cu_i\"" {  } { { "src/hdl/cpu_top.vhd" "cu_i" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu_top:cpu_top_i\|mux:muxa_i " "Elaborating entity \"mux\" for hierarchy \"cpu_top:cpu_top_i\|mux:muxa_i\"" {  } { { "src/hdl/cpu_top.vhd" "muxa_i" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg cpu_top:cpu_top_i\|reg:r0_i " "Elaborating entity \"reg\" for hierarchy \"cpu_top:cpu_top_i\|reg:r0_i\"" {  } { { "src/hdl/cpu_top.vhd" "r0_i" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom instr_rom:i_instr_rom " "Elaborating entity \"instr_rom\" for hierarchy \"instr_rom:i_instr_rom\"" {  } { { "src/hdl/top.vhd" "i_instr_rom" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:i_data_ram " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:i_data_ram\"" {  } { { "src/hdl/top.vhd" "i_data_ram" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119806 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sMEM data_ram.vhd(40) " "VHDL Process Statement warning at data_ram.vhd(40): signal \"sMEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/hdl/data_ram.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/data_ram.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673970119837 "|top|data_ram:i_data_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_matrix_io_ctrl rgb_matrix_io_ctrl:i_rgb " "Elaborating entity \"rgb_matrix_io_ctrl\" for hierarchy \"rgb_matrix_io_ctrl:i_rgb\"" {  } { { "src/hdl/top.vhd" "i_rgb" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119837 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "round_done rgb_matrix_io_ctrl.vhd(56) " "Verilog HDL or VHDL warning at rgb_matrix_io_ctrl.vhd(56): object \"round_done\" assigned a value but never read" {  } { { "src/hdl/rgb_matrix_io_ctrl.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673970119837 "|top|rgb_matrix_io_ctrl:i_rgb"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sBUS_MATRIX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sBUS_MATRIX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1673970119837 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sOUT_MATRIX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sOUT_MATRIX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1673970119837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rgb_matrix_io_ctrl:i_rgb\|counter:en_row_cnt_inst " "Elaborating entity \"counter\" for hierarchy \"rgb_matrix_io_ctrl:i_rgb\|counter:en_row_cnt_inst\"" {  } { { "src/hdl/rgb_matrix_io_ctrl.vhd" "en_row_cnt_inst" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rgb_matrix_io_ctrl:i_rgb\|counter:mux_row_cnt_inst " "Elaborating entity \"counter\" for hierarchy \"rgb_matrix_io_ctrl:i_rgb\|counter:mux_row_cnt_inst\"" {  } { { "src/hdl/rgb_matrix_io_ctrl.vhd" "mux_row_cnt_inst" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rgb_matrix_io_ctrl:i_rgb\|counter:mux_color_cnt_inst " "Elaborating entity \"counter\" for hierarchy \"rgb_matrix_io_ctrl:i_rgb\|counter:mux_color_cnt_inst\"" {  } { { "src/hdl/rgb_matrix_io_ctrl.vhd" "mux_color_cnt_inst" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "push_buttons_dec_io_ctrl push_buttons_dec_io_ctrl:i_pbd " "Elaborating entity \"push_buttons_dec_io_ctrl\" for hierarchy \"push_buttons_dec_io_ctrl:i_pbd\"" {  } { { "src/hdl/top.vhd" "i_pbd" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970119837 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/hdl/data_ram.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/data_ram.vhd" 38 -1 0 } } { "src/hdl/rgb_matrix_io_ctrl.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 151 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1673970218693 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1673970218693 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673970270973 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673970276707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673970277347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673970277347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9355 " "Implemented 9355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673970278129 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673970278129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9319 " "Implemented 9319 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673970278129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673970278129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673970278160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 16:44:38 2023 " "Processing ended: Tue Jan 17 16:44:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673970278160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:51 " "Elapsed time: 00:02:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673970278160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:03 " "Total CPU time (on all processors): 00:03:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673970278160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673970278160 ""}
