// Seed: 1596977562
module module_0 (
    output uwire id_0
);
  wire id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output wand id_2,
    output tri id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    output supply1 id_7,
    output wire id_8
);
  wire id_10;
  module_0(
      id_1
  );
  always assign id_1 = 1'b0;
  assign id_5 = 1;
endmodule
module module_2 (
    output wire id_0
    , id_20,
    input tri1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output tri id_11,
    input tri0 id_12,
    output wand id_13,
    input wor id_14,
    input tri id_15,
    input wand id_16,
    input supply1 id_17,
    input supply1 id_18
);
  wire id_21;
  module_0(
      id_0
  );
endmodule
