// Seed: 2558829351
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input id_11;
  inout id_10;
  input id_9;
  inout id_8;
  output id_7;
  inout id_6;
  input id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_11 = 1'h0;
  assign id_8 = id_6 * 1 - id_2;
  logic id_12;
  always @(posedge id_2) begin
    id_1 <= 1;
  end
endmodule
