Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 27 22:39:09 2022
| Host         : LAPTOP-TDKNUURL running 64-bit major release  (build 9200)
| Command      : report_methodology -file DataMemDirectCache03_methodology_drc_routed.rpt -pb DataMemDirectCache03_methodology_drc_routed.pb -rpx DataMemDirectCache03_methodology_drc_routed.rpx
| Design       : DataMemDirectCache03
| Device       : xc7vx485tffg1157-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 78
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 78         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on A[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on A[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on A[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on A[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on A[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on A[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on A[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on A[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on A[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on A[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on A[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on RE relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on WD[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on WD[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on WD[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on WD[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on WD[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on WD[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on WD[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on WD[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on WD[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on WD[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on WD[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on WD[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on WD[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on WD[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on WD[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on WD[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on WD[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on WD[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on WD[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on WD[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on WD[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on WD[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on WD[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on WD[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on WD[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on WD[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on WD[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on WD[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on WD[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on WD[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on WD[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on WD[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on WE relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on RD[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on RD[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on RD[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on RD[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on RD[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on RD[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on RD[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on RD[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on RD[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on RD[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on RD[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on RD[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on RD[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on RD[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on RD[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on RD[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on RD[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on RD[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on RD[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on RD[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on RD[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on RD[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on RD[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on RD[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on RD[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on RD[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on RD[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on RD[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on RD[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on RD[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on RD[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on RD[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on Readhit relative to clock(s) clk
Related violations: <none>


