{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741414970352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741414970352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 08 00:22:50 2025 " "Processing started: Sat Mar 08 00:22:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741414970352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741414970352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Sub -c Top_Sub --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Sub -c Top_Sub --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741414970352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741414971181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741414971181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Sub " "Found entity 1: Top_Sub" {  } { { "Top_Sub.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741414981255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741414981255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Top_Sub " "Found entity 1: tb_Top_Sub" {  } { { "tb_Top_Sub.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/tb_Top_Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741414981263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741414981263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file topdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopDecoder " "Found entity 1: TopDecoder" {  } { { "TopDecoder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741414981270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741414981270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderbdc.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderbdc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderBDC " "Found entity 1: decoderBDC" {  } { { "decoderBDC.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/decoderBDC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741414981277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741414981277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7seg " "Found entity 1: Decoder7seg" {  } { { "Decoder7seg.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Decoder7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741414981284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741414981284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Sub " "Elaborating entity \"Top_Sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741414981361 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Top_Sub.sv(18) " "Verilog HDL Always Construct warning at Top_Sub.sv(18): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Top_Sub.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1741414981363 "|Top_Sub"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value Top_Sub.sv(20) " "Verilog HDL Always Construct warning at Top_Sub.sv(20): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Top_Sub.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1741414981363 "|Top_Sub"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value Top_Sub.sv(16) " "Verilog HDL Always Construct warning at Top_Sub.sv(16): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "Top_Sub.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741414981363 "|Top_Sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] Top_Sub.sv(16) " "Inferred latch for \"value\[0\]\" at Top_Sub.sv(16)" {  } { { "Top_Sub.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741414981363 "|Top_Sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] Top_Sub.sv(16) " "Inferred latch for \"value\[1\]\" at Top_Sub.sv(16)" {  } { { "Top_Sub.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741414981363 "|Top_Sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] Top_Sub.sv(16) " "Inferred latch for \"value\[2\]\" at Top_Sub.sv(16)" {  } { { "Top_Sub.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741414981363 "|Top_Sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] Top_Sub.sv(16) " "Inferred latch for \"value\[3\]\" at Top_Sub.sv(16)" {  } { { "Top_Sub.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741414981363 "|Top_Sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[4\] Top_Sub.sv(16) " "Inferred latch for \"value\[4\]\" at Top_Sub.sv(16)" {  } { { "Top_Sub.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741414981363 "|Top_Sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[5\] Top_Sub.sv(16) " "Inferred latch for \"value\[5\]\" at Top_Sub.sv(16)" {  } { { "Top_Sub.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741414981363 "|Top_Sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopDecoder TopDecoder:topdec " "Elaborating entity \"TopDecoder\" for hierarchy \"TopDecoder:topdec\"" {  } { { "Top_Sub.sv" "topdec" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741414981365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopDecoder.sv(11) " "Verilog HDL assignment warning at TopDecoder.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "TopDecoder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741414981366 "|Top_Sub|TopDecoder:topdec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopDecoder.sv(12) " "Verilog HDL assignment warning at TopDecoder.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "TopDecoder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741414981366 "|Top_Sub|TopDecoder:topdec"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741414981453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 08 00:23:01 2025 " "Processing ended: Sat Mar 08 00:23:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741414981453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741414981453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741414981453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741414981453 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741414982093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741414982673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741414982680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 08 00:23:02 2025 " "Processing started: Sat Mar 08 00:23:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741414982680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1741414982680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Top_Sub Top_Sub " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Top_Sub Top_Sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1741414982680 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Top_Sub Top_Sub " "Quartus(args): --rtl_sim Top_Sub Top_Sub" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1741414982680 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1741414982959 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1741414983108 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1741414983110 ""}
{ "Warning" "0" "" "Warning: File Top_Sub_run_msim_rtl_verilog.do already exists - backing up current file as Top_Sub_run_msim_rtl_verilog.do.bak8" {  } {  } 0 0 "Warning: File Top_Sub_run_msim_rtl_verilog.do already exists - backing up current file as Top_Sub_run_msim_rtl_verilog.do.bak8" 0 0 "Shell" 0 0 1741414983167 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/simulation/modelsim/Top_Sub_run_msim_rtl_verilog.do" {  } { { "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/simulation/modelsim/Top_Sub_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/simulation/modelsim/Top_Sub_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/simulation/modelsim/Top_Sub_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1741414983189 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1741414983190 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1741414983194 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1741414983194 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub_nativelink_simulation.rpt" {  } { { "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub_nativelink_simulation.rpt" "0" { Text "C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1741414983194 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1741414983194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741414983195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 08 00:23:03 2025 " "Processing ended: Sat Mar 08 00:23:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741414983195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741414983195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741414983195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1741414983195 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1741415034191 ""}
