
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: prog_reset_bottom_in (input port clocked by clk0)
Endpoint: sb_0__1_.mem_bottom_track_7.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_bottom_in (in)
     1    0.01                           prog_reset_bottom_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.85    0.69    3.70 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   158    0.85                           net98 (net)
                  0.94    0.23    3.93 ^ sb_0__1_.mem_bottom_track_7.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.93   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.19  100.50 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    13    0.05                           clknet_4_10_0_prog_clk (net)
                  0.10    0.00  100.50 ^ sb_0__1_.mem_bottom_track_7.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.10  100.30   library recovery time
                                100.30   data required time
-----------------------------------------------------------------------------
                                100.30   data required time
                                 -3.93   data arrival time
-----------------------------------------------------------------------------
                                 96.37   slack (MET)


Startpoint: prog_reset_bottom_in (input port clocked by clk0)
Endpoint: sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_bottom_in (in)
     1    0.01                           prog_reset_bottom_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.85    0.69    3.70 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   158    0.85                           net98 (net)
                  0.94    0.22    3.92 ^ sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.92   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.30 ^ clkbuf_4_5_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.19  100.50 ^ clkbuf_4_5_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.05                           clknet_4_5_0_prog_clk (net)
                  0.10    0.00  100.50 ^ sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.09  100.31   library recovery time
                                100.31   data required time
-----------------------------------------------------------------------------
                                100.31   data required time
                                 -3.92   data arrival time
-----------------------------------------------------------------------------
                                 96.39   slack (MET)


Startpoint: prog_reset_bottom_in (input port clocked by clk0)
Endpoint: sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_1_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_bottom_in (in)
     1    0.01                           prog_reset_bottom_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.85    0.69    3.70 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   158    0.85                           net98 (net)
                  0.94    0.22    3.92 ^ sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.92   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_13_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.19  100.50 ^ clkbuf_4_13_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    15    0.05                           clknet_4_13_0_prog_clk (net)
                  0.10    0.00  100.50 ^ sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.09  100.31   library recovery time
                                100.31   data required time
-----------------------------------------------------------------------------
                                100.31   data required time
                                 -3.92   data arrival time
-----------------------------------------------------------------------------
                                 96.39   slack (MET)


Startpoint: prog_reset_bottom_in (input port clocked by clk0)
Endpoint: sb_0__1_.mem_right_track_6.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_bottom_in (in)
     1    0.01                           prog_reset_bottom_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.85    0.69    3.70 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   158    0.85                           net98 (net)
                  0.94    0.23    3.92 ^ sb_0__1_.mem_right_track_6.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  3.92   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_14_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.48 ^ clkbuf_4_14_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.04                           clknet_4_14_0_prog_clk (net)
                  0.08    0.00  100.48 ^ sb_0__1_.mem_right_track_6.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.38   clock uncertainty
                          0.00  100.38   clock reconvergence pessimism
                         -0.06  100.32   library recovery time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -3.92   data arrival time
-----------------------------------------------------------------------------
                                 96.40   slack (MET)


Startpoint: prog_reset_bottom_in (input port clocked by clk0)
Endpoint: sb_0__1_.mem_top_track_4.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
                  0.50    0.00    3.00 ^ prog_reset_bottom_in (in)
     1    0.01                           prog_reset_bottom_in (net)
                  0.50    0.00    3.00 ^ input98/A (sky130_fd_sc_hd__clkbuf_16)
                  0.85    0.69    3.70 ^ input98/X (sky130_fd_sc_hd__clkbuf_16)
   158    0.85                           net98 (net)
                  0.92    0.20    3.89 ^ sb_0__1_.mem_top_track_4.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.89   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_12_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.18  100.49 ^ clkbuf_4_12_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.04                           clknet_4_12_0_prog_clk (net)
                  0.09    0.00  100.49 ^ sb_0__1_.mem_top_track_4.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.39   clock uncertainty
                          0.00  100.39   clock reconvergence pessimism
                         -0.09  100.30   library recovery time
                                100.30   data required time
-----------------------------------------------------------------------------
                                100.30   data required time
                                 -3.89   data arrival time
-----------------------------------------------------------------------------
                                 96.40   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v isol_n (in)
     1    0.00                           isol_n (net)
                  0.50    0.00    3.00 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.35    3.35 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           net97 (net)
                  0.13    0.00    3.35 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_1)
                  0.18    0.29    3.65 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.18    0.00    3.65 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.11    3.76 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    3.76 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.26    0.34    4.10 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     4    0.13                           right_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.26    0.01    4.11 v sb_0__1_.mux_bottom_track_29.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.40    4.50 v sb_0__1_.mux_bottom_track_29.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.06    0.00    4.50 v sb_0__1_.mux_bottom_track_29.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    4.82 v sb_0__1_.mux_bottom_track_29.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.06    0.00    4.82 v sb_0__1_.mux_bottom_track_29.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.35    5.17 v sb_0__1_.mux_bottom_track_29.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.09    0.00    5.17 v sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.18    5.35 v sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           sb_0__1_.mux_bottom_track_29.out (net)
                  0.11    0.00    5.35 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l1_in_3_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    5.67 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l1_in_3_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cby_0__1_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.06    0.00    5.67 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l2_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    5.98 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cby_0__1_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.06    0.00    5.98 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.33    6.31 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.08    0.00    6.31 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    6.65 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.07    0.00    6.65 v cby_0__1_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.12    6.77 v cby_0__1_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__1_.cby_0__1_.left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_ (net)
                  0.04    0.00    6.77 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.07    0.15    6.92 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_out (net)
                  0.07    0.00    6.92 v _203_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    7.06 v _203_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net215 (net)
                  0.05    0.00    7.07 v output215/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    7.25 v output215/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[1] (net)
                  0.07    0.00    7.25 v gfpga_pad_io_soc_out[1] (out)
                                  7.25   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -7.25   data arrival time
-----------------------------------------------------------------------------
                                 89.65   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[3] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v isol_n (in)
     1    0.00                           isol_n (net)
                  0.50    0.00    3.00 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.35    3.35 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           net97 (net)
                  0.13    0.00    3.35 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_1)
                  0.16    0.28    3.64 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_dir (net)
                  0.16    0.00    3.64 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.11    3.75 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    3.75 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.26    0.33    4.08 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     5    0.14                           right_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.26    0.01    4.09 v sb_0__1_.mux_bottom_track_1.mux_l1_in_2_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.41    4.50 v sb_0__1_.mux_bottom_track_1.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.06    0.00    4.50 v sb_0__1_.mux_bottom_track_1.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    4.82 v sb_0__1_.mux_bottom_track_1.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.06    0.00    4.82 v sb_0__1_.mux_bottom_track_1.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    5.12 v sb_0__1_.mux_bottom_track_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    5.12 v sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.17    5.29 v sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.02                           sb_0__1_.mux_bottom_track_1.out (net)
                  0.09    0.00    5.30 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    5.62 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    5.62 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    5.96 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.07    0.00    5.96 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    6.28 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    6.28 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    6.62 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.07    0.00    6.62 v cby_0__1_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.12    6.74 v cby_0__1_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__1_.cby_0__1_.left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_ (net)
                  0.05    0.00    6.74 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.15    6.89 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_out (net)
                  0.06    0.00    6.89 v _205_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.14    7.03 v _205_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net217 (net)
                  0.07    0.00    7.03 v output217/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.19    7.22 v output217/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[3] (net)
                  0.07    0.00    7.23 v gfpga_pad_io_soc_out[3] (out)
                                  7.23   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -7.23   data arrival time
-----------------------------------------------------------------------------
                                 89.67   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[0] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v isol_n (in)
     1    0.00                           isol_n (net)
                  0.50    0.00    3.00 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.35    3.35 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           net97 (net)
                  0.13    0.00    3.35 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_1)
                  0.16    0.28    3.64 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_dir (net)
                  0.16    0.00    3.64 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.11    3.75 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    3.75 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.26    0.33    4.08 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     5    0.14                           right_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.26    0.01    4.09 v sb_0__1_.mux_bottom_track_1.mux_l1_in_2_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.41    4.50 v sb_0__1_.mux_bottom_track_1.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.06    0.00    4.50 v sb_0__1_.mux_bottom_track_1.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    4.82 v sb_0__1_.mux_bottom_track_1.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.06    0.00    4.82 v sb_0__1_.mux_bottom_track_1.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    5.12 v sb_0__1_.mux_bottom_track_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    5.12 v sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.17    5.29 v sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.02                           sb_0__1_.mux_bottom_track_1.out (net)
                  0.09    0.00    5.30 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    5.63 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    5.63 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    5.98 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    5.98 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.33    6.30 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cby_0__1_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.06    0.00    6.30 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    6.63 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.07    0.00    6.63 v cby_0__1_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.11    6.74 v cby_0__1_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           cby_0__1_.cby_0__1_.left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_ (net)
                  0.03    0.00    6.74 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.14    6.89 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_out (net)
                  0.06    0.00    6.89 v _202_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    7.03 v _202_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net214 (net)
                  0.05    0.00    7.03 v output214/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    7.21 v output214/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[0] (net)
                  0.07    0.00    7.21 v gfpga_pad_io_soc_out[0] (out)
                                  7.21   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -7.21   data arrival time
-----------------------------------------------------------------------------
                                 89.69   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[2] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v isol_n (in)
     1    0.00                           isol_n (net)
                  0.50    0.00    3.00 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.35    3.35 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           net97 (net)
                  0.13    0.00    3.35 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_1)
                  0.15    0.28    3.63 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.15    0.00    3.63 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    3.73 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    3.74 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.26    0.33    4.07 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     4    0.13                           right_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.26    0.01    4.07 v sb_0__1_.mux_bottom_track_3.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.40    4.47 v sb_0__1_.mux_bottom_track_3.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_3.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.06    0.00    4.47 v sb_0__1_.mux_bottom_track_3.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    4.79 v sb_0__1_.mux_bottom_track_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__1_.mux_bottom_track_3.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.07    0.00    4.79 v sb_0__1_.mux_bottom_track_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.10    0.16    4.96 v sb_0__1_.mux_bottom_track_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           sb_0__1_.mux_bottom_track_3.out (net)
                  0.10    0.00    4.96 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    5.29 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    5.29 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    5.63 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.07    0.00    5.63 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    5.96 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cby_0__1_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    5.96 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    6.30 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.08    0.00    6.30 v cby_0__1_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.13    6.42 v cby_0__1_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__1_.cby_0__1_.left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_ (net)
                  0.05    0.00    6.43 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.15    6.58 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_out (net)
                  0.06    0.00    6.58 v _204_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.14    6.72 v _204_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net216 (net)
                  0.07    0.00    6.72 v output216/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.19    6.91 v output216/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[2] (net)
                  0.07    0.00    6.91 v gfpga_pad_io_soc_out[2] (out)
                                  6.91   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -6.91   data arrival time
-----------------------------------------------------------------------------
                                 89.99   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: chany_bottom_out[15] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v isol_n (in)
     1    0.00                           isol_n (net)
                  0.50    0.00    3.00 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.35    3.35 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           net97 (net)
                  0.13    0.00    3.35 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_1)
                  0.18    0.29    3.65 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.18    0.00    3.65 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.11    3.76 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    3.76 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.26    0.34    4.10 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     4    0.13                           right_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.26    0.01    4.11 v sb_0__1_.mux_bottom_track_29.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.40    4.50 v sb_0__1_.mux_bottom_track_29.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.06    0.00    4.50 v sb_0__1_.mux_bottom_track_29.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    4.82 v sb_0__1_.mux_bottom_track_29.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.06    0.00    4.82 v sb_0__1_.mux_bottom_track_29.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.35    5.17 v sb_0__1_.mux_bottom_track_29.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.09    0.00    5.17 v sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.18    5.35 v sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           sb_0__1_.mux_bottom_track_29.out (net)
                  0.11    0.00    5.35 v _153_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.17    5.51 v _153_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net156 (net)
                  0.06    0.00    5.51 v output156/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    5.70 v output156/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chany_bottom_out[15] (net)
                  0.07    0.00    5.70 v chany_bottom_out[15] (out)
                                  5.70   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -5.70   data arrival time
-----------------------------------------------------------------------------
                                 91.20   slack (MET)


Startpoint: ccff_head_0 (input port clocked by clk0)
Endpoint: cby_0__1_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v ccff_head_0 (in)
     1    0.00                           ccff_head_0 (net)
                  0.50    0.00    3.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.27    3.27 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.07    0.00    3.27 v cby_0__1_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_4)
                                  3.27   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.17  100.48 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.04                           clknet_4_0_0_prog_clk (net)
                  0.07    0.00  100.48 ^ cby_0__1_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.38   clock uncertainty
                          0.00  100.38   clock reconvergence pessimism
                         -0.12  100.27   library setup time
                                100.27   data required time
-----------------------------------------------------------------------------
                                100.27   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                 96.99   slack (MET)


Startpoint: ccff_head (input port clocked by clk0)
Endpoint: sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
                  0.50    0.00    3.00 v ccff_head (in)
     1    0.00                           ccff_head (net)
                  0.50    0.00    3.00 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.27    3.27 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.07    0.00    3.27 v sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_4)
                                  3.27   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.30 ^ clkbuf_4_5_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.19  100.50 ^ clkbuf_4_5_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.05                           clknet_4_5_0_prog_clk (net)
                  0.10    0.00  100.50 ^ sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.11  100.29   library setup time
                                100.29   data required time
-----------------------------------------------------------------------------
                                100.29   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                 97.02   slack (MET)


Startpoint: cby_0__1_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__1_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.01    0.34 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.19    0.53 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.04                           clknet_4_0_0_prog_clk (net)
                  0.07    0.00    0.54 ^ cby_0__1_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.12    0.58    1.12 v cby_0__1_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     6    0.05                           cby_0__1_.cby_0__1_.mem_right_ipin_0.mem_out[0] (net)
                  0.12    0.01    1.12 v cby_0__1_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.12   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.16  100.47 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_1_0_prog_clk (net)
                  0.06    0.00  100.47 ^ cby_0__1_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.37   clock uncertainty
                          0.03  100.40   clock reconvergence pessimism
                         -0.15  100.26   library setup time
                                100.26   data required time
-----------------------------------------------------------------------------
                                100.26   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                 99.13   slack (MET)


Startpoint: sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00    0.34 ^ clkbuf_4_5_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.21    0.55 ^ clkbuf_4_5_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.05                           clknet_4_5_0_prog_clk (net)
                  0.10    0.00    0.55 ^ sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.12    0.60    1.15 v sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     5    0.05                           sb_0__1_.mem_top_track_0.mem_out[0] (net)
                  0.12    0.01    1.16 v sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.16   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_13_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.19  100.50 ^ clkbuf_4_13_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    15    0.05                           clknet_4_13_0_prog_clk (net)
                  0.10    0.00  100.50 ^ sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.40   clock uncertainty
                          0.03  100.43   clock reconvergence pessimism
                         -0.14  100.30   library setup time
                                100.30   data required time
-----------------------------------------------------------------------------
                                100.30   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                 99.14   slack (MET)


Startpoint: sb_0__1_.mem_bottom_track_7.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_0__1_.mem_bottom_track_7.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00    0.34 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.21    0.55 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    13    0.05                           clknet_4_10_0_prog_clk (net)
                  0.10    0.00    0.55 ^ sb_0__1_.mem_bottom_track_7.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.57    1.12 v sb_0__1_.mem_bottom_track_7.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     5    0.03                           sb_0__1_.mem_bottom_track_7.mem_out[0] (net)
                  0.10    0.00    1.12 v sb_0__1_.mem_bottom_track_7.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.12   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     1    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.30  100.30 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_0_prog_clk (net)
                  0.14    0.00  100.31 ^ clkbuf_4_8_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.17  100.48 ^ clkbuf_4_8_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.03                           clknet_4_8_0_prog_clk (net)
                  0.07    0.00  100.48 ^ sb_0__1_.mem_bottom_track_7.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.38   clock uncertainty
                          0.03  100.41   clock reconvergence pessimism
                         -0.13  100.28   library setup time
                                100.28   data required time
-----------------------------------------------------------------------------
                                100.28   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                 99.16   slack (MET)


