#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 21 15:51:43 2019
# Process ID: 2896
# Current directory: D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.runs/synth_1/TOP.vds
# Journal file: D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 368.492 ; gain = 99.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:48]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_p_0' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:104]
INFO: [Synth 8-638] synthesizing module 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "false" *) [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:40]
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_p_1' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:110]
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_p_2' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:116]
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_p_3' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:122]
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_p_4' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:128]
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_s_0' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_s_1' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:140]
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_s_2' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:146]
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_s_3' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:152]
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_s_4' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:158]
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_reset' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:164]
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_mode' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:170]
INFO: [Synth 8-3491] module 'sync' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/sync.vhd:34' bound to instance 'inst_sync_start' of component 'sync' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:176]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_p_0' of component 'Debouncer' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Debouncer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Debouncer.vhd:42]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_p_1' of component 'Debouncer' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:190]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_p_2' of component 'Debouncer' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:197]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_p_3' of component 'Debouncer' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:204]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_p_4' of component 'Debouncer' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:211]
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Counter.vhd:35' bound to instance 'counter_pulsadores' of component 'Counter' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:219]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Counter.vhd:43]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (3#1) [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Counter.vhd:43]
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Counter.vhd:35' bound to instance 'counter_switches' of component 'Counter' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:227]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'maquina_estados' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Project_FSM.vhd:34' bound to instance 'inst_maq_estados' of component 'maquina_estados' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:236]
INFO: [Synth 8-638] synthesizing module 'maquina_estados' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Project_FSM.vhd:48]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'maquina_estados' (4#1) [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Project_FSM.vhd:48]
INFO: [Synth 8-3491] module 'Display' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Display.vhd:35' bound to instance 'inst_display' of component 'Display' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:259]
INFO: [Synth 8-638] synthesizing module 'Display' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Display.vhd:47]
INFO: [Synth 8-3491] module 'Decoder' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Decoder.vhd:34' bound to instance 'Decod' of component 'Decoder' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Display.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (5#1) [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Decoder.vhd:39]
	Parameter N bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'div_frec' declared at 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Div_frec.vhd:33' bound to instance 'Div_freq' of component 'div_frec' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Display.vhd:103]
INFO: [Synth 8-638] synthesizing module 'div_frec' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Div_frec.vhd:40]
	Parameter N bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_frec' (6#1) [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Div_frec.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Display' (7#1) [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Display.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/TOP.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 419.438 ; gain = 150.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 419.438 ; gain = 150.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 419.438 ; gain = 150.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/constrs_1/imports/practica_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/constrs_1/imports/practica_3/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/constrs_1/imports/practica_3/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 758.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 758.469 ; gain = 489.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 758.469 ; gain = 489.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 758.469 ; gain = 489.031
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "suma" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'maquina_estados'
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'suma_reg' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Counter.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Project_FSM.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Project_FSM.vhd:84]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  reposo |                    0000000000001 |                             0000
                mode_sel |                    0000000000010 |                             0001
         first_switch_ok |                    0000000000100 |                             1000
        second_switch_ok |                    0000000001000 |                             1001
         third_switch_ok |                    0000000010000 |                             1010
        fourth_switch_ok |                    0000000100000 |                             1011
         fifth_switch_ok |                    0000001000000 |                             1100
                first_ok |                    0000010000000 |                             0011
               second_ok |                    0000100000000 |                             0100
                third_ok |                    0001000000000 |                             0101
               fourth_ok |                    0010000000000 |                             0110
                fifth_ok |                    0100000000000 |                             0111
              incorrecto |                    1000000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'maquina_estados'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Project_FSM.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 758.469 ; gain = 489.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 13    
	                1 Bit    Registers := 29    
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 25    
	  13 Input     12 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module maquina_estados 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 25    
	  13 Input     12 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
Module div_frec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design TOP has port digsel[2] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port digsel[1] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port digsel[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 758.469 ; gain = 489.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:02 . Memory (MB): peak = 765.523 ; gain = 496.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:01:02 . Memory (MB): peak = 765.742 ; gain = 496.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:01:02 . Memory (MB): peak = 787.777 ; gain = 518.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 787.777 ; gain = 518.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 787.777 ; gain = 518.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 787.777 ; gain = 518.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 787.777 ; gain = 518.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 787.777 ; gain = 518.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 787.777 ; gain = 518.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    35|
|3     |LUT1   |    33|
|4     |LUT2   |     7|
|5     |LUT3   |    19|
|6     |LUT4   |    20|
|7     |LUT5   |    14|
|8     |LUT6   |    46|
|9     |FDRE   |   146|
|10    |FDSE   |     7|
|11    |LD     |    13|
|12    |LDC    |     6|
|13    |IBUF   |    14|
|14    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   389|
|2     |  counter_pulsadores |Counter         |    11|
|3     |  counter_switches   |Counter_0       |    10|
|4     |  inst_debouncer_p_0 |Debouncer       |     7|
|5     |  inst_debouncer_p_1 |Debouncer_1     |     6|
|6     |  inst_debouncer_p_2 |Debouncer_2     |     5|
|7     |  inst_debouncer_p_3 |Debouncer_3     |     5|
|8     |  inst_debouncer_p_4 |Debouncer_4     |     8|
|9     |  inst_display       |Display         |   177|
|10    |    Decod            |Decoder         |     6|
|11    |    Div_freq         |div_frec        |    65|
|12    |  inst_maq_estados   |maquina_estados |    49|
|13    |  inst_sync_mode     |sync            |     6|
|14    |  inst_sync_p_0      |sync_5          |     4|
|15    |  inst_sync_p_1      |sync_6          |     4|
|16    |  inst_sync_p_2      |sync_7          |     4|
|17    |  inst_sync_p_3      |sync_8          |     4|
|18    |  inst_sync_p_4      |sync_9          |     4|
|19    |  inst_sync_reset    |sync_10         |     5|
|20    |  inst_sync_s_0      |sync_11         |     6|
|21    |  inst_sync_s_1      |sync_12         |     7|
|22    |  inst_sync_s_2      |sync_13         |     8|
|23    |  inst_sync_s_3      |sync_14         |     7|
|24    |  inst_sync_s_4      |sync_15         |     5|
|25    |  inst_sync_start    |sync_16         |     4|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 787.777 ; gain = 518.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 787.777 ; gain = 179.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 787.777 ; gain = 518.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 13 instances
  LDC => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:11 . Memory (MB): peak = 787.777 ; gain = 530.371
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Trabajo-VHDL/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.runs/synth_1/TOP.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 787.777 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 787.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 15:53:10 2019...
