#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SW */
#define SW__0__INTTYPE CYREG_PICU2_INTTYPE2
#define SW__0__MASK 0x04u
#define SW__0__PC CYREG_PRT2_PC2
#define SW__0__PORT 2u
#define SW__0__SHIFT 2
#define SW__AG CYREG_PRT2_AG
#define SW__AMUX CYREG_PRT2_AMUX
#define SW__BIE CYREG_PRT2_BIE
#define SW__BIT_MASK CYREG_PRT2_BIT_MASK
#define SW__BYP CYREG_PRT2_BYP
#define SW__CTL CYREG_PRT2_CTL
#define SW__DM0 CYREG_PRT2_DM0
#define SW__DM1 CYREG_PRT2_DM1
#define SW__DM2 CYREG_PRT2_DM2
#define SW__DR CYREG_PRT2_DR
#define SW__INP_DIS CYREG_PRT2_INP_DIS
#define SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SW__LCD_EN CYREG_PRT2_LCD_EN
#define SW__MASK 0x04u
#define SW__PORT 2u
#define SW__PRT CYREG_PRT2_PRT
#define SW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SW__PS CYREG_PRT2_PS
#define SW__SHIFT 2
#define SW__SLW CYREG_PRT2_SLW

/* I2C_I2C_FF */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1
#define LED__SLW CYREG_PRT2_SLW

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU2_INTTYPE0
#define SCL__0__MASK 0x01u
#define SCL__0__PC CYREG_PRT2_PC0
#define SCL__0__PORT 2u
#define SCL__0__SHIFT 0
#define SCL__AG CYREG_PRT2_AG
#define SCL__AMUX CYREG_PRT2_AMUX
#define SCL__BIE CYREG_PRT2_BIE
#define SCL__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCL__BYP CYREG_PRT2_BYP
#define SCL__CTL CYREG_PRT2_CTL
#define SCL__DM0 CYREG_PRT2_DM0
#define SCL__DM1 CYREG_PRT2_DM1
#define SCL__DM2 CYREG_PRT2_DM2
#define SCL__DR CYREG_PRT2_DR
#define SCL__INP_DIS CYREG_PRT2_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCL__LCD_EN CYREG_PRT2_LCD_EN
#define SCL__MASK 0x01u
#define SCL__PORT 2u
#define SCL__PRT CYREG_PRT2_PRT
#define SCL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCL__PS CYREG_PRT2_PS
#define SCL__SHIFT 0
#define SCL__SLW CYREG_PRT2_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU2_INTTYPE3
#define SDA__0__MASK 0x08u
#define SDA__0__PC CYREG_PRT2_PC3
#define SDA__0__PORT 2u
#define SDA__0__SHIFT 3
#define SDA__AG CYREG_PRT2_AG
#define SDA__AMUX CYREG_PRT2_AMUX
#define SDA__BIE CYREG_PRT2_BIE
#define SDA__BIT_MASK CYREG_PRT2_BIT_MASK
#define SDA__BYP CYREG_PRT2_BYP
#define SDA__CTL CYREG_PRT2_CTL
#define SDA__DM0 CYREG_PRT2_DM0
#define SDA__DM1 CYREG_PRT2_DM1
#define SDA__DM2 CYREG_PRT2_DM2
#define SDA__DR CYREG_PRT2_DR
#define SDA__INP_DIS CYREG_PRT2_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SDA__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SDA__LCD_EN CYREG_PRT2_LCD_EN
#define SDA__MASK 0x08u
#define SDA__PORT 2u
#define SDA__PRT CYREG_PRT2_PRT
#define SDA__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SDA__PS CYREG_PRT2_PS
#define SDA__SHIFT 3
#define SDA__SLW CYREG_PRT2_SLW

/* IN_1 */
#define IN_1__0__INTTYPE CYREG_PICU12_INTTYPE3
#define IN_1__0__MASK 0x08u
#define IN_1__0__PC CYREG_PRT12_PC3
#define IN_1__0__PORT 12u
#define IN_1__0__SHIFT 3
#define IN_1__AG CYREG_PRT12_AG
#define IN_1__BIE CYREG_PRT12_BIE
#define IN_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define IN_1__BYP CYREG_PRT12_BYP
#define IN_1__DM0 CYREG_PRT12_DM0
#define IN_1__DM1 CYREG_PRT12_DM1
#define IN_1__DM2 CYREG_PRT12_DM2
#define IN_1__DR CYREG_PRT12_DR
#define IN_1__INP_DIS CYREG_PRT12_INP_DIS
#define IN_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define IN_1__MASK 0x08u
#define IN_1__PORT 12u
#define IN_1__PRT CYREG_PRT12_PRT
#define IN_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define IN_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define IN_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define IN_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define IN_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define IN_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define IN_1__PS CYREG_PRT12_PS
#define IN_1__SHIFT 3
#define IN_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define IN_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define IN_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define IN_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define IN_1__SLW CYREG_PRT12_SLW

/* IN_2 */
#define IN_2__0__INTTYPE CYREG_PICU12_INTTYPE2
#define IN_2__0__MASK 0x04u
#define IN_2__0__PC CYREG_PRT12_PC2
#define IN_2__0__PORT 12u
#define IN_2__0__SHIFT 2
#define IN_2__AG CYREG_PRT12_AG
#define IN_2__BIE CYREG_PRT12_BIE
#define IN_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define IN_2__BYP CYREG_PRT12_BYP
#define IN_2__DM0 CYREG_PRT12_DM0
#define IN_2__DM1 CYREG_PRT12_DM1
#define IN_2__DM2 CYREG_PRT12_DM2
#define IN_2__DR CYREG_PRT12_DR
#define IN_2__INP_DIS CYREG_PRT12_INP_DIS
#define IN_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define IN_2__MASK 0x04u
#define IN_2__PORT 12u
#define IN_2__PRT CYREG_PRT12_PRT
#define IN_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define IN_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define IN_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define IN_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define IN_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define IN_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define IN_2__PS CYREG_PRT12_PS
#define IN_2__SHIFT 2
#define IN_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define IN_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define IN_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define IN_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define IN_2__SLW CYREG_PRT12_SLW

/* IN_H */
#define IN_H__0__INTTYPE CYREG_PICU1_INTTYPE4
#define IN_H__0__MASK 0x10u
#define IN_H__0__PC CYREG_PRT1_PC4
#define IN_H__0__PORT 1u
#define IN_H__0__SHIFT 4
#define IN_H__AG CYREG_PRT1_AG
#define IN_H__AMUX CYREG_PRT1_AMUX
#define IN_H__BIE CYREG_PRT1_BIE
#define IN_H__BIT_MASK CYREG_PRT1_BIT_MASK
#define IN_H__BYP CYREG_PRT1_BYP
#define IN_H__CTL CYREG_PRT1_CTL
#define IN_H__DM0 CYREG_PRT1_DM0
#define IN_H__DM1 CYREG_PRT1_DM1
#define IN_H__DM2 CYREG_PRT1_DM2
#define IN_H__DR CYREG_PRT1_DR
#define IN_H__INP_DIS CYREG_PRT1_INP_DIS
#define IN_H__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IN_H__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IN_H__LCD_EN CYREG_PRT1_LCD_EN
#define IN_H__MASK 0x10u
#define IN_H__PORT 1u
#define IN_H__PRT CYREG_PRT1_PRT
#define IN_H__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IN_H__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IN_H__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IN_H__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IN_H__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IN_H__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IN_H__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IN_H__PS CYREG_PRT1_PS
#define IN_H__SHIFT 4
#define IN_H__SLW CYREG_PRT1_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* in_A */
#define in_A__0__INTTYPE CYREG_PICU3_INTTYPE6
#define in_A__0__MASK 0x40u
#define in_A__0__PC CYREG_PRT3_PC6
#define in_A__0__PORT 3u
#define in_A__0__SHIFT 6
#define in_A__AG CYREG_PRT3_AG
#define in_A__AMUX CYREG_PRT3_AMUX
#define in_A__BIE CYREG_PRT3_BIE
#define in_A__BIT_MASK CYREG_PRT3_BIT_MASK
#define in_A__BYP CYREG_PRT3_BYP
#define in_A__CTL CYREG_PRT3_CTL
#define in_A__DM0 CYREG_PRT3_DM0
#define in_A__DM1 CYREG_PRT3_DM1
#define in_A__DM2 CYREG_PRT3_DM2
#define in_A__DR CYREG_PRT3_DR
#define in_A__INP_DIS CYREG_PRT3_INP_DIS
#define in_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define in_A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define in_A__LCD_EN CYREG_PRT3_LCD_EN
#define in_A__MASK 0x40u
#define in_A__PORT 3u
#define in_A__PRT CYREG_PRT3_PRT
#define in_A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define in_A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define in_A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define in_A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define in_A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define in_A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define in_A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define in_A__PS CYREG_PRT3_PS
#define in_A__SHIFT 6
#define in_A__SLW CYREG_PRT3_SLW

/* in_B */
#define in_B__0__INTTYPE CYREG_PICU0_INTTYPE6
#define in_B__0__MASK 0x40u
#define in_B__0__PC CYREG_PRT0_PC6
#define in_B__0__PORT 0u
#define in_B__0__SHIFT 6
#define in_B__AG CYREG_PRT0_AG
#define in_B__AMUX CYREG_PRT0_AMUX
#define in_B__BIE CYREG_PRT0_BIE
#define in_B__BIT_MASK CYREG_PRT0_BIT_MASK
#define in_B__BYP CYREG_PRT0_BYP
#define in_B__CTL CYREG_PRT0_CTL
#define in_B__DM0 CYREG_PRT0_DM0
#define in_B__DM1 CYREG_PRT0_DM1
#define in_B__DM2 CYREG_PRT0_DM2
#define in_B__DR CYREG_PRT0_DR
#define in_B__INP_DIS CYREG_PRT0_INP_DIS
#define in_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define in_B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define in_B__LCD_EN CYREG_PRT0_LCD_EN
#define in_B__MASK 0x40u
#define in_B__PORT 0u
#define in_B__PRT CYREG_PRT0_PRT
#define in_B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define in_B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define in_B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define in_B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define in_B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define in_B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define in_B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define in_B__PS CYREG_PRT0_PS
#define in_B__SHIFT 6
#define in_B__SLW CYREG_PRT0_SLW

/* in_Z */
#define in_Z__0__INTTYPE CYREG_PICU0_INTTYPE7
#define in_Z__0__MASK 0x80u
#define in_Z__0__PC CYREG_PRT0_PC7
#define in_Z__0__PORT 0u
#define in_Z__0__SHIFT 7
#define in_Z__AG CYREG_PRT0_AG
#define in_Z__AMUX CYREG_PRT0_AMUX
#define in_Z__BIE CYREG_PRT0_BIE
#define in_Z__BIT_MASK CYREG_PRT0_BIT_MASK
#define in_Z__BYP CYREG_PRT0_BYP
#define in_Z__CTL CYREG_PRT0_CTL
#define in_Z__DM0 CYREG_PRT0_DM0
#define in_Z__DM1 CYREG_PRT0_DM1
#define in_Z__DM2 CYREG_PRT0_DM2
#define in_Z__DR CYREG_PRT0_DR
#define in_Z__INP_DIS CYREG_PRT0_INP_DIS
#define in_Z__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define in_Z__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define in_Z__LCD_EN CYREG_PRT0_LCD_EN
#define in_Z__MASK 0x80u
#define in_Z__PORT 0u
#define in_Z__PRT CYREG_PRT0_PRT
#define in_Z__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define in_Z__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define in_Z__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define in_Z__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define in_Z__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define in_Z__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define in_Z__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define in_Z__PS CYREG_PRT0_PS
#define in_Z__SHIFT 7
#define in_Z__SLW CYREG_PRT0_SLW

/* Pin_2 */
#define Pin_2__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Pin_2__0__MASK 0x40u
#define Pin_2__0__PC CYREG_PRT2_PC6
#define Pin_2__0__PORT 2u
#define Pin_2__0__SHIFT 6
#define Pin_2__AG CYREG_PRT2_AG
#define Pin_2__AMUX CYREG_PRT2_AMUX
#define Pin_2__BIE CYREG_PRT2_BIE
#define Pin_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_2__BYP CYREG_PRT2_BYP
#define Pin_2__CTL CYREG_PRT2_CTL
#define Pin_2__DM0 CYREG_PRT2_DM0
#define Pin_2__DM1 CYREG_PRT2_DM1
#define Pin_2__DM2 CYREG_PRT2_DM2
#define Pin_2__DR CYREG_PRT2_DR
#define Pin_2__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_2__MASK 0x40u
#define Pin_2__PORT 2u
#define Pin_2__PRT CYREG_PRT2_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_2__PS CYREG_PRT2_PS
#define Pin_2__SHIFT 6
#define Pin_2__SLW CYREG_PRT2_SLW

/* UART_1_BUART */
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB04_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB04_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB04_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB04_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB04_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB04_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB05_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB05_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* UART_1_TXInternalInterrupt */
#define UART_1_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_TXInternalInterrupt__INTC_MASK 0x02u
#define UART_1_TXInternalInterrupt__INTC_NUMBER 1u
#define UART_1_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_1_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART_1_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x03u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x08u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x08u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x04u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x10u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x10u

/* isr_flag */
#define isr_flag__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_flag__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_flag__INTC_MASK 0x04u
#define isr_flag__INTC_NUMBER 2u
#define isr_flag__INTC_PRIOR_NUM 7u
#define isr_flag__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_flag__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_flag__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_motor_PWMUDB */
#define PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_motor_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_motor_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_motor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_motor_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define PWM_motor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_motor_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define PWM_motor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_motor_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_motor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_motor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_motor_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define PWM_motor_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_motor_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_motor_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_motor_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define PWM_motor_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_motor_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_motor_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_motor_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_motor_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_motor_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define PWM_motor_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_motor_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_motor_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_motor_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define PWM_motor_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define PWM_motor_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PWM_motor_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_motor_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* QuadDec_1_bQuadDec */
#define QuadDec_1_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_1_bQuadDec_Stsreg__0__POS 0
#define QuadDec_1_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_1_bQuadDec_Stsreg__1__POS 1
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define QuadDec_1_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_1_bQuadDec_Stsreg__2__POS 2
#define QuadDec_1_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_1_bQuadDec_Stsreg__3__POS 3
#define QuadDec_1_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_1_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB02_ST

/* QuadDec_1_Cnt16_CounterUDB */
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB06_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB06_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB06_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB06_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB06_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB06_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB07_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB07_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB07_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB07_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB07_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB07_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB03_ST

/* ADC_SAR_Seq_ADC_SAR */
#define ADC_SAR_Seq_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_Seq_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_Seq_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_Seq_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_Seq_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_Seq_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_Seq_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_Seq_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_Seq_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_Seq_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_Seq_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_Seq_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_Seq_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_Seq_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_Seq_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_Seq_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_Seq_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_Seq_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_Seq_Bypass */
#define ADC_SAR_Seq_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_SAR_Seq_Bypass__0__MASK 0x04u
#define ADC_SAR_Seq_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_SAR_Seq_Bypass__0__PORT 0u
#define ADC_SAR_Seq_Bypass__0__SHIFT 2
#define ADC_SAR_Seq_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_Seq_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_Seq_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_Seq_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_Seq_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_Seq_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_Seq_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_Seq_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_Seq_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_Seq_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_Seq_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_Seq_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_Seq_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_Seq_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_Seq_Bypass__MASK 0x04u
#define ADC_SAR_Seq_Bypass__PORT 0u
#define ADC_SAR_Seq_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_Seq_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_Seq_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_Seq_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_Seq_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_Seq_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_Seq_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_Seq_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_Seq_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_Seq_Bypass__SHIFT 2
#define ADC_SAR_Seq_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_Seq_IRQ */
#define ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_IRQ__INTC_MASK 0x01u
#define ADC_SAR_Seq_IRQ__INTC_NUMBER 0u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_Seq_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_theACLK */
#define ADC_SAR_Seq_theACLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_SAR_Seq_theACLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_SAR_Seq_theACLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_SAR_Seq_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_Seq_theACLK__INDEX 0x01u
#define ADC_SAR_Seq_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_Seq_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_Seq_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_Seq_theACLK__PM_STBY_MSK 0x02u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "AI_mini_gatData"
#define CY_VERSION "PSoC Creator  3.3 SP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
