
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -193.85

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.32

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.32

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[936]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3468.12    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.62    1.32    1.76 ^ gen_regfile_ff.register_file_i.rf_reg_q[936]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.76   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[936]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.21    2.21   library removal time
                                  2.21   data required time
-----------------------------------------------------------------------------
                                  2.21   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.27    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.20    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[936]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3468.12    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.62    1.32    1.76 ^ gen_regfile_ff.register_file_i.rf_reg_q[936]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.76   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[936]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.33    1.87   library recovery time
                                  1.87   data required time
-----------------------------------------------------------------------------
                                  1.87   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    2.73    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.01    0.00    0.09 ^ _16818_/A (BUF_X1)
     3    8.12    0.02    0.04    0.13 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.02    0.00    0.13 ^ _16819_/A (BUF_X4)
    10   30.72    0.02    0.04    0.16 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.17 ^ _16820_/A (BUF_X2)
    10   30.12    0.03    0.05    0.22 ^ _16820_/Z (BUF_X2)
                                         _10998_ (net)
                  0.04    0.00    0.22 ^ _16914_/A (BUF_X1)
    10   49.04    0.11    0.14    0.36 ^ _16914_/Z (BUF_X1)
                                         _11092_ (net)
                  0.11    0.00    0.37 ^ _16915_/A (BUF_X2)
    10   48.85    0.06    0.08    0.45 ^ _16915_/Z (BUF_X2)
                                         _11093_ (net)
                  0.06    0.00    0.46 ^ _16916_/A (BUF_X2)
    10   37.78    0.04    0.07    0.52 ^ _16916_/Z (BUF_X2)
                                         _11094_ (net)
                  0.04    0.01    0.53 ^ _19889_/S (MUX2_X1)
     1    2.42    0.01    0.06    0.60 v _19889_/Z (MUX2_X1)
                                         _03300_ (net)
                  0.01    0.00    0.60 v _19892_/A2 (AOI222_X1)
     1    3.10    0.06    0.07    0.67 ^ _19892_/ZN (AOI222_X1)
                                         _03303_ (net)
                  0.06    0.00    0.67 ^ _19893_/A2 (NAND2_X1)
     1    1.64    0.02    0.02    0.69 v _19893_/ZN (NAND2_X1)
                                         _03304_ (net)
                  0.02    0.00    0.69 v _19904_/A (AOI21_X1)
     2    9.58    0.06    0.08    0.77 ^ _19904_/ZN (AOI21_X1)
                                         _03315_ (net)
                  0.06    0.00    0.78 ^ _20613_/A2 (OR2_X1)
     4   11.92    0.03    0.06    0.84 ^ _20613_/ZN (OR2_X1)
                                         _03915_ (net)
                  0.03    0.00    0.84 ^ _20614_/B (MUX2_X1)
     5   11.33    0.03    0.07    0.90 ^ _20614_/Z (MUX2_X1)
                                         _03916_ (net)
                  0.03    0.00    0.90 ^ _20615_/A (CLKBUF_X1)
    10   22.95    0.05    0.09    0.99 ^ _20615_/Z (CLKBUF_X1)
                                         _03917_ (net)
                  0.05    0.00    0.99 ^ _21060_/A2 (NAND2_X1)
     1    3.59    0.01    0.03    1.02 v _21060_/ZN (NAND2_X1)
                                         _14806_ (net)
                  0.01    0.00    1.02 v _30148_/B (FA_X1)
     1    5.06    0.02    0.10    1.12 v _30148_/S (FA_X1)
                                         _14809_ (net)
                  0.02    0.00    1.12 v _30149_/B (FA_X1)
     1    2.12    0.01    0.12    1.25 ^ _30149_/S (FA_X1)
                                         _14812_ (net)
                  0.01    0.00    1.25 ^ _21484_/A (INV_X1)
     1    3.20    0.01    0.01    1.26 v _21484_/ZN (INV_X1)
                                         _16104_ (net)
                  0.01    0.00    1.26 v _30525_/A (HA_X1)
     1    3.63    0.01    0.05    1.31 v _30525_/S (HA_X1)
                                         _14815_ (net)
                  0.01    0.00    1.31 v _30150_/CI (FA_X1)
     1    2.14    0.01    0.11    1.42 ^ _30150_/S (FA_X1)
                                         _14817_ (net)
                  0.01    0.00    1.42 ^ _21163_/A (INV_X1)
     1    3.51    0.01    0.01    1.43 v _21163_/ZN (INV_X1)
                                         _14819_ (net)
                  0.01    0.00    1.43 v _30151_/B (FA_X1)
     1    3.53    0.01    0.12    1.55 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.55 ^ _30152_/CI (FA_X1)
     1    1.67    0.01    0.09    1.65 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.01    0.00    1.65 v _21682_/A (INV_X1)
     1    3.71    0.01    0.02    1.67 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.67 ^ _30526_/B (HA_X1)
     4    7.31    0.05    0.07    1.74 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.74 ^ _23473_/A3 (AND3_X1)
     2    3.72    0.01    0.06    1.80 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.80 ^ _23533_/A3 (NAND3_X1)
     2    2.97    0.01    0.03    1.82 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.01    0.00    1.82 v _23589_/A1 (AND3_X1)
     2    5.23    0.01    0.04    1.86 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.86 v _23633_/A2 (NOR3_X1)
     2    4.04    0.04    0.06    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.12    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   11.10    0.04    0.05    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.79    0.02    0.07    2.07 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.07 ^ _23966_/A1 (NOR2_X1)
     1    3.88    0.01    0.01    2.08 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.08 v _23969_/B2 (AOI221_X2)
     2    4.72    0.05    0.08    2.17 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.17 ^ _23970_/B (XNOR2_X1)
     1    4.01    0.03    0.05    2.22 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.22 ^ _23971_/B (MUX2_X1)
     2    7.64    0.02    0.06    2.28 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.28 ^ _23972_/B2 (AOI221_X2)
     1    6.68    0.03    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.31 v _23981_/A1 (NOR4_X2)
     4   11.47    0.08    0.10    2.40 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.40 ^ _24666_/A (BUF_X2)
    10   20.72    0.03    0.05    2.46 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.03    0.00    2.46 ^ _25053_/B2 (OAI21_X1)
     1    1.29    0.01    0.02    2.48 v _25053_/ZN (OAI21_X1)
                                         _01879_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[936]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3468.12    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.62    1.32    1.76 ^ gen_regfile_ff.register_file_i.rf_reg_q[936]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.76   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[936]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.33    1.87   library recovery time
                                  1.87   data required time
-----------------------------------------------------------------------------
                                  1.87   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    2.73    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.01    0.00    0.09 ^ _16818_/A (BUF_X1)
     3    8.12    0.02    0.04    0.13 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.02    0.00    0.13 ^ _16819_/A (BUF_X4)
    10   30.72    0.02    0.04    0.16 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.17 ^ _16820_/A (BUF_X2)
    10   30.12    0.03    0.05    0.22 ^ _16820_/Z (BUF_X2)
                                         _10998_ (net)
                  0.04    0.00    0.22 ^ _16914_/A (BUF_X1)
    10   49.04    0.11    0.14    0.36 ^ _16914_/Z (BUF_X1)
                                         _11092_ (net)
                  0.11    0.00    0.37 ^ _16915_/A (BUF_X2)
    10   48.85    0.06    0.08    0.45 ^ _16915_/Z (BUF_X2)
                                         _11093_ (net)
                  0.06    0.00    0.46 ^ _16916_/A (BUF_X2)
    10   37.78    0.04    0.07    0.52 ^ _16916_/Z (BUF_X2)
                                         _11094_ (net)
                  0.04    0.01    0.53 ^ _19889_/S (MUX2_X1)
     1    2.42    0.01    0.06    0.60 v _19889_/Z (MUX2_X1)
                                         _03300_ (net)
                  0.01    0.00    0.60 v _19892_/A2 (AOI222_X1)
     1    3.10    0.06    0.07    0.67 ^ _19892_/ZN (AOI222_X1)
                                         _03303_ (net)
                  0.06    0.00    0.67 ^ _19893_/A2 (NAND2_X1)
     1    1.64    0.02    0.02    0.69 v _19893_/ZN (NAND2_X1)
                                         _03304_ (net)
                  0.02    0.00    0.69 v _19904_/A (AOI21_X1)
     2    9.58    0.06    0.08    0.77 ^ _19904_/ZN (AOI21_X1)
                                         _03315_ (net)
                  0.06    0.00    0.78 ^ _20613_/A2 (OR2_X1)
     4   11.92    0.03    0.06    0.84 ^ _20613_/ZN (OR2_X1)
                                         _03915_ (net)
                  0.03    0.00    0.84 ^ _20614_/B (MUX2_X1)
     5   11.33    0.03    0.07    0.90 ^ _20614_/Z (MUX2_X1)
                                         _03916_ (net)
                  0.03    0.00    0.90 ^ _20615_/A (CLKBUF_X1)
    10   22.95    0.05    0.09    0.99 ^ _20615_/Z (CLKBUF_X1)
                                         _03917_ (net)
                  0.05    0.00    0.99 ^ _21060_/A2 (NAND2_X1)
     1    3.59    0.01    0.03    1.02 v _21060_/ZN (NAND2_X1)
                                         _14806_ (net)
                  0.01    0.00    1.02 v _30148_/B (FA_X1)
     1    5.06    0.02    0.10    1.12 v _30148_/S (FA_X1)
                                         _14809_ (net)
                  0.02    0.00    1.12 v _30149_/B (FA_X1)
     1    2.12    0.01    0.12    1.25 ^ _30149_/S (FA_X1)
                                         _14812_ (net)
                  0.01    0.00    1.25 ^ _21484_/A (INV_X1)
     1    3.20    0.01    0.01    1.26 v _21484_/ZN (INV_X1)
                                         _16104_ (net)
                  0.01    0.00    1.26 v _30525_/A (HA_X1)
     1    3.63    0.01    0.05    1.31 v _30525_/S (HA_X1)
                                         _14815_ (net)
                  0.01    0.00    1.31 v _30150_/CI (FA_X1)
     1    2.14    0.01    0.11    1.42 ^ _30150_/S (FA_X1)
                                         _14817_ (net)
                  0.01    0.00    1.42 ^ _21163_/A (INV_X1)
     1    3.51    0.01    0.01    1.43 v _21163_/ZN (INV_X1)
                                         _14819_ (net)
                  0.01    0.00    1.43 v _30151_/B (FA_X1)
     1    3.53    0.01    0.12    1.55 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.55 ^ _30152_/CI (FA_X1)
     1    1.67    0.01    0.09    1.65 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.01    0.00    1.65 v _21682_/A (INV_X1)
     1    3.71    0.01    0.02    1.67 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.67 ^ _30526_/B (HA_X1)
     4    7.31    0.05    0.07    1.74 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.74 ^ _23473_/A3 (AND3_X1)
     2    3.72    0.01    0.06    1.80 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.80 ^ _23533_/A3 (NAND3_X1)
     2    2.97    0.01    0.03    1.82 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.01    0.00    1.82 v _23589_/A1 (AND3_X1)
     2    5.23    0.01    0.04    1.86 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.86 v _23633_/A2 (NOR3_X1)
     2    4.04    0.04    0.06    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.12    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   11.10    0.04    0.05    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.79    0.02    0.07    2.07 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.07 ^ _23966_/A1 (NOR2_X1)
     1    3.88    0.01    0.01    2.08 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.08 v _23969_/B2 (AOI221_X2)
     2    4.72    0.05    0.08    2.17 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.17 ^ _23970_/B (XNOR2_X1)
     1    4.01    0.03    0.05    2.22 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.22 ^ _23971_/B (MUX2_X1)
     2    7.64    0.02    0.06    2.28 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.28 ^ _23972_/B2 (AOI221_X2)
     1    6.68    0.03    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.31 v _23981_/A1 (NOR4_X2)
     4   11.47    0.08    0.10    2.40 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.40 ^ _24666_/A (BUF_X2)
    10   20.72    0.03    0.05    2.46 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.03    0.00    2.46 ^ _25053_/B2 (OAI21_X1)
     1    1.29    0.01    0.02    2.48 v _25053_/ZN (OAI21_X1)
                                         _01879_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.27   -0.07 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22284_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   26.88  -16.41 (VIOLATED)
_22284_/ZN                             23.23   39.41  -16.18 (VIOLATED)
_22217_/ZN                             23.23   38.31  -15.08 (VIOLATED)
_22176_/ZN                             23.23   37.77  -14.54 (VIOLATED)
_22344_/ZN                             23.23   37.12  -13.89 (VIOLATED)
_17048_/Z                              25.33   39.01  -13.68 (VIOLATED)
_20328_/ZN                             16.02   29.21  -13.19 (VIOLATED)
_27512_/ZN                             23.23   36.04  -12.81 (VIOLATED)
_24776_/ZN                             16.02   28.43  -12.41 (VIOLATED)
_22133_/ZN                             23.23   35.61  -12.38 (VIOLATED)
_22073_/ZN                             23.23   34.79  -11.56 (VIOLATED)
_22089_/ZN                             23.23   34.28  -11.05 (VIOLATED)
_22052_/ZN                             23.23   33.57  -10.34 (VIOLATED)
_27504_/ZN                             23.23   33.36  -10.13 (VIOLATED)
_27522_/ZN                             23.23   33.12   -9.89 (VIOLATED)
_18225_/ZN                             26.02   35.14   -9.12 (VIOLATED)
_19183_/ZN                             26.70   35.44   -8.73 (VIOLATED)
_22911_/ZN                             10.47   18.91   -8.44 (VIOLATED)
_18429_/ZN                             26.02   34.18   -8.17 (VIOLATED)
_19553_/ZN                             26.02   33.98   -7.96 (VIOLATED)
_20147_/ZN                             10.47   17.87   -7.40 (VIOLATED)
_19924_/ZN                             25.33   32.37   -7.04 (VIOLATED)
_19731_/ZN                             26.02   32.83   -6.81 (VIOLATED)
_19370_/ZN                             26.02   32.75   -6.74 (VIOLATED)
_18977_/ZN                             26.02   32.47   -6.45 (VIOLATED)
_18471_/ZN                             25.33   31.43   -6.10 (VIOLATED)
_18358_/ZN                             25.33   31.37   -6.04 (VIOLATED)
_25831_/ZN                             10.47   16.45   -5.98 (VIOLATED)
_20890_/ZN                             16.02   21.59   -5.56 (VIOLATED)
_20319_/Z                              25.33   30.05   -4.72 (VIOLATED)
_18417_/ZN                             26.02   30.60   -4.58 (VIOLATED)
_22363_/ZN                             26.05   30.00   -3.94 (VIOLATED)
_17534_/ZN                             13.81   17.67   -3.86 (VIOLATED)
_23322_/ZN                             10.47   13.55   -3.08 (VIOLATED)
_18603_/ZN                             26.02   28.97   -2.96 (VIOLATED)
_20352_/ZN                             16.02   18.96   -2.94 (VIOLATED)
_22360_/ZN                             10.47   13.32   -2.85 (VIOLATED)
_18215_/ZN                             26.02   28.79   -2.78 (VIOLATED)
_18055_/ZN                             28.99   31.66   -2.67 (VIOLATED)
_20318_/Z                              25.33   27.85   -2.52 (VIOLATED)
_18615_/ZN                             28.99   31.41   -2.42 (VIOLATED)
_20148_/ZN                             10.47   12.65   -2.18 (VIOLATED)
_17917_/ZN                             25.33   27.26   -1.94 (VIOLATED)
_21836_/ZN                             10.47   12.29   -1.81 (VIOLATED)
_17872_/ZN                             25.33   27.08   -1.75 (VIOLATED)
_23367_/ZN                             16.02   17.58   -1.56 (VIOLATED)
_19384_/ZN                             26.70   28.20   -1.50 (VIOLATED)
_18028_/ZN                             26.02   27.51   -1.50 (VIOLATED)
_22301_/ZN                             10.47   11.68   -1.21 (VIOLATED)
_17229_/ZN                             16.02   17.12   -1.10 (VIOLATED)
_18303_/ZN                             25.33   26.40   -1.07 (VIOLATED)
_19863_/ZN                             25.33   26.36   -1.04 (VIOLATED)
_27740_/ZN                             10.47   11.49   -1.02 (VIOLATED)
_27336_/ZN                             25.33   26.17   -0.84 (VIOLATED)
_22868_/ZN                             10.47   10.94   -0.47 (VIOLATED)
_19639_/ZN                             26.05   26.46   -0.40 (VIOLATED)
_17619_/ZN                             16.02   16.38   -0.36 (VIOLATED)
_17829_/ZN                             26.05   26.13   -0.08 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.07164604961872101

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3609

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.409175872802734

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.5671

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 5

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 58

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1161

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.13 ^ _16818_/Z (BUF_X1)
   0.04    0.16 ^ _16819_/Z (BUF_X4)
   0.06    0.22 ^ _16820_/Z (BUF_X2)
   0.14    0.36 ^ _16914_/Z (BUF_X1)
   0.09    0.45 ^ _16915_/Z (BUF_X2)
   0.07    0.52 ^ _16916_/Z (BUF_X2)
   0.07    0.60 v _19889_/Z (MUX2_X1)
   0.07    0.67 ^ _19892_/ZN (AOI222_X1)
   0.02    0.69 v _19893_/ZN (NAND2_X1)
   0.08    0.77 ^ _19904_/ZN (AOI21_X1)
   0.06    0.84 ^ _20613_/ZN (OR2_X1)
   0.07    0.90 ^ _20614_/Z (MUX2_X1)
   0.09    0.99 ^ _20615_/Z (CLKBUF_X1)
   0.03    1.02 v _21060_/ZN (NAND2_X1)
   0.10    1.12 v _30148_/S (FA_X1)
   0.12    1.25 ^ _30149_/S (FA_X1)
   0.01    1.26 v _21484_/ZN (INV_X1)
   0.05    1.31 v _30525_/S (HA_X1)
   0.11    1.42 ^ _30150_/S (FA_X1)
   0.01    1.43 v _21163_/ZN (INV_X1)
   0.12    1.55 ^ _30151_/S (FA_X1)
   0.09    1.65 v _30152_/S (FA_X1)
   0.02    1.67 ^ _21682_/ZN (INV_X1)
   0.07    1.74 ^ _30526_/S (HA_X1)
   0.06    1.80 ^ _23473_/ZN (AND3_X1)
   0.03    1.82 v _23533_/ZN (NAND3_X1)
   0.04    1.86 v _23589_/ZN (AND3_X1)
   0.06    1.93 ^ _23633_/ZN (NOR3_X1)
   0.02    1.94 v _23682_/ZN (NOR2_X1)
   0.05    2.00 ^ _23683_/ZN (AOI21_X2)
   0.07    2.07 ^ _23908_/ZN (AND4_X1)
   0.01    2.08 v _23966_/ZN (NOR2_X1)
   0.08    2.17 ^ _23969_/ZN (AOI221_X2)
   0.05    2.22 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.28 ^ _23971_/Z (MUX2_X1)
   0.03    2.31 v _23972_/ZN (AOI221_X2)
   0.10    2.40 ^ _23981_/ZN (NOR4_X2)
   0.05    2.46 ^ _24666_/Z (BUF_X2)
   0.02    2.48 v _25053_/ZN (OAI21_X1)
   0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_/D (DFFR_X1)
           2.48   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.48   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4761

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3178

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-12.834700

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.46e-03   1.56e-04   1.30e-02  16.7%
Combinational          2.98e-02   3.42e-02   4.29e-04   6.45e-02  82.8%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.61e-02   5.85e-04   7.79e-02 100.0%
                          52.9%      46.3%       0.8%
