[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/PortPackage/dut.sv:1:1: No timescale set for "dm".

[WRN:PA0205] ${SURELOG_DIR}/tests/PortPackage/dut.sv:10:1: No timescale set for "dm_top".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/PortPackage/dut.sv:1:1: Compile package "dm".

[INF:CP0303] ${SURELOG_DIR}/tests/PortPackage/dut.sv:10:1: Compile module "work@dm_top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/PortPackage/dut.sv:10:1: Top level module "work@dm_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              17
design                                                 1
int_typespec                                           4
logic_net                                              1
logic_typespec                                         4
module_inst                                            6
operation                                              3
package                                                3
packed_array_typespec                                  3
param_assign                                           2
parameter                                              2
port                                                   2
range                                                  5
ref_obj                                                3
struct_net                                             1
struct_typespec                                        2
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              17
design                                                 1
int_typespec                                           4
logic_net                                              1
logic_typespec                                         4
module_inst                                            6
operation                                              3
package                                                3
packed_array_typespec                                  3
param_assign                                           2
parameter                                              2
port                                                   3
range                                                  5
ref_obj                                                4
struct_net                                             1
struct_typespec                                        2
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dm_top)
|vpiElaborated:1
|vpiName:work@dm_top
|uhdmallPackages:
\_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_design: (work@dm_top)
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:3:16
    |vpiParent:
    \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiName:dm::hartinfo_t
    |vpiInstance:
    \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (zero1), line:4:23, endln:4:28
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:3:16
      |vpiName:zero1
      |vpiTypespec:
      \_logic_typespec: , line:4:9, endln:4:22
        |vpiParent:
        \_typespec_member: (zero1), line:4:23, endln:4:28
        |vpiInstance:
        \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
        |vpiRange:
        \_range: , line:4:15, endln:4:22
          |vpiParent:
          \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:3:16
          |vpiLeftRange:
          \_constant: , line:4:16, endln:4:18
            |vpiParent:
            \_range: , line:4:15, endln:4:22
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:19, endln:4:21
            |vpiParent:
            \_range: , line:4:15, endln:4:22
            |vpiDecompile:24
            |vpiSize:64
            |UINT:24
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/PortPackage/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:22
    |vpiTypespecMember:
    \_typespec_member: (dataaccess), line:5:23, endln:5:33
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:3:16
      |vpiName:dataaccess
      |vpiTypespec:
      \_logic_typespec: , line:5:9, endln:5:14
        |vpiParent:
        \_typespec_member: (dataaccess), line:5:23, endln:5:33
        |vpiInstance:
        \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
      |vpiRefFile:${SURELOG_DIR}/tests/PortPackage/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:14
  |vpiDefName:dm
|uhdmtopPackages:
\_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_design: (work@dm_top)
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:3:16
    |vpiParent:
    \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiName:dm::hartinfo_t
    |vpiInstance:
    \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (zero1), line:4:23, endln:4:28
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:3:16
      |vpiName:zero1
      |vpiTypespec:
      \_logic_typespec: , line:4:9, endln:4:22
        |vpiParent:
        \_typespec_member: (zero1), line:4:23, endln:4:28
        |vpiInstance:
        \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
        |vpiRange:
        \_range: , line:4:15, endln:4:22
          |vpiParent:
          \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:3:16
          |vpiLeftRange:
          \_constant: , line:4:16, endln:4:18
            |vpiParent:
            \_range: , line:4:15, endln:4:22
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:19, endln:4:21
            |vpiParent:
            \_range: , line:4:15, endln:4:22
            |vpiDecompile:24
            |vpiSize:64
            |UINT:24
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/PortPackage/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:22
    |vpiTypespecMember:
    \_typespec_member: (dataaccess), line:5:23, endln:5:33
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:3:16
      |vpiName:dataaccess
      |vpiTypespec:
      \_logic_typespec: , line:5:9, endln:5:14
        |vpiParent:
        \_typespec_member: (dataaccess), line:5:23, endln:5:33
        |vpiInstance:
        \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
      |vpiRefFile:${SURELOG_DIR}/tests/PortPackage/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:14
  |vpiDefName:dm
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
  |vpiParent:
  \_design: (work@dm_top)
  |vpiFullName:work@dm_top
  |vpiParameter:
  \_parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
    |vpiParent:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:11:15, endln:11:18
      |vpiParent:
      \_parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:NrHarts
    |vpiFullName:work@dm_top.NrHarts
  |vpiParamAssign:
  \_param_assign: , line:11:35, endln:11:55
    |vpiParent:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiRhs:
    \_constant: , line:11:54, endln:11:55
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:11:15, endln:11:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
  |vpiDefName:work@dm_top
  |vpiNet:
  \_logic_net: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiName:hartinfo_i
    |vpiFullName:work@dm_top.hartinfo_i
    |vpiNetType:1
  |vpiPort:
  \_port: (hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiName:hartinfo_i
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
    |vpiTypedef:
    \_packed_array_typespec: 
      |vpiRange:
      \_range: , line:13:20, endln:13:33
        |vpiLeftRange:
        \_operation: , line:13:21, endln:13:30
          |vpiParent:
          \_range: , line:13:20, endln:13:33
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (NrHarts), line:13:21, endln:13:28
            |vpiParent:
            \_operation: , line:13:21, endln:13:30
            |vpiName:NrHarts
          |vpiOperand:
          \_constant: , line:13:29, endln:13:30
            |vpiParent:
            \_operation: , line:13:21, endln:13:30
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:31, endln:13:32
          |vpiParent:
          \_range: , line:13:20, endln:13:33
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiElemTypespec:
      \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:3:16
|uhdmtopModules:
\_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
  |vpiName:work@dm_top
  |vpiParameter:
  \_parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
    |vpiParent:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:11:15, endln:11:18
      |vpiParent:
      \_parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:NrHarts
    |vpiFullName:work@dm_top.NrHarts
  |vpiParamAssign:
  \_param_assign: , line:11:35, endln:11:55
    |vpiParent:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiRhs:
    \_constant: , line:11:54, endln:11:55
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:11:15, endln:11:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
  |vpiDefName:work@dm_top
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiTypespec:
    \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:3:16
    |vpiName:hartinfo_i
    |vpiFullName:work@dm_top.hartinfo_i
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiName:hartinfo_i
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
      |vpiParent:
      \_port: (hartinfo_i), line:13:35, endln:13:45
      |vpiName:hartinfo_i
      |vpiFullName:work@dm_top.hartinfo_i
      |vpiActual:
      \_struct_net: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
    |vpiTypedef:
    \_packed_array_typespec: 
      |vpiRange:
      \_range: , line:13:20, endln:13:33
        |vpiParent:
        \_port: (hartinfo_i), line:13:35, endln:13:45
        |vpiLeftRange:
        \_constant: , line:13:21, endln:13:28
          |vpiParent:
          \_range: , line:13:20, endln:13:33
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:13:31, endln:13:32
          |vpiParent:
          \_range: , line:13:20, endln:13:33
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiElemTypespec:
      \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:3:16
    |vpiInstance:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PortPackage/dut.sv | ${SURELOG_DIR}/build/regression/PortPackage/roundtrip/dut_000.sv | 4 | 17 |