EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# PSoC4L-CY8C4248xxx-L4xx_TQFP64
#
DEF PSoC4L-CY8C4248xxx-L4xx_TQFP64 U 0 40 Y Y 1 F N
F0 "U" -1200 1750 50 H V R CNN
F1 "PSoC4L-CY8C4248xxx-L4xx_TQFP64" 700 0 50 H V R CNN
F2 "TQFP50P1200X1200-64:TQFP50P1200X1200-64" 50 300 60 H I C CNN
F3 "" -1500 -200 60 H V C CNN
DRAW
S -1300 1700 1400 -1700 1 1 12 f
X P1[7]/VREF 1 -500 1900 200 D 50 50 1 1 B
X P2[0] 2 -1500 -300 200 R 50 50 1 1 B
X P2[1] 3 -1500 -400 200 R 50 50 1 1 B
X P2[2] 4 -1500 -500 200 R 50 50 1 1 B
X P2[3] 5 -1500 -600 200 R 50 50 1 1 B
X P2[4] 6 -1500 -700 200 R 50 50 1 1 B
X P2[5] 7 -1500 -800 200 R 50 50 1 1 B
X P2[6] 8 -1500 -900 200 R 50 50 1 1 B
X P2[7] 9 -1500 -1000 200 R 50 50 1 1 B
X VSSA 10 0 -1900 200 U 50 50 1 1 W
X P3[2] 20 -1500 -1400 200 R 50 50 1 1 B
X P4[3] 30 1600 -700 200 L 50 50 1 1 B
X P0[1] 40 -1500 1300 200 R 50 50 1 1 B
X VDDD 50 -100 1900 200 D 50 50 1 1 W
X P1[2] 60 -1500 300 200 R 50 50 1 1 B
X VDDA 11 300 1900 200 D 50 50 1 1 W
X P3[3] 21 -1500 -1500 200 R 50 50 1 1 B
X P4[4] 31 1600 -600 200 L 50 50 1 1 B
X P0[2] 41 -1500 1200 200 R 50 50 1 1 B
X P5[0] 51 1600 -200 200 L 50 50 1 1 B
X P1[3] 61 -1500 200 200 R 50 50 1 1 B
X P6[0] 12 1600 400 200 L 50 50 1 1 B
X P3[4] 22 1600 -1500 200 L 50 50 1 1 B
X P4[5] 32 1600 -500 200 L 50 50 1 1 B
X P0[3] 42 -1500 1100 200 R 50 50 1 1 B
X P5[1] 52 1600 -100 200 L 50 50 1 1 B
X P1[4] 62 -1500 100 200 R 50 50 1 1 B
X P6[1] 13 1600 500 200 L 50 50 1 1 B
X P3[5] 23 1600 -1400 200 L 50 50 1 1 B
X P4[6] 33 1600 -400 200 L 50 50 1 1 B
X P0[4] 43 -1500 1000 200 R 50 50 1 1 B
X P5[2] 53 1600 0 200 L 50 50 1 1 B
X P1[5] 63 -1500 0 200 R 50 50 1 1 B
X P6[2] 14 1600 600 200 L 50 50 1 1 B
X P3[6] 24 1600 -1300 200 L 50 50 1 1 B
X D+/P13[0] 34 1600 1300 200 L 50 50 1 1 B
X P0[5] 44 -1500 900 200 R 50 50 1 1 B
X P5[3] 54 1600 100 200 L 50 50 1 1 B
X P1[6] 64 -1500 -100 200 R 50 50 1 1 B
X P6[4]/P12[0] 15 1600 700 200 L 50 50 1 1 B
X P3[7] 25 1600 -1200 200 L 50 50 1 1 B
X D-/P13[1] 35 1600 1400 200 L 50 50 1 1 B
X P0[6] 45 -1500 800 200 R 50 50 1 1 B
X P5[5] 55 1600 200 200 L 50 50 1 1 B
X P6[5]/P12[1] 16 1600 800 200 L 50 50 1 1 B
X VDDIO 26 -300 1900 200 D 50 50 1 1 W
X VBUS/P13[2] 36 1600 1500 200 L 50 50 1 1 B
X P0[7] 46 -1500 700 200 R 50 50 1 1 B
X VDDA 56 100 1900 200 D 50 50 1 1 W
X VSSIO 17 -400 -1900 200 U 50 50 1 1 W
X P4[0] 27 1600 -1000 200 L 50 50 1 1 B
X P7[0] 37 1600 1000 200 L 50 50 1 1 B
X ~XRES 47 -1500 1500 200 R 50 50 1 1 B
X VSSA 57 200 -1900 200 U 50 50 1 1 W
X P3[0] 18 -1500 -1200 200 R 50 50 1 1 B
X P4[1] 28 1600 -900 200 L 50 50 1 1 B
X P7[1] 38 1600 1100 200 L 50 50 1 1 B
X VCCD 48 500 1900 200 D 50 50 1 1 W
X P1[0] 58 -1500 500 200 R 50 50 1 1 B
X P3[1] 19 -1500 -1300 200 R 50 50 1 1 B
X P4[2] 29 1600 -800 200 L 50 50 1 1 B
X NC 39 400 -1900 200 U 50 50 1 1 N
X VSSD 49 -200 -1900 200 U 50 50 1 1 W
X P1[1] 59 -1500 400 200 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# PSoC5LP-CY8C5888xxx-LPxxx_QFN68
#
DEF PSoC5LP-CY8C5888xxx-LPxxx_QFN68 U 0 40 Y Y 1 L N
F0 "U" -1700 1650 50 H V R CNN
F1 "PSoC5LP-CY8C5888xxx-LPxxx_QFN68" 850 0 50 H V R CNN
F2 "QFN40P800X800X100-68T570:QFN40P800X800X100-68T570" 50 -1100 60 H I C CNN
F3 "" -2000 -1200 60 H V C CNN
DRAW
S -1800 1600 2000 -1500 1 1 12 f
X P2[6]/TRACEDATA[2] 1 -2000 -1200 200 R 50 50 1 1 B
X P2[7]/TRACEDATA[3] 2 -2000 -1300 200 R 50 50 1 1 B
X P12[4]/I2C0:SCL/SIO 3 2200 0 200 L 50 50 1 1 B
X P12[5]/I2C0:SDA/SIO 4 2200 100 200 L 50 50 1 1 B
X VSSB 5 400 -1700 200 U 50 50 1 1 W
X IND 6 -350 1800 200 D 50 50 1 1 B
X VBOOST 7 -450 1800 200 D 50 50 1 1 B
X VBAT 8 -550 1800 200 D 50 50 1 1 B
X VSSD 9 -400 -1700 200 U 50 50 1 1 W
X ~XRES 10 -2000 1400 200 R 50 50 1 1 B
X P12[6]/SIO 20 2200 200 200 L 50 50 1 1 B
X P3[1]/IDAC3 30 2200 -1200 200 L 50 50 1 1 B
X P15[2]/KHZ_XTAL:XO 40 2200 700 200 L 50 50 1 1 B
X P0[2]/OPAMP0+/SAR1_EXTREF 50 -2000 1000 200 R 50 50 1 1 B
X P15[4] 60 2200 1000 200 L 50 50 1 1 B
X P1[0]/TMS/SWDIO 11 -2000 300 200 R 50 50 1 1 B
X P12[7]/SIO 21 2200 300 200 L 50 50 1 1 B
X P3[2]/OPAMP3-/EXTREF1 31 2200 -1100 200 L 50 50 1 1 B
X P15[3]/KHZ_XTAL:XI 41 2200 800 200 L 50 50 1 1 B
X P0[3]/OPAMP0-/EXTREF0 51 -2000 900 200 R 50 50 1 1 B
X P15[5] 61 2200 900 200 L 50 50 1 1 B
X P1[1]/TCK/SWDCK 12 -2000 200 200 R 50 50 1 1 B
X P15[6]/SWDIO/D+ 22 2200 1300 200 L 50 50 1 1 B
X P3[3]/OPAMP3+ 32 2200 -1000 200 L 50 50 1 1 B
X VCCA 42 850 1800 200 D 50 50 1 1 W
X VDDIO0 52 150 1800 200 D 50 50 1 1 W
X P2[0] 62 -2000 -600 200 R 50 50 1 1 B
X P1[2]/Configurable~XRES 13 -2000 100 200 R 50 50 1 1 B
X P15[7]/SWDCK/D- 23 2200 1400 200 L 50 50 1 1 B
X P3[4]/OPAMP1- 33 2200 -900 200 L 50 50 1 1 B
X VSSA 43 200 -1700 200 U 50 50 1 1 W
X P0[4]/OPAMP2+/SAR0_EXTREF 53 -2000 800 200 R 50 50 1 1 B
X P2[1] 63 -2000 -700 200 R 50 50 1 1 B
X P1[3]/TDO/SWV 14 -2000 0 200 R 50 50 1 1 B
X VDDD 24 450 1800 200 D 50 50 1 1 W
X P3[5]/OPAMP1+ 34 2200 -800 200 L 50 50 1 1 B
X VDDA 44 950 1800 200 D 50 50 1 1 W
X P0[5]/OPAMP2- 54 -2000 700 200 R 50 50 1 1 B
X P2[2] 64 -2000 -800 200 R 50 50 1 1 B
X P1[4]/TDI 15 -2000 -100 200 R 50 50 1 1 B
X VSSD 25 -200 -1700 200 U 50 50 1 1 W
X VDDIO3 35 -150 1800 200 D 50 50 1 1 W
X VSSD 45 -600 -1700 200 U 50 50 1 1 W
X P0[6]/IDAC0 55 -2000 600 200 R 50 50 1 1 B
X P2[3]/TRACECLK 65 -2000 -900 200 R 50 50 1 1 B
X P1[5]/NTRST 16 -2000 -200 200 R 50 50 1 1 B
X VCCD 26 650 1800 200 D 50 50 1 1 W
X P3[6]/OPAMP1OUT 36 2200 -700 200 L 50 50 1 1 B
X P12[2]/SIO 46 2200 -200 200 L 50 50 1 1 B
X P0[7]/IDAC2 56 -2000 500 200 R 50 50 1 1 B
X P2[4]/TRACEDATA[0] 66 -2000 -1000 200 R 50 50 1 1 B
X VDDIO1 17 50 1800 200 D 50 50 1 1 W
X P15[0]/MHZ_XTAL:XO 27 2200 500 200 L 50 50 1 1 B
X P3[7]/OPAMP3OUT 37 2200 -600 200 L 50 50 1 1 B
X P12[3]/SIO 47 2200 -100 200 L 50 50 1 1 B
X VCCD 57 550 1800 200 D 50 50 1 1 W
X VDDIO2 67 -50 1800 200 D 50 50 1 1 W
X P1[6] 18 -2000 -300 200 R 50 50 1 1 B
X P15[1]/MHZ_XTAL:XI 28 2200 600 200 L 50 50 1 1 B
X P12[0]/SIO/I2C1:SCL 38 2200 -400 200 L 50 50 1 1 B
X P0[0]/OPAMP2OUT 48 -2000 1200 200 R 50 50 1 1 B
X VSSD 58 0 -1700 200 U 50 50 1 1 W
X P2[5]/TRACEDATA[1] 68 -2000 -1100 200 R 50 50 1 1 B
X P1[7] 19 -2000 -400 200 R 50 50 1 1 B
X P3[0]/IDAC1 29 2200 -1300 200 L 50 50 1 1 B
X P12[1]/SIO/I2C1:SDA 39 2200 -300 200 L 50 50 1 1 B
X P0[1]/OPAMP0OUT 49 -2000 1100 200 R 50 50 1 1 B
X VDDD 59 350 1800 200 D 50 50 1 1 W
X PAD 69 600 -1700 200 U 50 50 1 1 U
ENDDRAW
ENDDEF
#
#End Library
