set SynModuleInfo {
  {SRCNAME los_Pipeline_VITIS_LOOP_58_2 MODELNAME los_Pipeline_VITIS_LOOP_58_2 RTLNAME main_los_Pipeline_VITIS_LOOP_58_2
    SUBMODULES {
      {MODELNAME main_flow_control_loop_pipe_sequential_init RTLNAME main_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME main_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME los_Pipeline_VITIS_LOOP_104_4 MODELNAME los_Pipeline_VITIS_LOOP_104_4 RTLNAME main_los_Pipeline_VITIS_LOOP_104_4}
  {SRCNAME los_Pipeline_VITIS_LOOP_151_6 MODELNAME los_Pipeline_VITIS_LOOP_151_6 RTLNAME main_los_Pipeline_VITIS_LOOP_151_6}
  {SRCNAME los_Pipeline_VITIS_LOOP_198_8 MODELNAME los_Pipeline_VITIS_LOOP_198_8 RTLNAME main_los_Pipeline_VITIS_LOOP_198_8}
  {SRCNAME los_Pipeline_VITIS_LOOP_245_10 MODELNAME los_Pipeline_VITIS_LOOP_245_10 RTLNAME main_los_Pipeline_VITIS_LOOP_245_10}
  {SRCNAME los_Pipeline_VITIS_LOOP_292_12 MODELNAME los_Pipeline_VITIS_LOOP_292_12 RTLNAME main_los_Pipeline_VITIS_LOOP_292_12}
  {SRCNAME los_Pipeline_VITIS_LOOP_339_14 MODELNAME los_Pipeline_VITIS_LOOP_339_14 RTLNAME main_los_Pipeline_VITIS_LOOP_339_14}
  {SRCNAME los_Pipeline_VITIS_LOOP_386_16 MODELNAME los_Pipeline_VITIS_LOOP_386_16 RTLNAME main_los_Pipeline_VITIS_LOOP_386_16}
  {SRCNAME los MODELNAME los RTLNAME main_los}
  {SRCNAME main MODELNAME main RTLNAME main IS_TOP 1
    SUBMODULES {
      {MODELNAME main_obstacles_0_RAM_AUTO_1R1W RTLNAME main_obstacles_0_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME main_results_0_RAM_AUTO_0R0W RTLNAME main_results_0_RAM_AUTO_0R0W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
    }
  }
}
