// Seed: 1587716272
module module_0 (
    input  wor   id_0,
    input  wand  id_1,
    output wand  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  wor   id_5,
    output uwire id_6
);
  assign id_2 = 1;
  wire id_8;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  tri1  id_2,
    input  tri   id_3,
    input  wire  id_4,
    output tri1  id_5,
    input  uwire id_6
);
  always begin
    if (1) id_1 <= id_0;
  end
  module_0(
      id_3, id_2, id_5, id_2, id_3, id_3, id_5
  );
endmodule
