--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    7.050(R)|    0.237(R)|clk_IBUFG         |   0.000|
HALL11      |    3.748(R)|    0.334(R)|clk_IBUFG         |   0.000|
HALL12      |    2.358(R)|    0.686(R)|clk_IBUFG         |   0.000|
HALL13      |    2.859(R)|   -0.745(R)|clk_IBUFG         |   0.000|
HALL14      |    3.770(R)|   -0.554(R)|clk_IBUFG         |   0.000|
HALL21      |    2.384(R)|    0.129(R)|clk_IBUFG         |   0.000|
HALL22      |    1.627(R)|    0.180(R)|clk_IBUFG         |   0.000|
HALL23      |    2.373(R)|    0.411(R)|clk_IBUFG         |   0.000|
HALL24      |    2.789(R)|    0.055(R)|clk_IBUFG         |   0.000|
HALL31      |    1.961(R)|   -0.094(R)|clk_IBUFG         |   0.000|
HALL32      |    0.930(R)|    0.731(R)|clk_IBUFG         |   0.000|
HALL33      |    0.954(R)|    0.712(R)|clk_IBUFG         |   0.000|
HALL34      |    1.378(R)|    0.367(R)|clk_IBUFG         |   0.000|
MOTOR_NUM<0>|    6.151(R)|   -0.734(R)|clk_IBUFG         |   0.000|
MOTOR_NUM<1>|    7.292(R)|   -0.752(R)|clk_IBUFG         |   0.000|
PARITY_IN   |    8.073(R)|   -2.171(R)|clk_IBUFG         |   0.000|
RPM_IN<0>   |    5.470(R)|    0.963(R)|clk_IBUFG         |   0.000|
RPM_IN<1>   |    6.306(R)|    0.657(R)|clk_IBUFG         |   0.000|
RPM_IN<2>   |    5.424(R)|    0.760(R)|clk_IBUFG         |   0.000|
RPM_IN<3>   |    6.119(R)|    0.258(R)|clk_IBUFG         |   0.000|
RPM_IN<4>   |    4.649(R)|    1.052(R)|clk_IBUFG         |   0.000|
RPM_IN<5>   |    5.165(R)|    0.792(R)|clk_IBUFG         |   0.000|
RPM_IN<6>   |    5.236(R)|    0.417(R)|clk_IBUFG         |   0.000|
RPM_IN<7>   |    5.206(R)|    0.410(R)|clk_IBUFG         |   0.000|
TXE         |    4.218(R)|   -1.043(R)|clk_IBUFG         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CHECK_OUT   |    8.401(R)|clk_IBUFG         |   0.000|
DATA_USB<0> |   10.628(R)|clk_IBUFG         |   0.000|
DATA_USB<1> |   11.196(R)|clk_IBUFG         |   0.000|
DATA_USB<2> |   10.353(R)|clk_IBUFG         |   0.000|
DATA_USB<3> |    9.763(R)|clk_IBUFG         |   0.000|
DATA_USB<4> |   11.322(R)|clk_IBUFG         |   0.000|
DATA_USB<5> |    9.723(R)|clk_IBUFG         |   0.000|
DATA_USB<6> |   10.510(R)|clk_IBUFG         |   0.000|
DATA_USB<7> |    9.765(R)|clk_IBUFG         |   0.000|
HALL_OUT    |    9.601(R)|clk_IBUFG         |   0.000|
LED<1>      |   10.618(R)|clk_IBUFG         |   0.000|
LED<2>      |   10.598(R)|clk_IBUFG         |   0.000|
LED<3>      |   10.328(R)|clk_IBUFG         |   0.000|
M1n1        |   13.601(R)|clk_IBUFG         |   0.000|
M1n2        |   11.536(R)|clk_IBUFG         |   0.000|
M1n3        |   11.914(R)|clk_IBUFG         |   0.000|
M1n4        |   11.533(R)|clk_IBUFG         |   0.000|
M1p1        |   12.495(R)|clk_IBUFG         |   0.000|
M1p2        |   10.895(R)|clk_IBUFG         |   0.000|
M1p3        |   12.350(R)|clk_IBUFG         |   0.000|
M1p4        |   11.360(R)|clk_IBUFG         |   0.000|
M2n1        |   12.268(R)|clk_IBUFG         |   0.000|
M2n2        |   11.438(R)|clk_IBUFG         |   0.000|
M2n3        |   12.431(R)|clk_IBUFG         |   0.000|
M2n4        |   12.115(R)|clk_IBUFG         |   0.000|
M2p1        |   12.470(R)|clk_IBUFG         |   0.000|
M2p2        |   11.457(R)|clk_IBUFG         |   0.000|
M2p3        |   12.514(R)|clk_IBUFG         |   0.000|
M2p4        |   12.887(R)|clk_IBUFG         |   0.000|
M3n1        |   12.547(R)|clk_IBUFG         |   0.000|
M3n2        |   11.674(R)|clk_IBUFG         |   0.000|
M3n3        |   12.705(R)|clk_IBUFG         |   0.000|
M3n4        |   12.027(R)|clk_IBUFG         |   0.000|
M3p1        |   12.499(R)|clk_IBUFG         |   0.000|
M3p2        |   11.510(R)|clk_IBUFG         |   0.000|
M3p3        |   11.772(R)|clk_IBUFG         |   0.000|
M3p4        |   11.957(R)|clk_IBUFG         |   0.000|
USB_WR      |   10.857(R)|clk_IBUFG         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    4.537|    4.537|
TEST_KEY<1>    |         |         |    4.939|    4.939|
TEST_KEY<2>    |         |         |    5.628|    5.628|
TEST_KEY<3>    |         |         |    5.526|    5.526|
clk            |         |         |    7.194|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    4.905|    4.905|
TEST_KEY<1>    |         |         |    5.307|    5.307|
TEST_KEY<2>    |         |         |    5.996|    5.996|
TEST_KEY<3>    |         |         |    5.894|    5.894|
clk            |         |         |    7.194|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    3.244|    3.244|
TEST_KEY<1>    |         |         |    3.646|    3.646|
TEST_KEY<2>    |         |         |    4.335|    4.335|
TEST_KEY<3>    |         |         |    4.233|    4.233|
clk            |         |         |    7.194|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    3.970|    3.970|
TEST_KEY<1>    |         |         |    4.372|    4.372|
TEST_KEY<2>    |         |         |    5.061|    5.061|
TEST_KEY<3>    |         |         |    4.959|    4.959|
clk            |         |         |    7.194|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |    9.965|         |         |
TEST_KEY<1>    |         |    9.965|         |         |
TEST_KEY<2>    |         |    9.965|         |         |
TEST_KEY<3>    |         |    9.965|         |         |
clk            |   30.847|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Feb 27 13:33:53 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



