/*
 * Instance header file for PIC32WM_BZ6204
 *
 * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2025-01-29T18:23:31Z */
#ifndef _PIC32WM_BZ6_CAN1_INSTANCE_
#define _PIC32WM_BZ6_CAN1_INSTANCE_


/* ========== Instance Parameter definitions for CAN1 peripheral ========== */
#define CAN1_ECC_BERR_IMPLEMENTED                (0)        
#define CAN1_EXT_TSTAMP_IMPLEMENTED              (0)        
#define CAN1_MSG_RAM_ADDR                        (0x20)     
#define CAN1_PADDR_MSB                           (12)       
#define CAN1_RXD_SYNC_METHOD                     (0)        
#define CAN1_VERSION                             (0x30203)  
#define CAN1_DMAC_ID_DBGMSG                      (68)       
#define CAN1_GCLK_ID                             (29)       
#define CAN1_INSTANCE_ID                         (105)      /* Instance index for CAN1 */
#define CAN1_PAC_ID                              (105)      /* Index for CAN1 registers write protection */

#endif /* _PIC32WM_BZ6_CAN1_INSTANCE_ */
