#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Apr 07 23:52:27 2018
# Process ID: 6604
# Current directory: C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.runs/synth_1
# Command line: vivado.exe -log AUDIO_FX_TOP.vds -mode batch -messageDb vivado.pb -notrace -source AUDIO_FX_TOP.tcl
# Log file: C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.runs/synth_1/AUDIO_FX_TOP.vds
# Journal file: C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AUDIO_FX_TOP.tcl -notrace
Command: synth_design -top AUDIO_FX_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 273.508 ; gain = 66.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'get_clock_20k' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/get_clock_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'get_clock_20k' (1#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/get_clock_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'get_clock_50M' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/get_clock_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'get_clock_50M' (2#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/get_clock_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'A_delay' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/A_delay.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/A_delay.v:37]
INFO: [Synth 8-638] synthesizing module 'gen_delay2' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/gen_delay2.v:23]
INFO: [Synth 8-256] done synthesizing module 'gen_delay2' (4#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/gen_delay2.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/A_delay.v:38]
INFO: [Synth 8-638] synthesizing module 'gen_delay3' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/gen_delay3.v:23]
INFO: [Synth 8-256] done synthesizing module 'gen_delay3' (5#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/gen_delay3.v:23]
WARNING: [Synth 8-567] referenced signal 'data_in' should be on the sensitivity list [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/A_delay.v:40]
WARNING: [Synth 8-567] referenced signal 'temp2' should be on the sensitivity list [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/A_delay.v:40]
WARNING: [Synth 8-567] referenced signal 'temp3' should be on the sensitivity list [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/A_delay.v:40]
INFO: [Synth 8-256] done synthesizing module 'A_delay' (6#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/A_delay.v:23]
INFO: [Synth 8-638] synthesizing module 'music_instrument' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/music_instrument.v:23]
INFO: [Synth 8-638] synthesizing module 'note_gen' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/note_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'note_gen' (7#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/note_gen.v:23]
WARNING: [Synth 8-567] referenced signal 'gen_note' should be on the sensitivity list [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/music_instrument.v:39]
INFO: [Synth 8-256] done synthesizing module 'music_instrument' (8#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/music_instrument.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_pong' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_pong.v:2]
	Parameter key_width bound to: 60 - type: integer 
	Parameter key_border_width bound to: 4 - type: integer 
	Parameter keyboard_x_l bound to: 66 - type: integer 
	Parameter keyboard_x_r bound to: 573 - type: integer 
	Parameter keyboard_y_u bound to: 191 - type: integer 
	Parameter keyboard_y_d bound to: 523 - type: integer 
	Parameter COL_WHITE bound to: 12'b111111111111 
	Parameter COL_BLACK bound to: 12'b000000000000 
	Parameter COL_BALL bound to: 12'b001011111010 
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_pong.v:55]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_sync.v:23]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (9#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_sync.v:23]
WARNING: [Synth 8-5788] Register paddle_reverse_reg in module vga_pong is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_pong.v:92]
WARNING: [Synth 8-5788] Register hit_reg in module vga_pong is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_pong.v:128]
INFO: [Synth 8-256] done synthesizing module 'vga_pong' (10#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_pong.v:2]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/SSD.v:23]
	Parameter enable_arr bound to: 4'b1111 
INFO: [Synth 8-638] synthesizing module 'get_clock_2Hz' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/get_clock_2Hz.v:23]
INFO: [Synth 8-256] done synthesizing module 'get_clock_2Hz' (11#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/get_clock_2Hz.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/SSD.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/SSD.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/SSD.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/SSD.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/SSD.v:75]
WARNING: [Synth 8-567] referenced signal 'scroll' should be on the sensitivity list [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/SSD.v:72]
INFO: [Synth 8-256] done synthesizing module 'SSD' (12#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/SSD.v:23]
WARNING: [Synth 8-567] referenced signal 'MIC_in' should be on the sensitivity list [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:93]
WARNING: [Synth 8-567] referenced signal 'delay' should be on the sensitivity list [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:93]
WARNING: [Synth 8-567] referenced signal 'music' should be on the sensitivity list [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:93]
WARNING: [Synth 8-567] referenced signal 'extra_feature' should be on the sensitivity list [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:93]
WARNING: [Synth 8-567] referenced signal 'Hsync_temp' should be on the sensitivity list [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:93]
WARNING: [Synth 8-567] referenced signal 'Vsync_temp' should be on the sensitivity list [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:93]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (13#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (14#1) [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 311.465 ; gain = 104.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:103]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:103]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:103]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:103]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:103]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:103]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:103]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:103]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:103]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:103]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:103]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 311.465 ; gain = 104.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AUDIO_FX_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AUDIO_FX_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 604.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 604.141 ; gain = 397.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 604.141 ; gain = 397.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 604.141 ; gain = 397.461
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "NOTE0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "LEFT_SHIFT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_pong.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_pong.v:181]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_pong.v:173]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_pong.v:173]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_pong.v:181]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/vga_pong.v:159]
INFO: [Synth 8-5546] ROM "ball_x_reverse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ball_x_reverse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ball_y_reverse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ball_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DA2RefComp'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/imports/new/SSD.v:78]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                shiftout |                               01 |                               01
                syncdata |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'DA2RefComp'
WARNING: [Synth 8-327] inferring latch for variable 'Hsync_reg' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'Vsync_reg' [C:/Users/Lynn Mkka/Desktop/7_APR_2259/7_APR_2336/7_APR_2336.srcs/sources_1/new/AUDIO_FX_TOP.v:98]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 604.141 ; gain = 397.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---RAMs : 
	             468K Bit         RAMs := 1     
	             234K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AUDIO_FX_TOP 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module get_clock_20k 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module get_clock_50M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module SPI 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gen_delay2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---RAMs : 
	             234K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
Module gen_delay3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---RAMs : 
	             468K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
Module A_delay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
Module note_gen 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module music_instrument 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vga_pong 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module get_clock_2Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SSD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module DA2RefComp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 604.141 ; gain = 397.461
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "GEN/NOTE0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ms/GEN/NOTE0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ball_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ball_x_reverse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ball_x_reverse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ball_y_reverse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 604.141 ; gain = 397.461
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 604.141 ; gain = 397.461

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|gen_delay2  | memory_reg | 32 K x 12(READ_FIRST)  | W |   | 32 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 12     | 
|gen_delay3  | memory_reg | 64 K x 12(READ_FIRST)  | W |   | 64 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 24     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[14]' (FD) to 'a1/nolabel_line37/j_reg_rep[14]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[0]' (FD) to 'a1/nolabel_line37/j_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[1]' (FD) to 'a1/nolabel_line37/j_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[2]' (FD) to 'a1/nolabel_line37/j_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[3]' (FD) to 'a1/nolabel_line37/j_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[4]' (FD) to 'a1/nolabel_line37/j_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[9]' (FD) to 'a1/nolabel_line37/j_reg_rep[9]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[10]' (FD) to 'a1/nolabel_line37/j_reg_rep[10]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[11]' (FD) to 'a1/nolabel_line37/j_reg_rep[11]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[13]' (FD) to 'a1/nolabel_line37/j_reg_rep[13]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[12]' (FD) to 'a1/nolabel_line37/j_reg_rep[12]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[8]' (FD) to 'a1/nolabel_line37/j_reg_rep[8]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[7]' (FD) to 'a1/nolabel_line37/j_reg_rep[7]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[6]' (FD) to 'a1/nolabel_line37/j_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line37/j_reg[5]' (FD) to 'a1/nolabel_line37/j_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[15]' (FD) to 'a1/nolabel_line38/j_reg_rep[15]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[0]' (FD) to 'a1/nolabel_line38/j_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[1]' (FD) to 'a1/nolabel_line38/j_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[2]' (FD) to 'a1/nolabel_line38/j_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[3]' (FD) to 'a1/nolabel_line38/j_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[4]' (FD) to 'a1/nolabel_line38/j_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[5]' (FD) to 'a1/nolabel_line38/j_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[10]' (FD) to 'a1/nolabel_line38/j_reg_rep[10]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[11]' (FD) to 'a1/nolabel_line38/j_reg_rep[11]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[12]' (FD) to 'a1/nolabel_line38/j_reg_rep[12]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[14]' (FD) to 'a1/nolabel_line38/j_reg_rep[14]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[13]' (FD) to 'a1/nolabel_line38/j_reg_rep[13]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[9]' (FD) to 'a1/nolabel_line38/j_reg_rep[9]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[8]' (FD) to 'a1/nolabel_line38/j_reg_rep[8]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[7]' (FD) to 'a1/nolabel_line38/j_reg_rep[7]'
INFO: [Synth 8-3886] merging instance 'a1/nolabel_line38/j_reg[6]' (FD) to 'a1/nolabel_line38/j_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'vp/note_reg[0]' (FDR) to 'vp/note_reg[1]'
INFO: [Synth 8-3886] merging instance 'vp/note_reg[1]' (FDR) to 'vp/note_reg[2]'
INFO: [Synth 8-3886] merging instance 'vp/note_reg[2]' (FDR) to 'vp/note_reg[3]'
INFO: [Synth 8-3886] merging instance 'vp/note_reg[3]' (FDR) to 'vp/note_reg[4]'
INFO: [Synth 8-3886] merging instance 'vp/note_reg[4]' (FDR) to 'vp/note_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vp/note_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vp/paddle_y_d_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_d_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_d_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vp/paddle_y_d_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vp/paddle_y_d_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_u_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vp/paddle_y_u_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_u_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vp/paddle_y_u_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_u_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vp/paddle_y_u_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_u_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_u_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vp/paddle_y_u_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vp/paddle_y_u_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vp/paddle_y_u_reg[10] )
INFO: [Synth 8-3886] merging instance 'vp/rgb_reg_reg[0]' (FDC) to 'vp/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'vp/rgb_reg_reg[1]' (FDC) to 'vp/rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'vp/rgb_reg_reg[2]' (FDC) to 'vp/rgb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'vp/rgb_reg_reg[3]' (FDC) to 'vp/rgb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'vp/rgb_reg_reg[4]' (FDC) to 'vp/rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'vp/rgb_reg_reg[5]' (FDC) to 'vp/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'vp/rgb_reg_reg[6]' (FDC) to 'vp/rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'vp/rgb_reg_reg[7]' (FDC) to 'vp/rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'vp/rgb_reg_reg[8]' (FDC) to 'vp/rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'vp/rgb_reg_reg[10]' (FDC) to 'vp/rgb_reg_reg[11]'
WARNING: [Synth 8-3332] Sequential element (u1/temp_reg[15]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u1/temp_reg[14]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u1/temp_reg[13]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u1/temp_reg[12]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[14]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[9]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[10]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[11]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[13]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[12]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[8]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[7]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[6]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line37/j_reg[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[15]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[10]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[11]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[12]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[14]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[13]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[9]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[8]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[7]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (a1/nolabel_line38/j_reg[6]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/note_reg[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/note_reg[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/note_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/note_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/note_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/note_reg[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_d_reg[10]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_d_reg[9]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_d_reg[8]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_d_reg[7]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_d_reg[6]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_d_reg[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_d_reg[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_d_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_d_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_d_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_d_reg[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_u_reg[10]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_u_reg[9]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_u_reg[8]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_u_reg[7]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_u_reg[6]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_u_reg[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_u_reg[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_u_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_u_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_u_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/paddle_y_u_reg[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/rgb_reg_reg[10]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/rgb_reg_reg[8]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/rgb_reg_reg[7]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/rgb_reg_reg[6]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/rgb_reg_reg[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/rgb_reg_reg[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/rgb_reg_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/rgb_reg_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/rgb_reg_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (vp/rgb_reg_reg[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[6]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[7]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[8]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[9]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[10]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[11]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[12]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[13]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[14]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[15]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[16]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[17]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[18]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[19]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[20]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[21]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[22]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[23]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[24]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[25]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[26]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/clk_counter_reg[27]) is unused and will be removed from module AUDIO_FX_TOP.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 604.141 ; gain = 397.461
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 604.141 ; gain = 397.461

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 604.141 ; gain = 397.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 633.012 ; gain = 426.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line37/memory_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line37/memory_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line37/memory_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line37/memory_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line37/memory_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line37/memory_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line37/memory_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line37/memory_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line37/memory_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line37/memory_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line37/memory_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line37/memory_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line38/memory_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line38/memory_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line38/memory_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line38/memory_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line38/memory_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line38/memory_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line38/memory_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line38/memory_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line38/memory_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line38/memory_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line38/memory_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a1/nolabel_line38/memory_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 635.336 ; gain = 428.656
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 635.336 ; gain = 428.656

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 635.336 ; gain = 428.656
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 635.336 ; gain = 428.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 635.336 ; gain = 428.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 635.336 ; gain = 428.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 635.336 ; gain = 428.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 635.336 ; gain = 428.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 635.336 ; gain = 428.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   114|
|3     |LUT1       |   310|
|4     |LUT2       |   111|
|5     |LUT3       |    28|
|6     |LUT4       |   166|
|7     |LUT5       |    78|
|8     |LUT6       |   148|
|9     |RAMB36E1   |    12|
|10    |RAMB36E1_1 |    12|
|11    |RAMB36E1_2 |    12|
|12    |FDCE       |    74|
|13    |FDPE       |    22|
|14    |FDRE       |   356|
|15    |LD         |     9|
|16    |IBUF       |    20|
|17    |OBUF       |    44|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |  1519|
|2     |  a1               |A_delay            |   312|
|3     |    nolabel_line37 |gen_delay2         |   156|
|4     |    nolabel_line38 |gen_delay3         |   156|
|5     |  f1               |get_clock_20k      |    31|
|6     |  f2               |get_clock_50M      |     4|
|7     |  ms               |music_instrument   |   180|
|8     |    GEN            |note_gen_1         |   177|
|9     |  seg_display      |SSD                |   183|
|10    |    f3             |get_clock_2Hz      |    64|
|11    |  u1               |SPI                |    92|
|12    |  u2               |DA2RefComp         |    47|
|13    |  vp               |vga_pong           |   588|
|14    |    ms             |music_instrument_0 |   115|
|15    |      GEN          |note_gen           |   115|
|16    |    vga_sync_unit  |vga_sync           |   139|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 635.336 ; gain = 428.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 119 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 635.336 ; gain = 135.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 635.336 ; gain = 428.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 179 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
168 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 635.336 ; gain = 428.656
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 635.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 07 23:53:25 2018...
