// Seed: 2885371466
module module_0 (
    input wire id_0,
    input wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri id_10,
    output supply0 id_11,
    output uwire id_12,
    input tri id_13,
    input uwire id_14,
    input wor id_15,
    output tri1 id_16,
    output uwire id_17,
    input supply0 id_18,
    output supply0 id_19,
    input wor id_20,
    output tri id_21
);
endmodule
module module_1 #(
    parameter id_10 = 32'd50,
    parameter id_11 = 32'd25
) (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    output supply0 id_7
);
  wire id_9;
  module_0(
      id_3,
      id_1,
      id_5,
      id_0,
      id_3,
      id_3,
      id_6,
      id_1,
      id_3,
      id_2,
      id_4,
      id_5,
      id_5,
      id_1,
      id_3,
      id_0,
      id_7,
      id_7,
      id_1,
      id_5,
      id_2,
      id_7
  ); defparam id_10.id_11 = 1;
  assign id_11 = id_10;
  wire id_12;
endmodule
