<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4588" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4588{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4588{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4588{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4588{left:189px;bottom:998px;}
#t5_4588{left:424px;bottom:998px;letter-spacing:-0.11px;}
#t6_4588{left:424px;bottom:981px;letter-spacing:-0.1px;}
#t7_4588{left:189px;bottom:956px;letter-spacing:-0.11px;}
#t8_4588{left:424px;bottom:956px;letter-spacing:-0.11px;}
#t9_4588{left:424px;bottom:940px;letter-spacing:-0.12px;}
#ta_4588{left:189px;bottom:915px;letter-spacing:-0.14px;}
#tb_4588{left:424px;bottom:915px;letter-spacing:-0.12px;}
#tc_4588{left:74px;bottom:891px;letter-spacing:-0.15px;}
#td_4588{left:136px;bottom:891px;letter-spacing:-0.16px;}
#te_4588{left:189px;bottom:891px;letter-spacing:-0.14px;}
#tf_4588{left:424px;bottom:891px;letter-spacing:-0.14px;}
#tg_4588{left:689px;bottom:891px;letter-spacing:-0.04px;}
#th_4588{left:689px;bottom:874px;letter-spacing:-0.13px;}
#ti_4588{left:689px;bottom:857px;letter-spacing:-0.16px;}
#tj_4588{left:189px;bottom:833px;}
#tk_4588{left:424px;bottom:833px;letter-spacing:-0.12px;}
#tl_4588{left:424px;bottom:816px;letter-spacing:-0.12px;}
#tm_4588{left:689px;bottom:833px;letter-spacing:-0.08px;}
#tn_4588{left:689px;bottom:816px;letter-spacing:-0.13px;}
#to_4588{left:689px;bottom:799px;letter-spacing:-0.16px;}
#tp_4588{left:189px;bottom:774px;letter-spacing:-0.11px;}
#tq_4588{left:424px;bottom:774px;letter-spacing:-0.12px;}
#tr_4588{left:75px;bottom:750px;letter-spacing:-0.16px;}
#ts_4588{left:74px;bottom:733px;letter-spacing:-0.14px;}
#tt_4588{left:92px;bottom:716px;}
#tu_4588{left:75px;bottom:700px;letter-spacing:-0.16px;}
#tv_4588{left:75px;bottom:683px;letter-spacing:-0.17px;}
#tw_4588{left:189px;bottom:750px;letter-spacing:-0.13px;}
#tx_4588{left:424px;bottom:750px;letter-spacing:-0.1px;}
#ty_4588{left:424px;bottom:733px;letter-spacing:-0.12px;}
#tz_4588{left:76px;bottom:658px;letter-spacing:-0.14px;}
#t10_4588{left:74px;bottom:642px;letter-spacing:-0.17px;}
#t11_4588{left:189px;bottom:658px;letter-spacing:-0.14px;}
#t12_4588{left:427px;bottom:658px;letter-spacing:-0.12px;}
#t13_4588{left:689px;bottom:658px;letter-spacing:-0.08px;word-spacing:0.02px;}
#t14_4588{left:689px;bottom:642px;letter-spacing:-0.13px;}
#t15_4588{left:689px;bottom:625px;letter-spacing:-0.07px;}
#t16_4588{left:689px;bottom:608px;letter-spacing:-0.13px;}
#t17_4588{left:689px;bottom:591px;letter-spacing:-0.14px;}
#t18_4588{left:189px;bottom:567px;}
#t19_4588{left:424px;bottom:567px;letter-spacing:-0.12px;}
#t1a_4588{left:424px;bottom:545px;letter-spacing:-0.12px;}
#t1b_4588{left:424px;bottom:529px;letter-spacing:-0.11px;}
#t1c_4588{left:189px;bottom:504px;letter-spacing:-0.14px;}
#t1d_4588{left:424px;bottom:504px;letter-spacing:-0.12px;}
#t1e_4588{left:189px;bottom:480px;}
#t1f_4588{left:424px;bottom:480px;letter-spacing:-0.12px;}
#t1g_4588{left:424px;bottom:458px;letter-spacing:-0.12px;}
#t1h_4588{left:189px;bottom:434px;}
#t1i_4588{left:424px;bottom:434px;letter-spacing:-0.13px;}
#t1j_4588{left:189px;bottom:409px;letter-spacing:-0.14px;}
#t1k_4588{left:424px;bottom:409px;letter-spacing:-0.12px;}
#t1l_4588{left:424px;bottom:388px;letter-spacing:-0.11px;}
#t1m_4588{left:189px;bottom:364px;letter-spacing:-0.12px;}
#t1n_4588{left:424px;bottom:364px;letter-spacing:-0.12px;word-spacing:-0.57px;}
#t1o_4588{left:424px;bottom:347px;letter-spacing:-0.11px;}
#t1p_4588{left:189px;bottom:322px;letter-spacing:-0.14px;}
#t1q_4588{left:424px;bottom:322px;letter-spacing:-0.12px;}
#t1r_4588{left:76px;bottom:298px;letter-spacing:-0.14px;}
#t1s_4588{left:74px;bottom:281px;letter-spacing:-0.17px;}
#t1t_4588{left:189px;bottom:298px;letter-spacing:-0.15px;}
#t1u_4588{left:424px;bottom:298px;letter-spacing:-0.11px;}
#t1v_4588{left:689px;bottom:298px;letter-spacing:-0.04px;}
#t1w_4588{left:689px;bottom:281px;letter-spacing:-0.13px;}
#t1x_4588{left:689px;bottom:264px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1y_4588{left:76px;bottom:240px;letter-spacing:-0.14px;}
#t1z_4588{left:74px;bottom:223px;letter-spacing:-0.17px;}
#t20_4588{left:189px;bottom:240px;letter-spacing:-0.15px;}
#t21_4588{left:424px;bottom:240px;letter-spacing:-0.12px;}
#t22_4588{left:424px;bottom:223px;letter-spacing:-0.11px;}
#t23_4588{left:424px;bottom:202px;letter-spacing:-0.11px;}
#t24_4588{left:424px;bottom:185px;letter-spacing:-0.12px;}
#t25_4588{left:689px;bottom:240px;letter-spacing:-0.08px;}
#t26_4588{left:689px;bottom:223px;letter-spacing:-0.13px;}
#t27_4588{left:689px;bottom:206px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t28_4588{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t29_4588{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2a_4588{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2b_4588{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2c_4588{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2d_4588{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2e_4588{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2f_4588{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2g_4588{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2h_4588{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4588{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4588{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4588{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4588{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4588{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4588" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4588Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4588" style="-webkit-user-select: none;"><object width="935" height="1210" data="4588/4588.svg" type="image/svg+xml" id="pdf4588" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4588" class="t s1_4588">2-66 </span><span id="t2_4588" class="t s1_4588">Vol. 4 </span>
<span id="t3_4588" class="t s2_4588">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4588" class="t s3_4588">0 </span><span id="t5_4588" class="t s3_4588">Enable reset of the Intel Thread Director </span>
<span id="t6_4588" class="t s3_4588">history. </span>
<span id="t7_4588" class="t s3_4588">31:1 </span><span id="t8_4588" class="t s3_4588">Reserved for other capabilities that can be </span>
<span id="t9_4588" class="t s3_4588">reset by the HRESET instruction. </span>
<span id="ta_4588" class="t s3_4588">63:32 </span><span id="tb_4588" class="t s3_4588">Reserved </span>
<span id="tc_4588" class="t s3_4588">1B01H </span><span id="td_4588" class="t s3_4588">6913 </span><span id="te_4588" class="t s3_4588">IA32_UARCH_MISC_CTL </span><span id="tf_4588" class="t s3_4588">IA32_UARCH_MISC_CTL </span><span id="tg_4588" class="t s3_4588">If </span>
<span id="th_4588" class="t s3_4588">IA32_ARCH_CAPABILITIES[ </span>
<span id="ti_4588" class="t s3_4588">12]=1 </span>
<span id="tj_4588" class="t s3_4588">0 </span><span id="tk_4588" class="t s3_4588">Data Operand Independent Timing Mode </span>
<span id="tl_4588" class="t s3_4588">(DOITM) </span>
<span id="tm_4588" class="t s3_4588">If </span>
<span id="tn_4588" class="t s3_4588">IA32_ARCH_CAPABILITIES[ </span>
<span id="to_4588" class="t s3_4588">12]=1 </span>
<span id="tp_4588" class="t s3_4588">63:1 </span><span id="tq_4588" class="t s3_4588">Reserved </span>
<span id="tr_4588" class="t s3_4588">4000_ </span>
<span id="ts_4588" class="t s3_4588">0000H </span>
<span id="tt_4588" class="t s3_4588">- </span>
<span id="tu_4588" class="t s3_4588">4000_ </span>
<span id="tv_4588" class="t s3_4588">00FFH </span>
<span id="tw_4588" class="t s3_4588">Reserved MSR Address Space </span><span id="tx_4588" class="t s3_4588">All existing and future processors will not </span>
<span id="ty_4588" class="t s3_4588">implement MSRs in this range. </span>
<span id="tz_4588" class="t s3_4588">C000_ </span>
<span id="t10_4588" class="t s3_4588">0080H </span>
<span id="t11_4588" class="t s3_4588">IA32_EFER </span><span id="t12_4588" class="t s3_4588">Extended Feature Enables </span><span id="t13_4588" class="t s3_4588">If ( </span>
<span id="t14_4588" class="t s3_4588">CPUID.80000001H:EDX.[2 </span>
<span id="t15_4588" class="t s3_4588">0] || </span>
<span id="t16_4588" class="t s3_4588">CPUID.80000001H:EDX.[2 </span>
<span id="t17_4588" class="t s3_4588">9]) </span>
<span id="t18_4588" class="t s3_4588">0 </span><span id="t19_4588" class="t s3_4588">SYSCALL Enable: IA32_EFER.SCE (R/W) </span>
<span id="t1a_4588" class="t s3_4588">Enables SYSCALL/SYSRET instructions in </span>
<span id="t1b_4588" class="t s3_4588">64-bit mode. </span>
<span id="t1c_4588" class="t s3_4588">7:1 </span><span id="t1d_4588" class="t s3_4588">Reserved </span>
<span id="t1e_4588" class="t s3_4588">8 </span><span id="t1f_4588" class="t s3_4588">IA-32e Mode Enable: IA32_EFER.LME (R/W) </span>
<span id="t1g_4588" class="t s3_4588">Enables IA-32e mode operation. </span>
<span id="t1h_4588" class="t s3_4588">9 </span><span id="t1i_4588" class="t s3_4588">Reserved </span>
<span id="t1j_4588" class="t s3_4588">10 </span><span id="t1k_4588" class="t s3_4588">IA-32e Mode Active: IA32_EFER.LMA (R) </span>
<span id="t1l_4588" class="t s3_4588">Indicates IA-32e mode is active when set. </span>
<span id="t1m_4588" class="t s3_4588">11 </span><span id="t1n_4588" class="t s3_4588">Execute Disable Bit Enable: IA32_EFER.NXE </span>
<span id="t1o_4588" class="t s3_4588">(R/W) </span>
<span id="t1p_4588" class="t s3_4588">63:12 </span><span id="t1q_4588" class="t s3_4588">Reserved </span>
<span id="t1r_4588" class="t s3_4588">C000_ </span>
<span id="t1s_4588" class="t s3_4588">0081H </span>
<span id="t1t_4588" class="t s3_4588">IA32_STAR </span><span id="t1u_4588" class="t s3_4588">System Call Target Address (R/W) </span><span id="t1v_4588" class="t s3_4588">If </span>
<span id="t1w_4588" class="t s3_4588">CPUID.80000001:EDX.[29] </span>
<span id="t1x_4588" class="t s3_4588">= 1 </span>
<span id="t1y_4588" class="t s3_4588">C000_ </span>
<span id="t1z_4588" class="t s3_4588">0082H </span>
<span id="t20_4588" class="t s3_4588">IA32_LSTAR </span><span id="t21_4588" class="t s3_4588">IA-32e Mode System Call Target Address </span>
<span id="t22_4588" class="t s3_4588">(R/W) </span>
<span id="t23_4588" class="t s3_4588">Target RIP for the called procedure when </span>
<span id="t24_4588" class="t s3_4588">SYSCALL is executed in 64-bit mode. </span>
<span id="t25_4588" class="t s3_4588">If </span>
<span id="t26_4588" class="t s3_4588">CPUID.80000001:EDX.[29] </span>
<span id="t27_4588" class="t s3_4588">= 1 </span>
<span id="t28_4588" class="t s4_4588">Table 2-2. </span><span id="t29_4588" class="t s4_4588">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2a_4588" class="t s5_4588">Register </span>
<span id="t2b_4588" class="t s5_4588">Address </span>
<span id="t2c_4588" class="t s5_4588">Architectural MSR Name / Bit Fields </span>
<span id="t2d_4588" class="t s5_4588">(Former MSR Name) </span><span id="t2e_4588" class="t s5_4588">MSR/Bit Description </span><span id="t2f_4588" class="t s5_4588">Comment </span>
<span id="t2g_4588" class="t s5_4588">Hex </span><span id="t2h_4588" class="t s5_4588">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
