--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Sep 09 01:26:36 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 10.000000 -name clk1 [get_nets TVP_VSYNC_c]
            64 items scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.959ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              FRAME_COUNTER_63__i0  (from TVP_VSYNC_c +)
   Destination:    SB_DFFSR   D              FRAME_COUNTER_63__i5  (to TVP_VSYNC_c +)

   Delay:                  10.826ns  (26.0% logic, 74.0% route), 7 logic levels.

 Constraint Details:

     10.826ns data_path FRAME_COUNTER_63__i0 to FRAME_COUNTER_63__i5 violates
     10.000ns delay constraint less
      0.133ns L_S requirement (totaling 9.867ns) by 0.959ns

 Path Details: FRAME_COUNTER_63__i0 to FRAME_COUNTER_63__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              FRAME_COUNTER_63__i0 (from TVP_VSYNC_c)
Route         3   e 1.339                                  FRAME_COUNTER[0]
LUT4        ---     0.408             I1 to CO             FRAME_COUNTER_63_add_4_2
Route         2   e 1.158                                  n543
LUT4        ---     0.408             CI to CO             FRAME_COUNTER_63_add_4_3
Route         2   e 1.158                                  n544
LUT4        ---     0.408             CI to CO             FRAME_COUNTER_63_add_4_4
Route         2   e 1.158                                  n545
LUT4        ---     0.408             CI to CO             FRAME_COUNTER_63_add_4_5
Route         2   e 1.158                                  n546
LUT4        ---     0.408             CI to CO             FRAME_COUNTER_63_add_4_6
Route         1   e 1.020                                  n547
LUT4        ---     0.408             I3 to O              FRAME_COUNTER_63_add_4_7_lut
Route         1   e 1.020                                  n30
                  --------
                   10.826  (26.0% logic, 74.0% route), 7 logic levels.


Passed:  The following path meets requirements by 0.469ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              FRAME_COUNTER_63__i0  (from TVP_VSYNC_c +)
   Destination:    SB_DFFSR   D              FRAME_COUNTER_63__i4  (to TVP_VSYNC_c +)

   Delay:                   9.398ns  (25.6% logic, 74.4% route), 6 logic levels.

 Constraint Details:

      9.398ns data_path FRAME_COUNTER_63__i0 to FRAME_COUNTER_63__i4 meets
     10.000ns delay constraint less
      0.133ns L_S requirement (totaling 9.867ns) by 0.469ns

 Path Details: FRAME_COUNTER_63__i0 to FRAME_COUNTER_63__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              FRAME_COUNTER_63__i0 (from TVP_VSYNC_c)
Route         3   e 1.339                                  FRAME_COUNTER[0]
LUT4        ---     0.408             I1 to CO             FRAME_COUNTER_63_add_4_2
Route         2   e 1.158                                  n543
LUT4        ---     0.408             CI to CO             FRAME_COUNTER_63_add_4_3
Route         2   e 1.158                                  n544
LUT4        ---     0.408             CI to CO             FRAME_COUNTER_63_add_4_4
Route         2   e 1.158                                  n545
LUT4        ---     0.408             CI to CO             FRAME_COUNTER_63_add_4_5
Route         2   e 1.158                                  n546
LUT4        ---     0.408             I3 to O              FRAME_COUNTER_63_add_4_6_lut
Route         1   e 1.020                                  n31
                  --------
                    9.398  (25.6% logic, 74.4% route), 6 logic levels.


Passed:  The following path meets requirements by 0.607ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              FRAME_COUNTER_63__i1  (from TVP_VSYNC_c +)
   Destination:    SB_DFFSR   D              FRAME_COUNTER_63__i5  (to TVP_VSYNC_c +)

   Delay:                   9.260ns  (26.0% logic, 74.0% route), 6 logic levels.

 Constraint Details:

      9.260ns data_path FRAME_COUNTER_63__i1 to FRAME_COUNTER_63__i5 meets
     10.000ns delay constraint less
      0.133ns L_S requirement (totaling 9.867ns) by 0.607ns

 Path Details: FRAME_COUNTER_63__i1 to FRAME_COUNTER_63__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              FRAME_COUNTER_63__i1 (from TVP_VSYNC_c)
Route         3   e 1.339                                  FRAME_COUNTER[1]
LUT4        ---     0.408             I1 to CO             FRAME_COUNTER_63_add_4_3
Route         2   e 1.158                                  n544
LUT4        ---     0.408             CI to CO             FRAME_COUNTER_63_add_4_4
Route         2   e 1.158                                  n545
LUT4        ---     0.408             CI to CO             FRAME_COUNTER_63_add_4_5
Route         2   e 1.158                                  n546
LUT4        ---     0.408             CI to CO             FRAME_COUNTER_63_add_4_6
Route         1   e 1.020                                  n547
LUT4        ---     0.408             I3 to O              FRAME_COUNTER_63_add_4_7_lut
Route         1   e 1.020                                  n30
                  --------
                    9.260  (26.0% logic, 74.0% route), 6 logic levels.

Warning: 10.959 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 10.000000 -name clk0 [get_nets ADV_CLK_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk1 [get_nets TVP_VSYNC_c]             |    10.000 ns|    10.959 ns|     7 *
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
FRAME_COUNTER[0]                        |       3|       1|     99.00%
                                        |        |        |
n30                                     |       1|       1|     99.00%
                                        |        |        |
n543                                    |       2|       1|     99.00%
                                        |        |        |
n544                                    |       2|       1|     99.00%
                                        |        |        |
n545                                    |       2|       1|     99.00%
                                        |        |        |
n546                                    |       2|       1|     99.00%
                                        |        |        |
n547                                    |       1|       1|     99.00%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1  Score: 959

Constraints cover  64 paths, 23 nets, and 50 connections (14.5% coverage)


Peak memory: 37576704 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
