from whit carson washington edu john whitmor subject re minim boolean circuit articl shelley inndjh distribut usa organ univers washington seattl line nntp post host carson washington edu in articl apr ringer cs utsa edu djimenez ringer cs utsa edu daniel jimenez write suppos boolean function minim sum of product deriv map someth like thi bc acd abc ab the book logic design consult seem impli thi is analysi end but factor the term function get fewer gate bc cd bc which yield gate ye but minim gate import part becaus time consider ttl gate basic structur of and or invert invers sum product just exactli one gate delay the reason find minim sum product is match hardwar optim posit or gate such gate solut use ha two gate delay and there anoth gate delay second term so second solut simpler logic symbol be expect someth less optim real world ecl similar ttl support or and gate minimum delay unlik ttl get true and invers output free use ecl pal basic larg programm and or invert gate with choic intern connect the variou section perhap latch minimum sum of product also way shoehorn logic design pal it compar easi design minim of logic gate softwar packag claim allow to do so take mess gate as nodelist with xxx seri logic ic produc descript of logic cell array job xilinx xact softwar doe treat logic block macro expand it out simplifi john whitmor