# vsim -c uart "+UVM_TESTNAME=basic_test" -voptargs="+acc=npr" -do "run -a; q" -l uart.txt 
# Start time: 12:38:51 on Feb 16,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.axi_intf(fast)
# ** Fatal: (vsim-8451) axi4_master_driver.sv(5): Virtual interface resolution cannot find a matching instance for 'virtual axi_intf #(.DATA_WIDTH(16))'.
#    Time: 0 ps  Iteration: 0  Region: /list_svh_unit::axi4_master_driver File: axi4_master_driver.sv Line: 38
# FATAL ERROR while loading design
# Error loading design
# End time: 12:40:08 on Feb 16,2024, Elapsed time: 0:01:17
# Errors: 1, Warnings: 0
