//! Deterministic C header generation from the op table and registries —
//! `compiler/codegen/include/ptir_abi.h` is checked in and kept in sync by the
//! `ptir_header_uptodate` test (regenerate with `PTIR_REGEN=1 cargo test -p
//! pie-compiler-tests --test ptir_header`). The C++ driver includes that header, so op
//! ids / stage tags / port ids cannot drift between Rust and CUDA.

use alloc::format;
use alloc::string::String;

use crate::layout;
use pie_ir::PTIR_VERSION;
use pie_ir::container::DT_ACT;
use pie_ir::op::{IntrinsicId, OP_TABLE, VARIADIC};
use pie_ir::registry::{KNOWN_SINKS, PHASE_DESCRIPTOR_TAG, Port, Stage};
use pie_ir::types::DType;
use pie_plan::{LibraryOp, ScheduleTemplate, SymbolicExtent};

/// Render `include/ptir_abi.h`. Pure function of the tables — byte-stable.
pub fn generate_c_header() -> String {
    let mut s = String::new();
    s.push_str("// ptir_abi.h — GENERATED from `compiler/ir/src/{op,registry}.rs`.\n");
    s.push_str(
        "// DO NOT EDIT. Regenerate: PTIR_REGEN=1 cargo test -p pie-compiler-tests --test ptir_header\n",
    );
    s.push_str("#pragma once\n#include <stdint.h>\n\n");

    s.push_str(&format!(
        "#define PTIR_MAGIC \"PTIR\"\n#define PTIR_VERSION {PTIR_VERSION}\n"
    ));
    s.push_str(&format!(
        "// v1.1 extern channels: wire-version 2 iff the container declares externs\n#define PTIR_VERSION_EXTERN {}\nenum PtirExternDir : uint8_t {{ PTIR_EXTERN_IMPORT = 0, PTIR_EXTERN_EXPORT = 1 }};\n\n",
        pie_ir::PTIR_VERSION_EXTERN
    ));
    s.push_str(&format!(
        "// Cache-identity tokens, not wire versions: fold them into a compiled-module\n// cache key so a change in host planning invalidates what a device already built.\n#define PTIR_COMPILER_VERSION {}\n#define PTIR_REGION_PLAN_VERSION {}\n#define PTIR_LANE_TABLE_ABI_VERSION {}\n\n",
        pie_plan::COMPILER_VERSION,
        pie_plan::REGION_PLAN_VERSION,
        pie_plan::LANE_TABLE_ABI_VERSION
    ));
    s.push_str("enum PtirSymbolicExtent : uint8_t {\n");
    for extent in SymbolicExtent::ALL {
        s.push_str(&format!(
            "  PTIR_EXTENT_{} = {},\n",
            extent.name().to_uppercase(),
            *extent as u8
        ));
    }
    s.push_str("};\n\n");
    s.push_str("enum PtirScheduleTemplate : uint8_t {\n");
    for schedule in ScheduleTemplate::ALL {
        s.push_str(&format!(
            "  PTIR_SCHEDULE_{} = {},\n",
            schedule.name().to_uppercase(),
            *schedule as u8
        ));
    }
    s.push_str("};\n\n");
    s.push_str("enum PtirLibraryOp : uint8_t {\n");
    for library in LibraryOp::ALL {
        s.push_str(&format!(
            "  PTIR_LIBRARY_{} = {},\n",
            library.name().to_uppercase(),
            *library as u8
        ));
    }
    s.push_str("};\n\n");

    // The lane table is the host/kernel ABI; its field list lives in
    // `crate::layout` so this header, the MSL preambles and the `pie-plan`
    // structs cannot drift apart.
    for shared in layout::HOST_SHARED {
        s.push_str(&shared.emit_c());
    }

    s.push_str("// ── op tags (X-macro: name, tag, value-operands, results; 0xFF = variadic) ──\n");
    s.push_str("#define PTIR_OP_LIST(X) \\\n");
    for (i, op) in OP_TABLE.iter().enumerate() {
        let cont = if i + 1 == OP_TABLE.len() { "" } else { " \\" };
        s.push_str(&format!(
            "  X({}, 0x{:02X}, {}, {}){}\n",
            op.name,
            op.tag,
            if op.val_operands == VARIADIC {
                String::from("0xFF")
            } else {
                format!("{}", op.val_operands)
            },
            op.results,
            cont
        ));
    }
    s.push_str("\nenum PtirOpTag : uint8_t {\n");
    for op in OP_TABLE {
        s.push_str(&format!(
            "  PTIR_OP_{} = 0x{:02X},\n",
            op.name.to_uppercase(),
            op.tag
        ));
    }
    s.push_str("};\n\n");

    s.push_str(
        "// ── dtypes (channel decls may also carry PTIR_DT_ACT = late-bound activation) ──\n",
    );
    s.push_str("enum PtirDType : uint8_t {\n");
    for dtype in DType::ALL {
        s.push_str(&format!(
            "  PTIR_DT_{} = {},\n",
            dtype.name().to_uppercase(),
            *dtype as u8
        ));
    }
    s.push_str(&format!("  PTIR_DT_ACT = {DT_ACT},\n}};\n\n"));

    s.push_str("// ── stages (per-layer taps: ON_ATTN_PROJ, ON_ATTN) ──\n");
    s.push_str("enum PtirStage : uint8_t {\n");
    for st in Stage::ALL {
        s.push_str(&format!(
            "  PTIR_STAGE_{} = {},\n",
            st.name().to_uppercase(),
            *st as u8
        ));
    }
    s.push_str("};\n");
    s.push_str(&format!(
        "// readiness-table phase tag for the descriptor (not a program stage)\n#define PTIR_PHASE_DESCRIPTOR 0x{PHASE_DESCRIPTOR_TAG:02X}\n\n"
    ));

    s.push_str("// ── descriptor ports (token family CONSUMES, geometry/masks PEEK) ──\n");
    s.push_str("enum PtirPort : uint8_t {\n");
    for p in Port::ALL {
        s.push_str(&format!(
            "  PTIR_PORT_{} = {},\n",
            p.name().to_uppercase(),
            *p as u8
        ));
    }
    s.push_str("};\n\n");

    s.push_str("// ── first-party value intrinsics (op 0xA0 payload) ──\n");
    s.push_str("enum PtirIntrinsic : uint16_t {\n");
    for i in IntrinsicId::ALL {
        s.push_str(&format!(
            "  PTIR_INTR_{} = {},\n",
            i.name().to_uppercase(),
            *i as u16
        ));
    }
    s.push_str("};\n\n");

    s.push_str(&format!(
        "// Per-lane stride of any table indexed by PtirIntrinsic. One past the largest id\n\
         // above, not the number of ids: an id that overflows this stride does not fault,\n\
         // it silently reads the next lane's slot 0.\n\
         #define PTIR_INTRINSIC_SLOTS {}u\n\n",
        IntrinsicId::SLOTS
    ));

    s.push_str("// ── channel host roles / readiness direction / lowering classes ──\n");
    s.push_str("enum PtirHostRole : uint8_t { PTIR_HOST_NONE = 0, PTIR_HOST_WRITER = 1, PTIR_HOST_READER = 2 };\n");
    s.push_str("enum PtirDirection : uint8_t { PTIR_NEEDS_FULL = 0, PTIR_NEEDS_EMPTY = 1 };\n");
    s.push_str("enum PtirChannelClass : uint8_t { PTIR_CHAN_FULL_RING = 0, PTIR_CHAN_IN_PLACE = 1, PTIR_CHAN_IN_PLACE_UNDO = 2 };\n\n");

    s.push_str("// ── well-known first-party sink names (scope: 0 = pass-wide/prologue-only, 1 = attention) ──\n");
    for (name, scope) in KNOWN_SINKS {
        s.push_str(&format!(
            "#define PTIR_SINK_{} \"{}\" // scope {}\n",
            name.to_uppercase(),
            name,
            *scope as u8
        ));
    }
    s.push_str(
        "\n// ── backend emitter identity ──\n// Each driver keys its compiled-module disk cache on the emitter version of the\n// backend it loads, so a change to emitted source that does not bump these will\n// silently reuse a stale cubin/metallib. They are emitted here rather than\n// retyped in the drivers precisely because the two copies cannot be compared at\n// runtime -- the mismatch shows up as a wrong answer, not as an error.\n",
    );
    s.push_str(&format!(
        "#define PTIR_CUDA_EMITTER_VERSION {}\n#define PTIR_METAL_M1_EMITTER_VERSION {}\n",
        crate::cuda::CUDA_GENERATED_EMITTER_VERSION,
        crate::metal::METAL_M1_EMITTER_VERSION
    ));
    s.push_str(&format!(
        "#define PTIR_METAL_M1_MAX_CHANNELS {}\n#define PTIR_METAL_M2_MAX_FUSED_CHANNELS {}\n",
        crate::metal::METAL_M1_MAX_CHANNELS,
        crate::metal::METAL_M2_MAX_FUSED_CHANNELS
    ));
    s.push_str(
        "// Threads a grouped generated region is launched with. The emitted MSL sizes\n// its threadgroup argmax buffer for exactly this many, so a driver that\n// dispatches more overruns it. Same argument as the emitter versions above: the\n// driver cannot compare its copy against the emitter's at runtime.\n",
    );
    s.push_str(&format!(
        "#define PTIR_METAL_M3_REGION_THREADS {}\n",
        crate::metal::fused::METAL_M3_REGION_THREADS
    ));

    s.push_str("\n// ── numeric contract (T8 replay determinism; golden interp is normative) ──\n");
    s.push_str("// argmax: lower index wins ties; NaN never selected (all-NaN row -> index 0).\n");
    s.push_str("// sort_desc/top_k: descending, ties -> lower original index first; NaN sorts below -inf.\n");
    s.push_str(
        "// rank_le(k): #strictly-greater < k (ties may admit > k elements at the boundary).\n",
    );
    s.push_str("// cummass_le(p): inclusive nucleus (keep while exclusive prefix mass < p). prob_ge: >=.\n");
    s.push_str("// rng_keyed(state=[key,ctr]): seed64 = splitmix64((key<<32)|ctr); u(j) = hash_uniform(seed64, j)\n");
    s.push_str("//   with splitmix64/hash_uniform exactly as compiler/ir/src/rng.rs; gumbel = -log(-log(u)).\n");
    s
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn header_is_deterministic() {
        assert_eq!(generate_c_header(), generate_c_header());
    }
}
