#           time             counts unit events
     0.050067815        158,866,271      mem_inst_retired.any                                          (43.53%)
     0.050067815            271,756      branch-misses                                                 (43.55%)
     0.050067815        411,189,951      instructions              #    3.20  insn per cycle           (51.61%)
     0.050067815        128,366,807      cycles                                                        (51.61%)
     0.050067815            178,277      L1-icache-load-misses                                         (51.61%)
     0.050067815        104,089,894      L1-dcache-loads                                               (40.32%)
     0.050067815             84,207      L1-dcache-load-misses     #    0.08% of all L1-dcache accesses  (40.32%)
     0.050067815             24,373      L2-loads                                                      (32.26%)
     0.050067815              8,814      L2-load-misses            #   35.81% of all LL-cache accesses  (32.26%)
     0.050067815             24,852      LLC-loads                                                     (32.25%)
     0.050067815              8,284      LLC-load-misses           #   33.66% of all LL-cache accesses  (32.25%)
     0.100393201        118,763,841      mem_inst_retired.any                                          (35.74%)
     0.100393201            287,001      branch-misses                                                 (43.63%)
     0.100393201        352,465,988      instructions              #    2.71  insn per cycle           (52.26%)
     0.100393201        130,001,243      cycles                                                        (52.25%)
     0.100393201            215,543      L1-icache-load-misses                                         (52.25%)
     0.100393201         87,111,205      L1-dcache-loads                                               (48.37%)
     0.100393201            146,242      L1-dcache-load-misses     #    0.17% of all L1-dcache accesses  (40.48%)
     0.100393201             34,336      L2-loads                                                      (31.83%)
     0.100393201             13,632      L2-load-misses            #   38.20% of all LL-cache accesses  (31.83%)
     0.100393201             37,028      LLC-loads                                                     (31.83%)
     0.100393201             15,508      LLC-load-misses           #   43.46% of all LL-cache accesses  (31.83%)
     0.150695113        113,780,140      mem_inst_retired.any                                          (31.81%)
     0.150695113            282,889      branch-misses                                                 (31.81%)
     0.150695113        329,673,872      instructions              #    2.53  insn per cycle           (47.02%)
     0.150695113        130,215,307      cycles                                                        (52.29%)
     0.150695113            135,671      L1-icache-load-misses                                         (52.29%)
     0.150695113         73,465,664      L1-dcache-loads                                               (52.29%)
     0.150695113            196,599      L1-dcache-load-misses     #    0.27% of all L1-dcache accesses  (52.29%)
     0.150695113             37,053      L2-loads                                                      (31.81%)
     0.150695113             14,043      L2-load-misses            #   37.66% of all LL-cache accesses  (31.81%)
     0.150695113             37,525      LLC-loads                                                     (31.81%)
     0.150695113             14,188      LLC-load-misses           #   38.05% of all LL-cache accesses  (31.81%)
     0.200989382        114,664,086      mem_inst_retired.any                                          (31.81%)
     0.200989382            274,255      branch-misses                                                 (31.81%)
     0.200989382        332,136,527      instructions              #    2.55  insn per cycle           (39.77%)
     0.200989382        130,205,299      cycles                                                        (42.45%)
     0.200989382            128,823      L1-icache-load-misses                                         (50.40%)
     0.200989382         73,479,003      L1-dcache-loads                                               (52.28%)
     0.200989382            195,533      L1-dcache-load-misses     #    0.27% of all L1-dcache accesses  (52.28%)
     0.200989382             37,849      L2-loads                                                      (41.66%)
     0.200989382             13,343      L2-load-misses            #   35.19% of all LL-cache accesses  (33.71%)
     0.200989382             37,977      LLC-loads                                                     (31.82%)
     0.200989382             14,134      LLC-load-misses           #   37.28% of all LL-cache accesses  (31.81%)
     0.251308680         98,994,296      mem_inst_retired.any                                          (31.79%)
     0.251308680            393,445      branch-misses                                                 (31.79%)
     0.251308680        240,933,704      instructions              #    1.85  insn per cycle           (39.74%)
     0.251308680        130,158,083      cycles                                                        (39.74%)
     0.251308680            213,833      L1-icache-load-misses                                         (39.74%)
     0.251308680         85,955,971      L1-dcache-loads                                               (45.81%)
     0.251308680          4,434,590      L1-dcache-load-misses     #    5.16% of all L1-dcache accesses  (52.31%)
     0.251308680             64,734      L2-loads                                                      (44.36%)
     0.251308680             22,865      L2-load-misses            #   32.50% of all LL-cache accesses  (44.36%)
     0.251308680             75,985      LLC-loads                                                     (38.31%)
     0.251308680             17,487      LLC-load-misses           #   24.85% of all LL-cache accesses  (31.79%)
     0.301773048        104,737,977      mem_inst_retired.any                                          (35.12%)
     0.301773048            412,260      branch-misses                                                 (31.70%)
     0.301773048        236,891,390      instructions              #    1.81  insn per cycle           (39.63%)
     0.301773048        130,524,075      cycles                                                        (39.63%)
     0.301773048            240,292      L1-icache-load-misses                                         (39.63%)
     0.301773048         96,213,282      L1-dcache-loads                                               (39.63%)
     0.301773048          5,545,826      L1-dcache-load-misses     #    5.76% of all L1-dcache accesses  (41.08%)
     0.301773048             78,243      L2-loads                                                      (41.08%)
     0.301773048              6,319      L2-load-misses            #    7.36% of all LL-cache accesses  (44.52%)
     0.301773048             93,401      LLC-loads                                                     (44.51%)
     0.301773048              5,798      LLC-load-misses           #    6.76% of all LL-cache accesses  (43.08%)
     0.352059876        146,201,030      mem_inst_retired.any                                          (44.32%)
     0.352059876            532,756      branch-misses                                                 (39.80%)
     0.352059876        332,499,314      instructions              #    2.55  insn per cycle           (47.75%)
     0.352059876        130,195,969      cycles                                                        (39.80%)
     0.352059876             92,443      L1-icache-load-misses                                         (39.77%)
     0.352059876        117,781,283      L1-dcache-loads                                               (39.77%)
     0.352059876          6,178,985      L1-dcache-load-misses     #    5.25% of all L1-dcache accesses  (39.77%)
     0.352059876             59,487      L2-loads                                                      (31.82%)
     0.352059876              4,572      L2-load-misses            #    7.15% of all LL-cache accesses  (36.32%)
     0.352059876             68,476      LLC-loads                                                     (44.28%)
     0.352059876              4,436      LLC-load-misses           #    6.93% of all LL-cache accesses  (44.32%)
     0.402374243        147,795,266      mem_inst_retired.any                                          (44.35%)
     0.402374243            528,436      branch-misses                                                 (44.35%)
     0.402374243        338,552,755      instructions              #    2.60  insn per cycle           (52.30%)
     0.402374243        130,326,027      cycles                                                        (52.30%)
     0.402374243             41,506      L1-icache-load-misses                                         (44.39%)
     0.402374243        121,009,377      L1-dcache-loads                                               (39.75%)
     0.402374243          6,237,894      L1-dcache-load-misses     #    5.15% of all L1-dcache accesses  (39.75%)
     0.402374243             53,413      L2-loads                                                      (31.80%)
     0.402374243              4,163      L2-load-misses            #    7.68% of all LL-cache accesses  (31.80%)
     0.402374243             55,066      LLC-loads                                                     (31.80%)
     0.402374243              3,916      LLC-load-misses           #    7.22% of all LL-cache accesses  (39.70%)
     0.452654469        147,982,756      mem_inst_retired.any                                          (35.15%)
     0.452654469            538,479      branch-misses                                                 (43.10%)
     0.452654469        338,709,817      instructions              #    2.60  insn per cycle           (52.26%)
     0.452654469        130,208,045      cycles                                                        (52.26%)
     0.452654469             40,106      L1-icache-load-misses                                         (52.26%)
     0.452654469        121,204,860      L1-dcache-loads                                               (48.95%)
     0.452654469          6,202,725      L1-dcache-load-misses     #    5.12% of all L1-dcache accesses  (41.00%)
     0.452654469             51,666      L2-loads                                                      (31.82%)
     0.452654469              4,330      L2-load-misses            #    7.58% of all LL-cache accesses  (31.82%)
     0.452654469             62,655      LLC-loads                                                     (31.82%)
     0.452654469              3,830      LLC-load-misses           #    6.70% of all LL-cache accesses  (31.82%)
     0.502934278        149,388,335      mem_inst_retired.any                                          (31.82%)
     0.502934278            541,915      branch-misses                                                 (31.82%)
     0.502934278        335,487,743      instructions              #    2.58  insn per cycle           (46.52%)
     0.502934278        130,236,613      cycles                                                        (52.26%)
     0.502934278             46,091      L1-icache-load-misses                                         (52.27%)
     0.502934278        120,239,419      L1-dcache-loads                                               (52.27%)
     0.502934278          6,272,468      L1-dcache-load-misses     #    5.22% of all L1-dcache accesses  (52.27%)
     0.502934278             52,932      L2-loads                                                      (31.82%)
     0.502934278              3,604      L2-load-misses            #    6.71% of all LL-cache accesses  (31.82%)
     0.502934278             54,447      LLC-loads                                                     (31.82%)
     0.502934278              3,855      LLC-load-misses           #    7.18% of all LL-cache accesses  (31.82%)
     0.553225651        148,528,464      mem_inst_retired.any                                          (31.81%)
     0.553225651            543,754      branch-misses                                                 (31.81%)
     0.553225651        337,534,399      instructions              #    2.59  insn per cycle           (39.77%)
     0.553225651        130,260,345      cycles                                                        (41.98%)
     0.553225651             40,673      L1-icache-load-misses                                         (49.93%)
     0.553225651        119,012,893      L1-dcache-loads                                               (52.27%)
     0.553225651          6,137,492      L1-dcache-load-misses     #    5.16% of all L1-dcache accesses  (52.28%)
     0.553225651             49,447      L2-loads                                                      (42.13%)
     0.553225651              4,447      L2-load-misses            #    8.79% of all LL-cache accesses  (34.18%)
     0.553225651             51,749      LLC-loads                                                     (31.82%)
     0.553225651              3,963      LLC-load-misses           #    7.83% of all LL-cache accesses  (31.82%)
     0.603523042        148,800,359      mem_inst_retired.any                                          (31.81%)
     0.603523042            574,127      branch-misses                                                 (31.81%)
     0.603523042        336,184,940      instructions              #    2.58  insn per cycle           (39.76%)
     0.603523042        130,285,661      cycles                                                        (39.76%)
     0.603523042             38,588      L1-icache-load-misses                                         (39.76%)
     0.603523042        118,858,741      L1-dcache-loads                                               (45.37%)
     0.603523042          5,887,940      L1-dcache-load-misses     #    4.95% of all L1-dcache accesses  (52.28%)
     0.603523042             54,870      L2-loads                                                      (44.33%)
     0.603523042              5,738      L2-load-misses            #   10.38% of all LL-cache accesses  (44.33%)
     0.603523042             55,704      LLC-loads                                                     (38.75%)
     0.603523042              4,294      LLC-load-misses           #    7.77% of all LL-cache accesses  (31.81%)
     0.653813338        126,225,169      mem_inst_retired.any                                          (35.33%)
     0.653813338            793,050      branch-misses                                                 (31.81%)
     0.653813338        340,736,363      instructions              #    2.62  insn per cycle           (39.77%)
     0.653813338        130,232,949      cycles                                                        (39.76%)
     0.653813338             55,626      L1-icache-load-misses                                         (39.77%)
     0.653813338         97,895,356      L1-dcache-loads                                               (39.77%)
     0.653813338          3,672,061      L1-dcache-load-misses     #    3.75% of all L1-dcache accesses  (40.80%)
     0.653813338             71,957      L2-loads                                                      (40.80%)
     0.653813338              8,708      L2-load-misses            #   12.12% of all LL-cache accesses  (44.32%)
     0.653813338             71,681      LLC-loads                                                     (44.32%)
     0.653813338             11,014      LLC-load-misses           #   15.34% of all LL-cache accesses  (43.31%)
     0.704100948        126,181,088      mem_inst_retired.any                                          (44.32%)
     0.704100948            774,755      branch-misses                                                 (39.89%)
     0.704100948        341,177,417      instructions              #    2.62  insn per cycle           (47.83%)
     0.704100948        130,168,303      cycles                                                        (39.88%)
     0.704100948             56,926      L1-icache-load-misses                                         (39.76%)
     0.704100948         97,903,352      L1-dcache-loads                                               (39.76%)
     0.704100948          3,933,823      L1-dcache-load-misses     #    4.02% of all L1-dcache accesses  (39.76%)
     0.704100948             74,538      L2-loads                                                      (31.82%)
     0.704100948              5,120      L2-load-misses            #    7.04% of all LL-cache accesses  (36.25%)
     0.704100948             70,824      LLC-loads                                                     (44.20%)
     0.704100948              4,212      LLC-load-misses           #    5.80% of all LL-cache accesses  (44.32%)
     0.754398423        126,038,210      mem_inst_retired.any                                          (44.33%)
     0.754398423            755,121      branch-misses                                                 (44.33%)
     0.754398423        344,971,036      instructions              #    2.65  insn per cycle           (52.29%)
     0.754398423        130,270,670      cycles                                                        (52.29%)
     0.754398423             59,676      L1-icache-load-misses                                         (44.45%)
     0.754398423         97,880,876      L1-dcache-loads                                               (39.76%)
     0.754398423          3,935,316      L1-dcache-load-misses     #    4.02% of all L1-dcache accesses  (39.76%)
     0.754398423             82,211      L2-loads                                                      (31.81%)
     0.754398423              9,098      L2-load-misses            #   11.30% of all LL-cache accesses  (31.81%)
     0.754398423             78,848      LLC-loads                                                     (31.81%)
     0.754398423              6,398      LLC-load-misses           #    7.94% of all LL-cache accesses  (39.63%)
     0.804690843        126,669,035      mem_inst_retired.any                                          (35.09%)
     0.804690843            783,036      branch-misses                                                 (43.04%)
     0.804690843        344,569,878      instructions              #    2.65  insn per cycle           (52.27%)
     0.804690843        130,233,346      cycles                                                        (52.27%)
     0.804690843             56,434      L1-icache-load-misses                                         (52.27%)
     0.804690843         97,946,620      L1-dcache-loads                                               (49.02%)
     0.804690843          3,946,671      L1-dcache-load-misses     #    4.03% of all L1-dcache accesses  (41.07%)
     0.804690843             80,761      L2-loads                                                      (31.82%)
     0.804690843              4,573      L2-load-misses            #    6.13% of all LL-cache accesses  (31.82%)
     0.804690843             68,539      LLC-loads                                                     (31.82%)
     0.804690843              4,035      LLC-load-misses           #    5.41% of all LL-cache accesses  (31.82%)
     0.854971390        126,138,124      mem_inst_retired.any                                          (31.82%)
     0.854971390            823,019      branch-misses                                                 (31.82%)
     0.854971390        333,201,552      instructions              #    2.56  insn per cycle           (46.45%)
     0.854971390        130,248,046      cycles                                                        (52.27%)
     0.854971390             57,735      L1-icache-load-misses                                         (52.27%)
     0.854971390         98,391,671      L1-dcache-loads                                               (52.27%)
     0.854971390          3,937,343      L1-dcache-load-misses     #    4.00% of all L1-dcache accesses  (52.27%)
     0.854971390             65,049      L2-loads                                                      (31.82%)
     0.854971390              4,487      L2-load-misses            #    6.68% of all LL-cache accesses  (31.82%)
     0.854971390             69,380      LLC-loads                                                     (31.82%)
     0.854971390              5,543      LLC-load-misses           #    8.25% of all LL-cache accesses  (31.82%)
     0.905263404        127,977,925      mem_inst_retired.any                                          (31.81%)
     0.905263404            788,911      branch-misses                                                 (31.81%)
     0.905263404        344,353,499      instructions              #    2.64  insn per cycle           (39.77%)
     0.905263404        130,258,270      cycles                                                        (41.90%)
     0.905263404             52,281      L1-icache-load-misses                                         (49.85%)
     0.905263404         97,963,588      L1-dcache-loads                                               (52.28%)
     0.905263404          3,833,586      L1-dcache-load-misses     #    3.91% of all L1-dcache accesses  (52.27%)
     0.905263404             74,553      L2-loads                                                      (42.20%)
     0.905263404              5,351      L2-load-misses            #    6.36% of all LL-cache accesses  (34.25%)
     0.905263404             93,849      LLC-loads                                                     (31.81%)
     0.905263404              5,091      LLC-load-misses           #    6.05% of all LL-cache accesses  (31.82%)
     0.955538502        127,960,380      mem_inst_retired.any                                          (31.82%)
     0.955538502            769,500      branch-misses                                                 (31.82%)
     0.955538502        347,138,183      instructions              #    2.67  insn per cycle           (39.78%)
     0.955538502        130,216,667      cycles                                                        (39.78%)
     0.955538502             53,813      L1-icache-load-misses                                         (39.78%)
     0.955538502         99,476,457      L1-dcache-loads                                               (45.31%)
     0.955538502          3,557,208      L1-dcache-load-misses     #    3.58% of all L1-dcache accesses  (52.26%)
     0.955538502             71,757      L2-loads                                                      (44.31%)
     0.955538502              3,631      L2-load-misses            #    5.10% of all LL-cache accesses  (44.31%)
     0.955538502             70,615      LLC-loads                                                     (38.79%)
     0.955538502              3,101      LLC-load-misses           #    4.36% of all LL-cache accesses  (31.82%)
     1.005822157        126,102,205      mem_inst_retired.any                                          (35.35%)
     1.005822157            750,949      branch-misses                                                 (31.82%)
     1.005822157        349,009,493      instructions              #    2.68  insn per cycle           (39.77%)
     1.005822157        130,236,908      cycles                                                        (39.77%)
     1.005822157             51,460      L1-icache-load-misses                                         (39.77%)
     1.005822157        100,381,449      L1-dcache-loads                                               (39.77%)
     1.005822157          3,707,982      L1-dcache-load-misses     #    3.69% of all L1-dcache accesses  (40.78%)
     1.005822157             65,600      L2-loads                                                      (40.77%)
     1.005822157              3,285      L2-load-misses            #    4.81% of all LL-cache accesses  (44.31%)
     1.005822157             70,921      LLC-loads                                                     (44.31%)
     1.005822157              4,140      LLC-load-misses           #    6.07% of all LL-cache accesses  (43.33%)
     1.056105512        127,239,762      mem_inst_retired.any                                          (44.32%)
     1.056105512            784,527      branch-misses                                                 (39.90%)
     1.056105512        345,630,935      instructions              #    2.65  insn per cycle           (47.85%)
     1.056105512        130,231,376      cycles                                                        (39.90%)
     1.056105512             57,263      L1-icache-load-misses                                         (39.77%)
     1.056105512         99,193,235      L1-dcache-loads                                               (39.77%)
     1.056105512          3,626,887      L1-dcache-load-misses     #    3.66% of all L1-dcache accesses  (39.77%)
     1.056105512             72,866      L2-loads                                                      (31.81%)
     1.056105512              4,650      L2-load-misses            #    5.99% of all LL-cache accesses  (36.23%)
     1.056105512             82,270      LLC-loads                                                     (44.18%)
     1.056105512              4,920      LLC-load-misses           #    6.34% of all LL-cache accesses  (44.32%)
     1.106411229        125,907,230      mem_inst_retired.any                                          (44.34%)
     1.106411229            776,158      branch-misses                                                 (44.33%)
     1.106411229        341,755,055      instructions              #    2.62  insn per cycle           (52.29%)
     1.106411229        130,291,397      cycles                                                        (52.29%)
     1.106411229             50,957      L1-icache-load-misses                                         (44.47%)
     1.106411229         98,255,842      L1-dcache-loads                                               (39.76%)
     1.106411229          3,919,144      L1-dcache-load-misses     #    3.99% of all L1-dcache accesses  (39.76%)
     1.106411229             78,903      L2-loads                                                      (31.81%)
     1.106411229              3,454      L2-load-misses            #    4.36% of all LL-cache accesses  (31.81%)
     1.106411229             79,489      LLC-loads                                                     (31.81%)
     1.106411229              8,443      LLC-load-misses           #   10.66% of all LL-cache accesses  (39.61%)
     1.156688276        126,780,738      mem_inst_retired.any                                          (35.08%)
     1.156688276            735,515      branch-misses                                                 (43.03%)
     1.156688276        343,146,653      instructions              #    2.64  insn per cycle           (52.26%)
     1.156688276        130,192,880      cycles                                                        (52.26%)
     1.156688276             55,649      L1-icache-load-misses                                         (52.26%)
     1.156688276         98,847,324      L1-dcache-loads                                               (49.02%)
     1.156688276          3,984,251      L1-dcache-load-misses     #    4.03% of all L1-dcache accesses  (41.07%)
     1.156688276             78,687      L2-loads                                                      (31.82%)
     1.156688276              6,256      L2-load-misses            #    7.81% of all LL-cache accesses  (31.82%)
     1.156688276             81,433      LLC-loads                                                     (31.82%)
     1.156688276              6,847      LLC-load-misses           #    8.55% of all LL-cache accesses  (31.82%)
     1.206983670        130,725,199      mem_inst_retired.any                                          (31.81%)
     1.206983670            750,132      branch-misses                                                 (31.81%)
     1.206983670        349,346,799      instructions              #    2.68  insn per cycle           (46.44%)
     1.206983670        130,276,688      cycles                                                        (52.28%)
     1.206983670             55,079      L1-icache-load-misses                                         (52.28%)
     1.206983670         99,915,754      L1-dcache-loads                                               (52.28%)
     1.206983670          3,897,624      L1-dcache-load-misses     #    3.90% of all L1-dcache accesses  (52.28%)
     1.206983670             81,938      L2-loads                                                      (31.81%)
     1.206983670              4,620      L2-load-misses            #    5.88% of all LL-cache accesses  (31.81%)
     1.206983670             75,293      LLC-loads                                                     (31.81%)
     1.206983670              5,092      LLC-load-misses           #    6.48% of all LL-cache accesses  (31.81%)
     1.257268005        129,027,467      mem_inst_retired.any                                          (31.82%)
     1.257268005            745,801      branch-misses                                                 (31.82%)
     1.257268005        345,218,569      instructions              #    2.65  insn per cycle           (39.77%)
     1.257268005        130,229,351      cycles                                                        (41.88%)
     1.257268005             63,652      L1-icache-load-misses                                         (49.84%)
     1.257268005         97,737,640      L1-dcache-loads                                               (52.27%)
     1.257268005          3,700,852      L1-dcache-load-misses     #    3.79% of all L1-dcache accesses  (52.27%)
     1.257268005             77,932      L2-loads                                                      (42.22%)
     1.257268005              5,258      L2-load-misses            #    7.00% of all LL-cache accesses  (34.27%)
     1.257268005             72,204      LLC-loads                                                     (31.82%)
     1.257268005              5,889      LLC-load-misses           #    7.84% of all LL-cache accesses  (31.82%)
#           time             counts unit events
     1.307554186        127,841,625      mem_inst_retired.any                                          (31.82%)
     1.307554186            761,291      branch-misses                                                 (31.82%)
     1.307554186        347,269,843      instructions              #    2.67  insn per cycle           (39.77%)
     1.307554186        130,250,015      cycles                                                        (39.77%)
     1.307554186             51,393      L1-icache-load-misses                                         (39.77%)
     1.307554186         98,607,912      L1-dcache-loads                                               (45.29%)
     1.307554186          3,896,193      L1-dcache-load-misses     #    3.95% of all L1-dcache accesses  (52.27%)
     1.307554186             75,100      L2-loads                                                      (44.32%)
     1.307554186              5,733      L2-load-misses            #    7.65% of all LL-cache accesses  (44.32%)
     1.307554186             74,871      LLC-loads                                                     (38.81%)
     1.307554186              6,147      LLC-load-misses           #    8.20% of all LL-cache accesses  (31.82%)
     1.357844273        127,625,436      mem_inst_retired.any                                          (35.39%)
     1.357844273            786,217      branch-misses                                                 (31.81%)
     1.357844273        343,362,295      instructions              #    2.64  insn per cycle           (39.77%)
     1.357844273        130,253,621      cycles                                                        (39.77%)
     1.357844273             66,276      L1-icache-load-misses                                         (39.77%)
     1.357844273         95,199,075      L1-dcache-loads                                               (39.77%)
     1.357844273          4,137,758      L1-dcache-load-misses     #    4.35% of all L1-dcache accesses  (40.74%)
     1.357844273             79,792      L2-loads                                                      (40.74%)
     1.357844273              9,245      L2-load-misses            #   11.65% of all LL-cache accesses  (44.32%)
     1.357844273             78,936      LLC-loads                                                     (44.32%)
     1.357844273              5,711      LLC-load-misses           #    7.20% of all LL-cache accesses  (43.37%)
     1.408139594        126,151,638      mem_inst_retired.any                                          (44.33%)
     1.408139594            803,728      branch-misses                                                 (39.95%)
     1.408139594        337,946,298      instructions              #    2.59  insn per cycle           (47.91%)
     1.408139594        130,234,333      cycles                                                        (39.95%)
     1.408139594             56,804      L1-icache-load-misses                                         (39.76%)
     1.408139594         98,073,757      L1-dcache-loads                                               (39.76%)
     1.408139594          3,952,991      L1-dcache-load-misses     #    4.03% of all L1-dcache accesses  (39.77%)
     1.408139594             72,225      L2-loads                                                      (31.81%)
     1.408139594              5,409      L2-load-misses            #    7.51% of all LL-cache accesses  (36.18%)
     1.408139594             71,901      LLC-loads                                                     (44.13%)
     1.408139594              5,278      LLC-load-misses           #    7.32% of all LL-cache accesses  (44.33%)
     1.458419231        124,496,679      mem_inst_retired.any                                          (44.31%)
     1.458419231            751,241      branch-misses                                                 (44.31%)
     1.458419231        342,973,383      instructions              #    2.63  insn per cycle           (52.27%)
     1.458419231        130,238,610      cycles                                                        (52.27%)
     1.458419231             53,914      L1-icache-load-misses                                         (44.51%)
     1.458419231         98,234,314      L1-dcache-loads                                               (39.78%)
     1.458419231          3,857,214      L1-dcache-load-misses     #    3.93% of all L1-dcache accesses  (39.78%)
     1.458419231             76,762      L2-loads                                                      (31.82%)
     1.458419231              4,742      L2-load-misses            #    6.33% of all LL-cache accesses  (31.82%)
     1.458419231             73,070      LLC-loads                                                     (31.82%)
     1.458419231              4,533      LLC-load-misses           #    6.05% of all LL-cache accesses  (39.57%)
     1.508713938        126,354,031      mem_inst_retired.any                                          (35.05%)
     1.508713938            777,490      branch-misses                                                 (43.00%)
     1.508713938        338,398,085      instructions              #    2.60  insn per cycle           (52.28%)
     1.508713938        130,243,361      cycles                                                        (52.28%)
     1.508713938             58,639      L1-icache-load-misses                                         (52.28%)
     1.508713938         98,072,411      L1-dcache-loads                                               (49.06%)
     1.508713938          3,945,554      L1-dcache-load-misses     #    4.02% of all L1-dcache accesses  (41.11%)
     1.508713938             73,085      L2-loads                                                      (31.81%)
     1.508713938              4,523      L2-load-misses            #    6.35% of all LL-cache accesses  (31.81%)
     1.508713938             69,300      LLC-loads                                                     (31.82%)
     1.508713938              4,164      LLC-load-misses           #    5.85% of all LL-cache accesses  (31.81%)
     1.559006035        124,122,701      mem_inst_retired.any                                          (31.81%)
     1.559006035            787,159      branch-misses                                                 (31.81%)
     1.559006035        331,240,746      instructions              #    2.54  insn per cycle           (46.39%)
     1.559006035        130,266,315      cycles                                                        (52.28%)
     1.559006035             56,451      L1-icache-load-misses                                         (52.28%)
     1.559006035         98,182,031      L1-dcache-loads                                               (52.28%)
     1.559006035          3,935,416      L1-dcache-load-misses     #    4.01% of all L1-dcache accesses  (52.28%)
     1.559006035             70,255      L2-loads                                                      (31.82%)
     1.559006035              4,736      L2-load-misses            #    6.62% of all LL-cache accesses  (31.82%)
     1.559006035             72,720      LLC-loads                                                     (31.81%)
     1.559006035              4,915      LLC-load-misses           #    6.88% of all LL-cache accesses  (31.81%)
     1.609289769        139,515,932      mem_inst_retired.any                                          (31.82%)
     1.609289769            387,128      branch-misses                                                 (31.82%)
     1.609289769        339,237,993      instructions              #    2.60  insn per cycle           (39.77%)
     1.609289769        130,230,816      cycles                                                        (41.84%)
     1.609289769             46,512      L1-icache-load-misses                                         (49.79%)
     1.609289769        109,653,136      L1-dcache-loads                                               (52.27%)
     1.609289769          5,353,384      L1-dcache-load-misses     #    4.88% of all L1-dcache accesses  (52.27%)
     1.609289769             77,742      L2-loads                                                      (42.27%)
     1.609289769              4,041      L2-load-misses            #    5.43% of all LL-cache accesses  (34.32%)
     1.609289769             71,193      LLC-loads                                                     (31.82%)
     1.609289769             14,358      LLC-load-misses           #   19.28% of all LL-cache accesses  (31.82%)
     1.659721202        136,562,545      mem_inst_retired.any                                          (31.71%)
     1.659721202             67,452      branch-misses                                                 (31.71%)
     1.659721202        278,283,528      instructions              #    2.13  insn per cycle           (39.64%)
     1.659721202        130,395,694      cycles                                                        (39.64%)
     1.659721202             70,194      L1-icache-load-misses                                         (39.64%)
     1.659721202        121,856,524      L1-dcache-loads                                               (45.12%)
     1.659721202          7,385,164      L1-dcache-load-misses     #    6.06% of all L1-dcache accesses  (52.42%)
     1.659721202             51,859      L2-loads                                                      (44.49%)
     1.659721202              6,925      L2-load-misses            #   12.26% of all LL-cache accesses  (44.49%)
     1.659721202             61,065      LLC-loads                                                     (39.05%)
     1.659721202              7,704      LLC-load-misses           #   13.64% of all LL-cache accesses  (31.74%)
     1.710026076        185,937,477      mem_inst_retired.any                                          (35.74%)
     1.710026076             82,508      branch-misses                                                 (31.81%)
     1.710026076        362,208,819      instructions              #    2.78  insn per cycle           (39.76%)
     1.710026076        130,288,713      cycles                                                        (39.76%)
     1.710026076             15,875      L1-icache-load-misses                                         (39.76%)
     1.710026076        137,863,971      L1-dcache-loads                                               (39.76%)
     1.710026076          7,518,228      L1-dcache-load-misses     #    5.45% of all L1-dcache accesses  (40.39%)
     1.710026076             55,597      L2-loads                                                      (40.39%)
     1.710026076              4,799      L2-load-misses            #   11.69% of all LL-cache accesses  (44.33%)
     1.710026076             26,505      LLC-loads                                                     (44.33%)
     1.710026076              4,840      LLC-load-misses           #   11.79% of all LL-cache accesses  (43.71%)
     1.760318279        188,107,916      mem_inst_retired.any                                          (44.33%)
     1.760318279             83,647      branch-misses                                                 (40.31%)
     1.760318279        362,804,585      instructions              #    2.79  insn per cycle           (48.26%)
     1.760318279        130,249,425      cycles                                                        (40.31%)
     1.760318279             15,866      L1-icache-load-misses                                         (39.76%)
     1.760318279        137,291,838      L1-dcache-loads                                               (39.76%)
     1.760318279          7,663,438      L1-dcache-load-misses     #    5.58% of all L1-dcache accesses  (39.76%)
     1.760318279             28,163      L2-loads                                                      (31.81%)
     1.760318279              4,938      L2-load-misses            #   18.41% of all LL-cache accesses  (35.82%)
     1.760318279             25,492      LLC-loads                                                     (43.77%)
     1.760318279              4,994      LLC-load-misses           #   18.62% of all LL-cache accesses  (44.33%)
     1.810612214        184,886,342      mem_inst_retired.any                                          (44.33%)
     1.810612214             84,215      branch-misses                                                 (44.32%)
     1.810612214        359,800,064      instructions              #    2.76  insn per cycle           (52.28%)
     1.810612214        130,278,425      cycles                                                        (52.28%)
     1.810612214             14,546      L1-icache-load-misses                                         (44.88%)
     1.810612214        140,252,227      L1-dcache-loads                                               (39.77%)
     1.810612214          7,630,993      L1-dcache-load-misses     #    5.44% of all L1-dcache accesses  (39.77%)
     1.810612214             34,310      L2-loads                                                      (31.82%)
     1.810612214              4,554      L2-load-misses            #   12.70% of all LL-cache accesses  (31.82%)
     1.810612214             37,434      LLC-loads                                                     (31.82%)
     1.810612214              4,703      LLC-load-misses           #   13.11% of all LL-cache accesses  (39.20%)
     1.860883724        185,482,172      mem_inst_retired.any                                          (34.69%)
     1.860883724             80,589      branch-misses                                                 (42.64%)
     1.860883724        357,894,211      instructions              #    2.75  insn per cycle           (52.25%)
     1.860883724        130,200,032      cycles                                                        (52.25%)
     1.860883724             15,841      L1-icache-load-misses                                         (52.26%)
     1.860883724        138,466,847      L1-dcache-loads                                               (49.42%)
     1.860883724          7,972,413      L1-dcache-load-misses     #    5.76% of all L1-dcache accesses  (41.46%)
     1.860883724             25,796      L2-loads                                                      (31.83%)
     1.860883724              4,753      L2-load-misses            #   17.41% of all LL-cache accesses  (31.83%)
     1.860883724             28,791      LLC-loads                                                     (31.83%)
     1.860883724              4,766      LLC-load-misses           #   17.46% of all LL-cache accesses  (31.83%)
     1.911164482        183,715,677      mem_inst_retired.any                                          (31.82%)
     1.911164482            102,023      branch-misses                                                 (31.82%)
     1.911164482        339,804,104      instructions              #    2.61  insn per cycle           (46.07%)
     1.911164482        130,251,849      cycles                                                        (52.27%)
     1.911164482             16,783      L1-icache-load-misses                                         (52.27%)
     1.911164482        125,041,615      L1-dcache-loads                                               (52.27%)
     1.911164482          6,640,259      L1-dcache-load-misses     #    5.31% of all L1-dcache accesses  (52.27%)
     1.911164482             28,590      L2-loads                                                      (31.82%)
     1.911164482              4,691      L2-load-misses            #   17.97% of all LL-cache accesses  (31.82%)
     1.911164482             23,627      LLC-loads                                                     (31.82%)
     1.911164482              5,203      LLC-load-misses           #   19.93% of all LL-cache accesses  (31.82%)
     1.961443861        172,490,889      mem_inst_retired.any                                          (31.82%)
     1.961443861            164,414      branch-misses                                                 (31.82%)
     1.961443861        322,395,168      instructions              #    2.48  insn per cycle           (39.78%)
     1.961443861        130,230,466      cycles                                                        (41.53%)
     1.961443861             14,636      L1-icache-load-misses                                         (49.48%)
     1.961443861        116,613,067      L1-dcache-loads                                               (52.26%)
     1.961443861          4,076,033      L1-dcache-load-misses     #    3.50% of all L1-dcache accesses  (52.26%)
     1.961443861             48,094      L2-loads                                                      (42.57%)
     1.961443861              7,019      L2-load-misses            #   13.73% of all LL-cache accesses  (34.62%)
     1.961443861             54,123      LLC-loads                                                     (31.82%)
     1.961443861              6,127      LLC-load-misses           #   11.99% of all LL-cache accesses  (31.82%)
     2.011720707        172,163,856      mem_inst_retired.any                                          (31.82%)
     2.011720707            156,742      branch-misses                                                 (31.82%)
     2.011720707        323,535,931      instructions              #    2.48  insn per cycle           (39.78%)
     2.011720707        130,242,410      cycles                                                        (39.78%)
     2.011720707             13,952      L1-icache-load-misses                                         (39.78%)
     2.011720707        116,604,876      L1-dcache-loads                                               (44.95%)
     2.011720707          4,073,219      L1-dcache-load-misses     #    3.49% of all L1-dcache accesses  (52.26%)
     2.011720707             55,860      L2-loads                                                      (44.31%)
     2.011720707              6,305      L2-load-misses            #   11.69% of all LL-cache accesses  (44.31%)
     2.011720707             52,043      LLC-loads                                                     (39.15%)
     2.011720707              6,460      LLC-load-misses           #   11.97% of all LL-cache accesses  (31.82%)
     2.062004362        172,375,537      mem_inst_retired.any                                          (35.71%)
     2.062004362            166,908      branch-misses                                                 (31.82%)
     2.062004362        324,042,861      instructions              #    2.49  insn per cycle           (39.77%)
     2.062004362        130,261,551      cycles                                                        (39.77%)
     2.062004362             14,145      L1-icache-load-misses                                         (39.77%)
     2.062004362        117,469,904      L1-dcache-loads                                               (39.77%)
     2.062004362          4,399,802      L1-dcache-load-misses     #    3.75% of all L1-dcache accesses  (40.42%)
     2.062004362             60,354      L2-loads                                                      (40.42%)
     2.062004362              8,198      L2-load-misses            #   14.68% of all LL-cache accesses  (44.32%)
     2.062004362             51,332      LLC-loads                                                     (44.32%)
     2.062004362              6,430      LLC-load-misses           #   11.51% of all LL-cache accesses  (43.68%)
     2.112275467        172,659,532      mem_inst_retired.any                                          (44.30%)
     2.112275467            159,534      branch-misses                                                 (40.24%)
     2.112275467        323,737,370      instructions              #    2.49  insn per cycle           (48.20%)
     2.112275467        130,219,651      cycles                                                        (40.24%)
     2.112275467              8,591      L1-icache-load-misses                                         (39.78%)
     2.112275467        116,833,808      L1-dcache-loads                                               (39.78%)
     2.112275467          3,517,679      L1-dcache-load-misses     #    3.01% of all L1-dcache accesses  (39.78%)
     2.112275467             59,804      L2-loads                                                      (31.83%)
     2.112275467              6,100      L2-load-misses            #   10.05% of all LL-cache accesses  (35.88%)
     2.112275467             61,558      LLC-loads                                                     (43.83%)
     2.112275467              7,403      LLC-load-misses           #   12.20% of all LL-cache accesses  (44.30%)
     2.162559807        173,664,468      mem_inst_retired.any                                          (44.32%)
     2.162559807            149,305      branch-misses                                                 (44.32%)
     2.162559807        324,996,385      instructions              #    2.49  insn per cycle           (52.27%)
     2.162559807        130,270,340      cycles                                                        (52.27%)
     2.162559807             10,026      L1-icache-load-misses                                         (44.78%)
     2.162559807        117,103,066      L1-dcache-loads                                               (39.77%)
     2.162559807          3,660,428      L1-dcache-load-misses     #    3.13% of all L1-dcache accesses  (39.77%)
     2.162559807             44,237      L2-loads                                                      (31.82%)
     2.162559807              7,011      L2-load-misses            #   14.21% of all LL-cache accesses  (31.82%)
     2.162559807             54,427      LLC-loads                                                     (31.82%)
     2.162559807              7,139      LLC-load-misses           #   14.47% of all LL-cache accesses  (39.30%)
     2.212854997        172,655,604      mem_inst_retired.any                                          (34.77%)
     2.212854997            160,456      branch-misses                                                 (42.72%)
     2.212854997        323,764,618      instructions              #    2.49  insn per cycle           (52.28%)
     2.212854997        130,271,416      cycles                                                        (52.28%)
     2.212854997             14,090      L1-icache-load-misses                                         (52.28%)
     2.212854997        116,856,601      L1-dcache-loads                                               (49.34%)
     2.212854997          4,016,285      L1-dcache-load-misses     #    3.44% of all L1-dcache accesses  (41.39%)
     2.212854997             54,959      L2-loads                                                      (31.81%)
     2.212854997              6,223      L2-load-misses            #   11.72% of all LL-cache accesses  (31.81%)
     2.212854997             51,240      LLC-loads                                                     (31.81%)
     2.212854997              5,651      LLC-load-misses           #   10.64% of all LL-cache accesses  (31.81%)
     2.263134428        173,152,874      mem_inst_retired.any                                          (31.82%)
     2.263134428            153,547      branch-misses                                                 (31.82%)
     2.263134428        324,088,478      instructions              #    2.49  insn per cycle           (46.13%)
     2.263134428        130,270,016      cycles                                                        (52.27%)
     2.263134428              9,059      L1-icache-load-misses                                         (52.27%)
     2.263134428        116,500,271      L1-dcache-loads                                               (52.27%)
     2.263134428          3,821,776      L1-dcache-load-misses     #    3.28% of all L1-dcache accesses  (52.27%)
     2.263134428             54,944      L2-loads                                                      (31.82%)
     2.263134428              6,570      L2-load-misses            #   12.35% of all LL-cache accesses  (31.82%)
     2.263134428             51,442      LLC-loads                                                     (31.82%)
     2.263134428              5,973      LLC-load-misses           #   11.23% of all LL-cache accesses  (31.82%)
     2.313412247        173,001,678      mem_inst_retired.any                                          (31.82%)
     2.313412247            156,482      branch-misses                                                 (31.82%)
     2.313412247        325,091,177      instructions              #    2.50  insn per cycle           (39.78%)
     2.313412247        130,248,342      cycles                                                        (41.59%)
     2.313412247             11,060      L1-icache-load-misses                                         (49.55%)
     2.313412247        117,109,125      L1-dcache-loads                                               (52.26%)
     2.313412247          3,758,956      L1-dcache-load-misses     #    3.21% of all L1-dcache accesses  (52.26%)
     2.313412247             58,368      L2-loads                                                      (42.51%)
     2.313412247              7,281      L2-load-misses            #   11.67% of all LL-cache accesses  (34.56%)
     2.313412247             66,436      LLC-loads                                                     (31.82%)
     2.313412247              7,833      LLC-load-misses           #   12.55% of all LL-cache accesses  (31.82%)
     2.363688078        172,481,710      mem_inst_retired.any                                          (31.82%)
     2.363688078            159,158      branch-misses                                                 (31.82%)
     2.363688078        323,786,419      instructions              #    2.49  insn per cycle           (39.78%)
     2.363688078        130,247,661      cycles                                                        (39.78%)
     2.363688078             11,624      L1-icache-load-misses                                         (39.78%)
     2.363688078        116,794,743      L1-dcache-loads                                               (45.02%)
     2.363688078          4,192,979      L1-dcache-load-misses     #    3.59% of all L1-dcache accesses  (52.26%)
     2.363688078             45,840      L2-loads                                                      (44.31%)
     2.363688078              6,425      L2-load-misses            #   13.83% of all LL-cache accesses  (44.31%)
     2.363688078             47,076      LLC-loads                                                     (39.09%)
     2.363688078              5,178      LLC-load-misses           #   11.15% of all LL-cache accesses  (31.82%)
     2.413979545        170,239,606      mem_inst_retired.any                                          (35.65%)
     2.413979545            159,170      branch-misses                                                 (31.81%)
     2.413979545        320,208,301      instructions              #    2.46  insn per cycle           (39.77%)
     2.413979545        130,278,166      cycles                                                        (39.77%)
     2.413979545             11,315      L1-icache-load-misses                                         (39.77%)
     2.413979545        117,103,088      L1-dcache-loads                                               (39.77%)
     2.413979545          4,028,896      L1-dcache-load-misses     #    3.44% of all L1-dcache accesses  (40.48%)
     2.413979545             46,716      L2-loads                                                      (40.47%)
     2.413979545              7,206      L2-load-misses            #   15.30% of all LL-cache accesses  (44.32%)
     2.413979545             47,466      LLC-loads                                                     (44.32%)
     2.413979545              8,420      LLC-load-misses           #   17.88% of all LL-cache accesses  (43.63%)
     2.464246526        172,806,397      mem_inst_retired.any                                          (44.30%)
     2.464246526            159,524      branch-misses                                                 (40.18%)
     2.464246526        324,314,171      instructions              #    2.49  insn per cycle           (48.14%)
     2.464246526        130,207,875      cycles                                                        (40.19%)
     2.464246526              8,852      L1-icache-load-misses                                         (39.79%)
     2.464246526        116,714,972      L1-dcache-loads                                               (39.79%)
     2.464246526          4,028,306      L1-dcache-load-misses     #    3.45% of all L1-dcache accesses  (39.79%)
     2.464246526             49,510      L2-loads                                                      (31.83%)
     2.464246526              5,924      L2-load-misses            #   12.17% of all LL-cache accesses  (35.93%)
     2.464246526             47,815      LLC-loads                                                     (43.89%)
     2.464246526              5,892      LLC-load-misses           #   12.11% of all LL-cache accesses  (44.30%)
     2.514519850        169,200,465      mem_inst_retired.any                                          (44.31%)
     2.514519850            142,383      branch-misses                                                 (44.31%)
     2.514519850        318,485,781      instructions              #    2.45  insn per cycle           (52.26%)
     2.514519850        130,252,536      cycles                                                        (52.26%)
     2.514519850             11,370      L1-icache-load-misses                                         (44.71%)
     2.514519850        116,595,544      L1-dcache-loads                                               (39.78%)
     2.514519850          4,400,806      L1-dcache-load-misses     #    3.77% of all L1-dcache accesses  (39.78%)
     2.514519850             44,180      L2-loads                                                      (31.82%)
     2.514519850              5,407      L2-load-misses            #   12.02% of all LL-cache accesses  (31.82%)
     2.514519850             45,777      LLC-loads                                                     (31.82%)
     2.514519850             12,380      LLC-load-misses           #   27.52% of all LL-cache accesses  (39.37%)
#           time             counts unit events
     2.564814215        132,475,866      mem_inst_retired.any                                          (34.85%)
     2.564814215             92,213      branch-misses                                                 (42.80%)
     2.564814215        291,922,848      instructions              #    2.24  insn per cycle           (52.28%)
     2.564814215        130,133,555      cycles                                                        (52.28%)
     2.564814215             49,361      L1-icache-load-misses                                         (52.28%)
     2.564814215        126,550,663      L1-dcache-loads                                               (49.27%)
     2.564814215          6,386,825      L1-dcache-load-misses     #    5.05% of all L1-dcache accesses  (41.31%)
     2.564814215             62,302      L2-loads                                                      (31.81%)
     2.564814215              9,335      L2-load-misses            #   15.68% of all LL-cache accesses  (31.81%)
     2.564814215             56,782      LLC-loads                                                     (31.81%)
     2.564814215              9,028      LLC-load-misses           #   15.16% of all LL-cache accesses  (31.81%)
     2.615128230        180,156,164      mem_inst_retired.any                                          (31.80%)
     2.615128230            109,745      branch-misses                                                 (31.80%)
     2.615128230        353,755,000      instructions              #    2.71  insn per cycle           (46.17%)
     2.615128230        130,331,282      cycles                                                        (52.30%)
     2.615128230             13,452      L1-icache-load-misses                                         (52.30%)
     2.615128230        146,644,984      L1-dcache-loads                                               (52.30%)
     2.615128230          7,516,965      L1-dcache-load-misses     #    5.13% of all L1-dcache accesses  (52.30%)
     2.615128230             23,728      L2-loads                                                      (31.80%)
     2.615128230              6,854      L2-load-misses            #   27.10% of all LL-cache accesses  (31.80%)
     2.615128230             26,858      LLC-loads                                                     (31.80%)
     2.615128230              6,540      LLC-load-misses           #   25.86% of all LL-cache accesses  (31.80%)
     2.665405916        180,218,406      mem_inst_retired.any                                          (31.83%)
     2.665405916            108,749      branch-misses                                                 (31.83%)
     2.665405916        353,289,218      instructions              #    2.71  insn per cycle           (39.78%)
     2.665405916        130,221,360      cycles                                                        (41.61%)
     2.665405916             12,343      L1-icache-load-misses                                         (49.56%)
     2.665405916        146,679,488      L1-dcache-loads                                               (52.27%)
     2.665405916          7,238,712      L1-dcache-load-misses     #    4.94% of all L1-dcache accesses  (52.26%)
     2.665405916             25,803      L2-loads                                                      (42.49%)
     2.665405916              5,993      L2-load-misses            #   23.08% of all LL-cache accesses  (34.53%)
     2.665405916             26,133      LLC-loads                                                     (31.82%)
     2.665405916              6,120      LLC-load-misses           #   23.57% of all LL-cache accesses  (31.83%)
     2.715687180        180,185,390      mem_inst_retired.any                                          (31.82%)
     2.715687180            109,311      branch-misses                                                 (31.82%)
     2.715687180        352,681,680      instructions              #    2.71  insn per cycle           (39.77%)
     2.715687180        130,246,885      cycles                                                        (39.77%)
     2.715687180             14,177      L1-icache-load-misses                                         (39.77%)
     2.715687180        148,742,671      L1-dcache-loads                                               (45.03%)
     2.715687180          7,532,858      L1-dcache-load-misses     #    5.06% of all L1-dcache accesses  (52.27%)
     2.715687180             22,570      L2-loads                                                      (44.32%)
     2.715687180              6,070      L2-load-misses            #   22.71% of all LL-cache accesses  (44.31%)
     2.715687180             30,886      LLC-loads                                                     (39.08%)
     2.715687180              6,288      LLC-load-misses           #   23.53% of all LL-cache accesses  (31.82%)
     2.765965602        184,287,043      mem_inst_retired.any                                          (35.64%)
     2.765965602            112,651      branch-misses                                                 (31.82%)
     2.765965602        361,443,984      instructions              #    2.77  insn per cycle           (39.78%)
     2.765965602        130,255,453      cycles                                                        (39.78%)
     2.765965602             13,083      L1-icache-load-misses                                         (39.78%)
     2.765965602        145,012,455      L1-dcache-loads                                               (39.78%)
     2.765965602          5,518,282      L1-dcache-load-misses     #    3.81% of all L1-dcache accesses  (40.49%)
     2.765965602             35,231      L2-loads                                                      (40.48%)
     2.765965602              9,022      L2-load-misses            #   27.41% of all LL-cache accesses  (44.31%)
     2.765965602             30,599      LLC-loads                                                     (44.31%)
     2.765965602              6,662      LLC-load-misses           #   20.24% of all LL-cache accesses  (43.62%)
     2.816244337        179,827,758      mem_inst_retired.any                                          (44.31%)
     2.816244337            238,876      branch-misses                                                 (40.17%)
     2.816244337        345,857,135      instructions              #    2.66  insn per cycle           (48.13%)
     2.816244337        130,219,125      cycles                                                        (40.17%)
     2.816244337             12,087      L1-icache-load-misses                                         (39.78%)
     2.816244337        133,914,507      L1-dcache-loads                                               (39.78%)
     2.816244337          3,896,388      L1-dcache-load-misses     #    2.91% of all L1-dcache accesses  (39.78%)
     2.816244337             48,743      L2-loads                                                      (31.82%)
     2.816244337              8,186      L2-load-misses            #   17.01% of all LL-cache accesses  (35.95%)
     2.816244337             47,530      LLC-loads                                                     (43.90%)
     2.816244337              7,355      LLC-load-misses           #   15.28% of all LL-cache accesses  (44.31%)
     2.866516928        178,505,067      mem_inst_retired.any                                          (44.30%)
     2.866516928            239,586      branch-misses                                                 (44.30%)
     2.866516928        345,103,349      instructions              #    2.65  insn per cycle           (52.26%)
     2.866516928        130,249,285      cycles                                                        (52.26%)
     2.866516928              9,298      L1-icache-load-misses                                         (44.71%)
     2.866516928        134,300,149      L1-dcache-loads                                               (39.78%)
     2.866516928          4,040,779      L1-dcache-load-misses     #    3.01% of all L1-dcache accesses  (39.78%)
     2.866516928             43,316      L2-loads                                                      (31.83%)
     2.866516928              8,188      L2-load-misses            #   19.16% of all LL-cache accesses  (31.83%)
     2.866516928             42,150      LLC-loads                                                     (31.83%)
     2.866516928             10,200      LLC-load-misses           #   23.87% of all LL-cache accesses  (39.37%)
     2.916830095        179,763,751      mem_inst_retired.any                                          (34.85%)
     2.916830095            226,275      branch-misses                                                 (42.79%)
     2.916830095        345,675,452      instructions              #    2.65  insn per cycle           (52.29%)
     2.916830095        130,321,613      cycles                                                        (52.29%)
     2.916830095             14,198      L1-icache-load-misses                                         (52.29%)
     2.916830095        133,525,549      L1-dcache-loads                                               (49.27%)
     2.916830095          3,443,222      L1-dcache-load-misses     #    2.58% of all L1-dcache accesses  (41.32%)
     2.916830095             44,939      L2-loads                                                      (31.80%)
     2.916830095              7,757      L2-load-misses            #   18.13% of all LL-cache accesses  (31.80%)
     2.916830095             40,628      LLC-loads                                                     (31.80%)
     2.916830095              7,052      LLC-load-misses           #   16.48% of all LL-cache accesses  (31.80%)
     2.967101899        179,374,790      mem_inst_retired.any                                          (31.83%)
     2.967101899            240,525      branch-misses                                                 (31.83%)
     2.967101899        345,233,759      instructions              #    2.65  insn per cycle           (46.19%)
     2.967101899        130,232,867      cycles                                                        (52.26%)
     2.967101899             10,532      L1-icache-load-misses                                         (52.25%)
     2.967101899        133,759,274      L1-dcache-loads                                               (52.26%)
     2.967101899          3,801,207      L1-dcache-load-misses     #    2.84% of all L1-dcache accesses  (52.26%)
     2.967101899             58,583      L2-loads                                                      (31.82%)
     2.967101899              6,160      L2-load-misses            #   11.15% of all LL-cache accesses  (31.83%)
     2.967101899             51,884      LLC-loads                                                     (31.83%)
     2.967101899              6,424      LLC-load-misses           #   11.63% of all LL-cache accesses  (31.83%)
     3.017374533        182,889,447      mem_inst_retired.any                                          (31.83%)
     3.017374533            233,631      branch-misses                                                 (31.83%)
     3.017374533        353,210,932      instructions              #    2.71  insn per cycle           (39.78%)
     3.017374533        130,225,787      cycles                                                        (41.66%)
     3.017374533             10,820      L1-icache-load-misses                                         (49.62%)
     3.017374533        135,846,586      L1-dcache-loads                                               (52.26%)
     3.017374533          3,705,890      L1-dcache-load-misses     #    2.73% of all L1-dcache accesses  (52.26%)
     3.017374533             46,477      L2-loads                                                      (42.44%)
     3.017374533              7,221      L2-load-misses            #   15.12% of all LL-cache accesses  (34.48%)
     3.017374533             49,059      LLC-loads                                                     (31.83%)
     3.017374533              6,991      LLC-load-misses           #   14.64% of all LL-cache accesses  (31.83%)
     3.067655146        179,976,729      mem_inst_retired.any                                          (31.82%)
     3.067655146            232,517      branch-misses                                                 (31.82%)
     3.067655146        345,589,899      instructions              #    2.65  insn per cycle           (39.77%)
     3.067655146        130,261,717      cycles                                                        (39.77%)
     3.067655146              8,583      L1-icache-load-misses                                         (39.77%)
     3.067655146        134,643,694      L1-dcache-loads                                               (45.09%)
     3.067655146          3,891,433      L1-dcache-load-misses     #    2.89% of all L1-dcache accesses  (52.27%)
     3.067655146             46,634      L2-loads                                                      (44.32%)
     3.067655146              8,114      L2-load-misses            #   17.07% of all LL-cache accesses  (44.32%)
     3.067655146             48,450      LLC-loads                                                     (39.02%)
     3.067655146              6,386      LLC-load-misses           #   13.43% of all LL-cache accesses  (31.82%)
     3.117946802        171,372,797      mem_inst_retired.any                                          (35.59%)
     3.117946802            224,258      branch-misses                                                 (31.81%)
     3.117946802        330,190,623      instructions              #    2.53  insn per cycle           (39.77%)
     3.117946802        130,266,128      cycles                                                        (39.77%)
     3.117946802             12,731      L1-icache-load-misses                                         (39.77%)
     3.117946802        133,512,285      L1-dcache-loads                                               (39.77%)
     3.117946802          3,864,714      L1-dcache-load-misses     #    2.89% of all L1-dcache accesses  (40.54%)
     3.117946802             42,223      L2-loads                                                      (40.54%)
     3.117946802              7,684      L2-load-misses            #   17.77% of all LL-cache accesses  (44.32%)
     3.117946802             44,241      LLC-loads                                                     (44.32%)
     3.117946802              8,412      LLC-load-misses           #   19.46% of all LL-cache accesses  (43.57%)
     3.168224118        173,321,067      mem_inst_retired.any                                          (44.31%)
     3.168224118            209,226      branch-misses                                                 (40.13%)
     3.168224118        345,573,666      instructions              #    2.65  insn per cycle           (48.09%)
     3.168224118        130,232,129      cycles                                                        (40.14%)
     3.168224118              8,932      L1-icache-load-misses                                         (39.78%)
     3.168224118        134,729,633      L1-dcache-loads                                               (39.78%)
     3.168224118          4,009,201      L1-dcache-load-misses     #    2.98% of all L1-dcache accesses  (39.78%)
     3.168224118             45,869      L2-loads                                                      (31.82%)
     3.168224118             15,454      L2-load-misses            #   28.83% of all LL-cache accesses  (35.99%)
     3.168224118             61,336      LLC-loads                                                     (43.94%)
     3.168224118             14,296      LLC-load-misses           #   26.67% of all LL-cache accesses  (44.31%)
     3.218520461        149,698,290      mem_inst_retired.any                                          (44.33%)
     3.218520461            119,723      branch-misses                                                 (44.33%)
     3.218520461        301,099,698      instructions              #    2.31  insn per cycle           (52.29%)
     3.218520461        130,187,525      cycles                                                        (52.29%)
     3.218520461             33,131      L1-icache-load-misses                                         (44.70%)
     3.218520461         97,610,374      L1-dcache-loads                                               (39.76%)
     3.218520461          8,511,074      L1-dcache-load-misses     #    8.72% of all L1-dcache accesses  (39.76%)
     3.218520461             63,670      L2-loads                                                      (31.81%)
     3.218520461              9,693      L2-load-misses            #   13.34% of all LL-cache accesses  (31.81%)
     3.218520461             81,630      LLC-loads                                                     (31.81%)
     3.218520461              9,882      LLC-load-misses           #   13.60% of all LL-cache accesses  (39.38%)
     3.268814648        174,004,789      mem_inst_retired.any                                          (34.85%)
     3.268814648            139,641      branch-misses                                                 (42.80%)
     3.268814648        362,847,691      instructions              #    2.79  insn per cycle           (52.27%)
     3.268814648        130,225,888      cycles                                                        (52.27%)
     3.268814648             14,275      L1-icache-load-misses                                         (52.27%)
     3.268814648        140,622,095      L1-dcache-loads                                               (49.26%)
     3.268814648          9,926,621      L1-dcache-load-misses     #    7.06% of all L1-dcache accesses  (41.31%)
     3.268814648             31,841      L2-loads                                                      (31.82%)
     3.268814648              8,913      L2-load-misses            #   27.58% of all LL-cache accesses  (31.82%)
     3.268814648             32,784      LLC-loads                                                     (31.82%)
     3.268814648              9,099      LLC-load-misses           #   28.16% of all LL-cache accesses  (31.82%)
     3.319110272        174,258,094      mem_inst_retired.any                                          (31.81%)
     3.319110272            138,445      branch-misses                                                 (31.81%)
     3.319110272        363,798,298      instructions              #    2.79  insn per cycle           (46.19%)
     3.319110272        130,295,278      cycles                                                        (52.28%)
     3.319110272             11,613      L1-icache-load-misses                                         (52.28%)
     3.319110272        140,452,875      L1-dcache-loads                                               (52.28%)
     3.319110272          9,993,805      L1-dcache-load-misses     #    7.12% of all L1-dcache accesses  (52.28%)
     3.319110272             37,743      L2-loads                                                      (31.81%)
     3.319110272              9,763      L2-load-misses            #   28.02% of all LL-cache accesses  (31.81%)
     3.319110272             31,949      LLC-loads                                                     (31.81%)
     3.319110272              9,279      LLC-load-misses           #   26.63% of all LL-cache accesses  (31.81%)
     3.369414640        155,560,992      mem_inst_retired.any                                          (31.81%)
     3.369414640            303,813      branch-misses                                                 (31.81%)
     3.369414640        324,158,167      instructions              #    2.49  insn per cycle           (39.76%)
     3.369414640        130,303,519      cycles                                                        (41.62%)
     3.369414640             13,711      L1-icache-load-misses                                         (49.57%)
     3.369414640        127,283,718      L1-dcache-loads                                               (52.29%)
     3.369414640          7,459,150      L1-dcache-load-misses     #    5.86% of all L1-dcache accesses  (52.29%)
     3.369414640             35,127      L2-loads                                                      (42.49%)
     3.369414640             11,628      L2-load-misses            #   29.32% of all LL-cache accesses  (34.54%)
     3.369414640             44,198      LLC-loads                                                     (31.81%)
     3.369414640             14,514      LLC-load-misses           #   36.59% of all LL-cache accesses  (31.81%)
     3.419721852        150,693,092      mem_inst_retired.any                                          (31.80%)
     3.419721852            292,190      branch-misses                                                 (31.80%)
     3.419721852        319,122,545      instructions              #    2.45  insn per cycle           (39.75%)
     3.419721852        130,311,902      cycles                                                        (39.75%)
     3.419721852             12,937      L1-icache-load-misses                                         (39.75%)
     3.419721852        123,601,325      L1-dcache-loads                                               (44.98%)
     3.419721852          5,073,881      L1-dcache-load-misses     #    4.11% of all L1-dcache accesses  (52.29%)
     3.419721852             66,132      L2-loads                                                      (44.34%)
     3.419721852              9,733      L2-load-misses            #   14.67% of all LL-cache accesses  (44.34%)
     3.419721852             66,573      LLC-loads                                                     (39.13%)
     3.419721852             10,485      LLC-load-misses           #   15.80% of all LL-cache accesses  (31.81%)
     3.470005187        160,079,285      mem_inst_retired.any                                          (35.71%)
     3.470005187            302,018      branch-misses                                                 (31.82%)
     3.470005187        333,670,601      instructions              #    2.56  insn per cycle           (39.77%)
     3.470005187        130,265,141      cycles                                                        (39.77%)
     3.470005187              9,959      L1-icache-load-misses                                         (39.77%)
     3.470005187        124,196,036      L1-dcache-loads                                               (39.77%)
     3.470005187          4,547,071      L1-dcache-load-misses     #    3.66% of all L1-dcache accesses  (40.42%)
     3.470005187             64,124      L2-loads                                                      (40.41%)
     3.470005187              9,834      L2-load-misses            #   14.26% of all LL-cache accesses  (44.32%)
     3.470005187             73,838      LLC-loads                                                     (44.31%)
     3.470005187             10,435      LLC-load-misses           #   15.13% of all LL-cache accesses  (43.69%)
     3.520286938        158,628,430      mem_inst_retired.any                                          (44.31%)
     3.520286938            296,571      branch-misses                                                 (40.25%)
     3.520286938        328,724,507      instructions              #    2.52  insn per cycle           (48.21%)
     3.520286938        130,229,340      cycles                                                        (40.26%)
     3.520286938             12,840      L1-icache-load-misses                                         (39.77%)
     3.520286938        122,032,721      L1-dcache-loads                                               (39.77%)
     3.520286938          4,944,632      L1-dcache-load-misses     #    4.05% of all L1-dcache accesses  (39.77%)
     3.520286938             61,915      L2-loads                                                      (31.82%)
     3.520286938             11,017      L2-load-misses            #   17.03% of all LL-cache accesses  (35.87%)
     3.520286938             67,459      LLC-loads                                                     (43.82%)
     3.520286938              8,850      LLC-load-misses           #   13.68% of all LL-cache accesses  (44.31%)
     3.570572581        156,315,437      mem_inst_retired.any                                          (44.32%)
     3.570572581            290,749      branch-misses                                                 (44.32%)
     3.570572581        326,266,435      instructions              #    2.50  insn per cycle           (52.27%)
     3.570572581        130,275,524      cycles                                                        (52.27%)
     3.570572581             10,400      L1-icache-load-misses                                         (44.80%)
     3.570572581        121,446,490      L1-dcache-loads                                               (39.77%)
     3.570572581          4,335,729      L1-dcache-load-misses     #    3.57% of all L1-dcache accesses  (39.77%)
     3.570572581             63,199      L2-loads                                                      (31.82%)
     3.570572581              8,353      L2-load-misses            #   13.19% of all LL-cache accesses  (31.82%)
     3.570572581             63,446      LLC-loads                                                     (31.82%)
     3.570572581              8,007      LLC-load-misses           #   12.64% of all LL-cache accesses  (39.28%)
     3.620847855        156,401,450      mem_inst_retired.any                                          (34.76%)
     3.620847855            297,037      branch-misses                                                 (42.71%)
     3.620847855        325,753,107      instructions              #    2.50  insn per cycle           (52.26%)
     3.620847855        130,221,215      cycles                                                        (52.26%)
     3.620847855             11,739      L1-icache-load-misses                                         (52.26%)
     3.620847855        120,819,193      L1-dcache-loads                                               (49.34%)
     3.620847855          5,062,078      L1-dcache-load-misses     #    4.19% of all L1-dcache accesses  (41.39%)
     3.620847855             56,688      L2-loads                                                      (31.83%)
     3.620847855              9,592      L2-load-misses            #   16.58% of all LL-cache accesses  (31.83%)
     3.620847855             59,038      LLC-loads                                                     (31.83%)
     3.620847855              8,282      LLC-load-misses           #   14.31% of all LL-cache accesses  (31.83%)
     3.671120905        156,990,869      mem_inst_retired.any                                          (31.82%)
     3.671120905            287,680      branch-misses                                                 (31.81%)
     3.671120905        318,724,053      instructions              #    2.45  insn per cycle           (46.14%)
     3.671120905        130,232,536      cycles                                                        (52.27%)
     3.671120905             13,773      L1-icache-load-misses                                         (52.27%)
     3.671120905        120,158,138      L1-dcache-loads                                               (52.27%)
     3.671120905          6,138,878      L1-dcache-load-misses     #    5.11% of all L1-dcache accesses  (52.27%)
     3.671120905             59,918      L2-loads                                                      (31.83%)
     3.671120905              7,395      L2-load-misses            #   12.56% of all LL-cache accesses  (31.83%)
     3.671120905             57,844      LLC-loads                                                     (31.82%)
     3.671120905              7,254      LLC-load-misses           #   12.32% of all LL-cache accesses  (31.82%)
     3.721413149        138,297,184      mem_inst_retired.any                                          (31.82%)
     3.721413149             90,586      branch-misses                                                 (31.82%)
     3.721413149        252,230,624      instructions              #    1.94  insn per cycle           (39.77%)
     3.721413149        129,977,692      cycles                                                        (41.58%)
     3.721413149             44,073      L1-icache-load-misses                                         (49.53%)
     3.721413149        121,770,650      L1-dcache-loads                                               (52.26%)
     3.721413149         10,059,653      L1-dcache-load-misses     #    8.26% of all L1-dcache accesses  (52.27%)
     3.721413149             71,113      L2-loads                                                      (42.53%)
     3.721413149              9,075      L2-load-misses            #   10.44% of all LL-cache accesses  (34.57%)
     3.721413149            102,786      LLC-loads                                                     (31.82%)
     3.721413149              9,561      LLC-load-misses           #   11.00% of all LL-cache accesses  (31.83%)
     3.771704867        177,001,472      mem_inst_retired.any                                          (31.81%)
     3.771704867            117,531      branch-misses                                                 (31.81%)
     3.771704867        352,588,287      instructions              #    2.71  insn per cycle           (39.77%)
     3.771704867        130,257,536      cycles                                                        (39.76%)
     3.771704867             11,306      L1-icache-load-misses                                         (39.76%)
     3.771704867        141,644,858      L1-dcache-loads                                               (44.99%)
     3.771704867         10,902,825      L1-dcache-load-misses     #    7.70% of all L1-dcache accesses  (52.28%)
     3.771704867             37,732      L2-loads                                                      (44.33%)
     3.771704867              7,347      L2-load-misses            #   18.50% of all LL-cache accesses  (44.33%)
     3.771704867             41,686      LLC-loads                                                     (39.11%)
     3.771704867              7,681      LLC-load-misses           #   19.34% of all LL-cache accesses  (31.82%)
#           time             counts unit events
     3.822000543        177,457,567      mem_inst_retired.any                                          (35.69%)
     3.822000543            114,217      branch-misses                                                 (31.81%)
     3.822000543        353,723,324      instructions              #    2.71  insn per cycle           (39.77%)
     3.822000543        130,286,352      cycles                                                        (39.77%)
     3.822000543             12,993      L1-icache-load-misses                                         (39.77%)
     3.822000543        141,186,229      L1-dcache-loads                                               (39.77%)
     3.822000543         10,606,339      L1-dcache-load-misses     #    7.51% of all L1-dcache accesses  (40.43%)
     3.822000543             44,285      L2-loads                                                      (40.43%)
     3.822000543              6,589      L2-load-misses            #   15.44% of all LL-cache accesses  (44.32%)
     3.822000543             41,047      LLC-loads                                                     (44.32%)
     3.822000543              6,599      LLC-load-misses           #   15.47% of all LL-cache accesses  (43.67%)
     3.872270001        177,446,936      mem_inst_retired.any                                          (44.30%)
     3.872270001            115,808      branch-misses                                                 (40.23%)
     3.872270001        353,638,562      instructions              #    2.72  insn per cycle           (48.19%)
     3.872270001        130,203,960      cycles                                                        (40.23%)
     3.872270001             10,934      L1-icache-load-misses                                         (39.78%)
     3.872270001        141,421,024      L1-dcache-loads                                               (39.78%)
     3.872270001         10,940,367      L1-dcache-load-misses     #    7.74% of all L1-dcache accesses  (39.78%)
     3.872270001             38,822      L2-loads                                                      (31.83%)
     3.872270001              6,283      L2-load-misses            #   16.32% of all LL-cache accesses  (35.89%)
     3.872270001             38,185      LLC-loads                                                     (43.84%)
     3.872270001              6,616      LLC-load-misses           #   17.18% of all LL-cache accesses  (44.30%)
     3.922550694        174,564,956      mem_inst_retired.any                                          (44.31%)
     3.922550694            158,495      branch-misses                                                 (44.31%)
     3.922550694        342,868,641      instructions              #    2.63  insn per cycle           (52.27%)
     3.922550694        130,267,362      cycles                                                        (52.27%)
     3.922550694             13,541      L1-icache-load-misses                                         (44.77%)
     3.922550694        126,186,691      L1-dcache-loads                                               (39.77%)
     3.922550694          6,195,910      L1-dcache-load-misses     #    4.91% of all L1-dcache accesses  (39.78%)
     3.922550694             58,036      L2-loads                                                      (31.82%)
     3.922550694             10,511      L2-load-misses            #   17.17% of all LL-cache accesses  (31.82%)
     3.922550694             64,419      LLC-loads                                                     (31.82%)
     3.922550694              7,706      LLC-load-misses           #   12.59% of all LL-cache accesses  (39.32%)
     3.972819890        173,405,969      mem_inst_retired.any                                          (34.81%)
     3.972819890            207,390      branch-misses                                                 (42.76%)
     3.972819890        328,494,345      instructions              #    2.52  insn per cycle           (52.25%)
     3.972819890        130,207,314      cycles                                                        (52.25%)
     3.972819890             11,842      L1-icache-load-misses                                         (52.25%)
     3.972819890        121,334,501      L1-dcache-loads                                               (49.29%)
     3.972819890          5,101,070      L1-dcache-load-misses     #    4.20% of all L1-dcache accesses  (41.34%)
     3.972819890             62,709      L2-loads                                                      (31.83%)
     3.972819890              8,092      L2-load-misses            #   12.61% of all LL-cache accesses  (31.83%)
     3.972819890             65,656      LLC-loads                                                     (31.83%)
     3.972819890              8,385      LLC-load-misses           #   13.06% of all LL-cache accesses  (31.83%)
     4.023094933        173,827,680      mem_inst_retired.any                                          (31.82%)
     4.023094933            205,232      branch-misses                                                 (31.82%)
     4.023094933        321,241,308      instructions              #    2.47  insn per cycle           (46.20%)
     4.023094933        130,249,355      cycles                                                        (52.26%)
     4.023094933             12,617      L1-icache-load-misses                                         (52.26%)
     4.023094933        118,447,977      L1-dcache-loads                                               (52.26%)
     4.023094933          5,315,967      L1-dcache-load-misses     #    4.49% of all L1-dcache accesses  (52.26%)
     4.023094933             59,627      L2-loads                                                      (31.83%)
     4.023094933              7,116      L2-load-misses            #   11.03% of all LL-cache accesses  (31.83%)
     4.023094933             69,446      LLC-loads                                                     (31.83%)
     4.023094933              7,500      LLC-load-misses           #   11.62% of all LL-cache accesses  (31.83%)
     4.073375536        167,877,044      mem_inst_retired.any                                          (31.82%)
     4.073375536            192,235      branch-misses                                                 (31.82%)
     4.073375536        319,567,218      instructions              #    2.45  insn per cycle           (39.78%)
     4.073375536        130,253,211      cycles                                                        (41.67%)
     4.073375536             11,767      L1-icache-load-misses                                         (49.62%)
     4.073375536        117,650,132      L1-dcache-loads                                               (52.27%)
     4.073375536          4,664,622      L1-dcache-load-misses     #    3.96% of all L1-dcache accesses  (52.27%)
     4.073375536             66,176      L2-loads                                                      (42.43%)
     4.073375536              8,088      L2-load-misses            #   11.92% of all LL-cache accesses  (34.48%)
     4.073375536             69,558      LLC-loads                                                     (31.82%)
     4.073375536              7,708      LLC-load-misses           #   11.36% of all LL-cache accesses  (31.82%)
     4.123649389        166,922,314      mem_inst_retired.any                                          (31.85%)
     4.123649389            196,492      branch-misses                                                 (31.85%)
     4.123649389        316,951,007      instructions              #    2.44  insn per cycle           (39.81%)
     4.123649389        130,124,836      cycles                                                        (39.81%)
     4.123649389             11,849      L1-icache-load-misses                                         (39.81%)
     4.123649389        117,094,334      L1-dcache-loads                                               (45.13%)
     4.123649389          4,842,272      L1-dcache-load-misses     #    4.14% of all L1-dcache accesses  (52.22%)
     4.123649389             58,096      L2-loads                                                      (44.26%)
     4.123649389              7,029      L2-load-misses            #   11.32% of all LL-cache accesses  (44.26%)
     4.123649389             66,043      LLC-loads                                                     (38.96%)
     4.123649389              7,845      LLC-load-misses           #   12.64% of all LL-cache accesses  (31.85%)
     4.173936037        167,582,312      mem_inst_retired.any                                          (35.57%)
     4.173936037            197,279      branch-misses                                                 (31.82%)
     4.173936037        317,760,639      instructions              #    2.44  insn per cycle           (39.77%)
     4.173936037        130,275,416      cycles                                                        (39.77%)
     4.173936037             11,541      L1-icache-load-misses                                         (39.77%)
     4.173936037        117,511,008      L1-dcache-loads                                               (39.77%)
     4.173936037          4,756,437      L1-dcache-load-misses     #    4.05% of all L1-dcache accesses  (40.56%)
     4.173936037             63,124      L2-loads                                                      (40.55%)
     4.173936037              7,602      L2-load-misses            #   11.87% of all LL-cache accesses  (44.32%)
     4.173936037             64,945      LLC-loads                                                     (44.32%)
     4.173936037              9,385      LLC-load-misses           #   14.66% of all LL-cache accesses  (43.55%)
     4.224220904        164,555,165      mem_inst_retired.any                                          (44.32%)
     4.224220904            193,984      branch-misses                                                 (40.12%)
     4.224220904        318,763,774      instructions              #    2.45  insn per cycle           (48.07%)
     4.224220904        130,245,847      cycles                                                        (40.12%)
     4.224220904              9,818      L1-icache-load-misses                                         (39.77%)
     4.224220904        117,409,251      L1-dcache-loads                                               (39.77%)
     4.224220904          4,433,827      L1-dcache-load-misses     #    3.78% of all L1-dcache accesses  (39.77%)
     4.224220904             62,163      L2-loads                                                      (31.82%)
     4.224220904              8,095      L2-load-misses            #   12.36% of all LL-cache accesses  (36.01%)
     4.224220904             68,842      LLC-loads                                                     (43.96%)
     4.224220904              7,568      LLC-load-misses           #   11.55% of all LL-cache accesses  (44.32%)
     4.274494570        168,069,938      mem_inst_retired.any                                          (44.31%)
     4.274494570            200,301      branch-misses                                                 (44.31%)
     4.274494570        318,666,619      instructions              #    2.45  insn per cycle           (52.26%)
     4.274494570        130,250,745      cycles                                                        (52.26%)
     4.274494570              9,525      L1-icache-load-misses                                         (44.66%)
     4.274494570        117,683,150      L1-dcache-loads                                               (39.78%)
     4.274494570          5,278,285      L1-dcache-load-misses     #    4.49% of all L1-dcache accesses  (39.78%)
     4.274494570             54,179      L2-loads                                                      (31.83%)
     4.274494570             10,120      L2-load-misses            #   19.57% of all LL-cache accesses  (31.83%)
     4.274494570             49,232      LLC-loads                                                     (31.82%)
     4.274494570             10,875      LLC-load-misses           #   21.03% of all LL-cache accesses  (39.42%)
     4.324771515        168,050,044      mem_inst_retired.any                                          (34.92%)
     4.324771515            201,879      branch-misses                                                 (42.87%)
     4.324771515        318,580,376      instructions              #    2.45  insn per cycle           (52.26%)
     4.324771515        130,229,391      cycles                                                        (52.26%)
     4.324771515             11,778      L1-icache-load-misses                                         (52.26%)
     4.324771515        117,652,071      L1-dcache-loads                                               (49.19%)
     4.324771515          4,972,609      L1-dcache-load-misses     #    4.23% of all L1-dcache accesses  (41.24%)
     4.324771515             56,902      L2-loads                                                      (31.82%)
     4.324771515             10,856      L2-load-misses            #   18.59% of all LL-cache accesses  (31.82%)
     4.324771515             59,898      LLC-loads                                                     (31.82%)
     4.324771515              8,581      LLC-load-misses           #   14.69% of all LL-cache accesses  (31.82%)
     4.375065869        174,298,593      mem_inst_retired.any                                          (31.81%)
     4.375065869            199,893      branch-misses                                                 (31.81%)
     4.375065869        328,843,383      instructions              #    2.52  insn per cycle           (46.28%)
     4.375065869        130,300,658      cycles                                                        (52.28%)
     4.375065869             10,115      L1-icache-load-misses                                         (52.28%)
     4.375065869        119,920,725      L1-dcache-loads                                               (52.28%)
     4.375065869          5,422,706      L1-dcache-load-misses     #    4.52% of all L1-dcache accesses  (52.28%)
     4.375065869             62,388      L2-loads                                                      (31.82%)
     4.375065869              9,413      L2-load-misses            #   15.43% of all LL-cache accesses  (31.81%)
     4.375065869             59,620      LLC-loads                                                     (31.81%)
     4.375065869              9,209      LLC-load-misses           #   15.10% of all LL-cache accesses  (31.81%)
     4.425347048        125,544,521      mem_inst_retired.any                                          (31.82%)
     4.425347048            116,500      branch-misses                                                 (31.82%)
     4.425347048        268,624,870      instructions              #    2.06  insn per cycle           (39.77%)
     4.425347048        130,090,942      cycles                                                        (41.72%)
     4.425347048             50,675      L1-icache-load-misses                                         (49.68%)
     4.425347048        109,398,162      L1-dcache-loads                                               (52.27%)
     4.425347048          9,476,797      L1-dcache-load-misses     #    8.66% of all L1-dcache accesses  (52.27%)
     4.425347048             57,872      L2-loads                                                      (42.38%)
     4.425347048              9,387      L2-load-misses            #   15.09% of all LL-cache accesses  (34.43%)
     4.425347048             66,570      LLC-loads                                                     (31.82%)
     4.425347048             10,565      LLC-load-misses           #   16.98% of all LL-cache accesses  (31.82%)
     4.475643766        171,450,744      mem_inst_retired.any                                          (31.81%)
     4.475643766            153,060      branch-misses                                                 (31.81%)
     4.475643766        365,798,089      instructions              #    2.81  insn per cycle           (39.76%)
     4.475643766        130,276,028      cycles                                                        (39.76%)
     4.475643766             11,681      L1-icache-load-misses                                         (39.76%)
     4.475643766        140,231,882      L1-dcache-loads                                               (45.12%)
     4.475643766         10,351,111      L1-dcache-load-misses     #    7.38% of all L1-dcache accesses  (52.28%)
     4.475643766             36,357      L2-loads                                                      (44.33%)
     4.475643766             10,451      L2-load-misses            #   28.32% of all LL-cache accesses  (44.33%)
     4.475643766             37,455      LLC-loads                                                     (38.99%)
     4.475643766              9,417      LLC-load-misses           #   25.52% of all LL-cache accesses  (31.81%)
     4.525940023        171,565,182      mem_inst_retired.any                                          (35.56%)
     4.525940023            148,950      branch-misses                                                 (31.82%)
     4.525940023        363,785,353      instructions              #    2.79  insn per cycle           (39.77%)
     4.525940023        130,257,173      cycles                                                        (39.77%)
     4.525940023              9,966      L1-icache-load-misses                                         (39.78%)
     4.525940023        139,003,145      L1-dcache-loads                                               (39.78%)
     4.525940023         10,413,730      L1-dcache-load-misses     #    7.49% of all L1-dcache accesses  (40.57%)
     4.525940023             41,191      L2-loads                                                      (40.56%)
     4.525940023              8,494      L2-load-misses            #   21.95% of all LL-cache accesses  (44.31%)
     4.525940023             36,201      LLC-loads                                                     (44.31%)
     4.525940023              8,273      LLC-load-misses           #   21.38% of all LL-cache accesses  (43.54%)
     4.576216285        166,488,861      mem_inst_retired.any                                          (44.31%)
     4.576216285            177,692      branch-misses                                                 (40.12%)
     4.576216285        357,833,772      instructions              #    2.75  insn per cycle           (48.07%)
     4.576216285        130,224,365      cycles                                                        (40.12%)
     4.576216285             11,134      L1-icache-load-misses                                         (39.78%)
     4.576216285        129,763,641      L1-dcache-loads                                               (39.78%)
     4.576216285          6,105,602      L1-dcache-load-misses     #    4.71% of all L1-dcache accesses  (39.78%)
     4.576216285             52,144      L2-loads                                                      (31.82%)
     4.576216285              9,920      L2-load-misses            #   19.29% of all LL-cache accesses  (36.00%)
     4.576216285             50,725      LLC-loads                                                     (43.96%)
     4.576216285              8,188      LLC-load-misses           #   15.92% of all LL-cache accesses  (44.31%)
     4.626489083        158,007,149      mem_inst_retired.any                                          (44.30%)
     4.626489083            294,836      branch-misses                                                 (44.30%)
     4.626489083        331,546,503      instructions              #    2.55  insn per cycle           (52.26%)
     4.626489083        130,248,248      cycles                                                        (52.26%)
     4.626489083             10,602      L1-icache-load-misses                                         (44.65%)
     4.626489083        122,178,071      L1-dcache-loads                                               (39.78%)
     4.626489083          4,929,264      L1-dcache-load-misses     #    4.03% of all L1-dcache accesses  (39.78%)
     4.626489083             56,217      L2-loads                                                      (31.83%)
     4.626489083              8,998      L2-load-misses            #   15.59% of all LL-cache accesses  (31.83%)
     4.626489083             59,224      LLC-loads                                                     (31.83%)
     4.626489083              8,415      LLC-load-misses           #   14.58% of all LL-cache accesses  (39.43%)
     4.676760355        158,291,060      mem_inst_retired.any                                          (34.93%)
     4.676760355            289,254      branch-misses                                                 (42.89%)
     4.676760355        332,168,609      instructions              #    2.55  insn per cycle           (52.26%)
     4.676760355        130,215,506      cycles                                                        (52.26%)
     4.676760355             12,285      L1-icache-load-misses                                         (52.26%)
     4.676760355        122,049,135      L1-dcache-loads                                               (49.17%)
     4.676760355          4,628,035      L1-dcache-load-misses     #    3.79% of all L1-dcache accesses  (41.22%)
     4.676760355             61,885      L2-loads                                                      (31.83%)
     4.676760355              8,341      L2-load-misses            #   13.55% of all LL-cache accesses  (31.83%)
     4.676760355             61,218      LLC-loads                                                     (31.83%)
     4.676760355              8,709      LLC-load-misses           #   14.15% of all LL-cache accesses  (31.83%)
     4.727043368        158,068,332      mem_inst_retired.any                                          (31.82%)
     4.727043368            296,637      branch-misses                                                 (31.82%)
     4.727043368        331,526,888      instructions              #    2.55  insn per cycle           (46.32%)
     4.727043368        130,263,384      cycles                                                        (52.28%)
     4.727043368             11,038      L1-icache-load-misses                                         (52.26%)
     4.727043368        122,250,984      L1-dcache-loads                                               (52.26%)
     4.727043368          4,562,460      L1-dcache-load-misses     #    3.73% of all L1-dcache accesses  (52.26%)
     4.727043368             70,338      L2-loads                                                      (31.81%)
     4.727043368              8,053      L2-load-misses            #   11.47% of all LL-cache accesses  (31.82%)
     4.727043368             70,127      LLC-loads                                                     (31.83%)
     4.727043368              7,616      LLC-load-misses           #   10.84% of all LL-cache accesses  (31.82%)
     4.777344201        158,006,920      mem_inst_retired.any                                          (31.81%)
     4.777344201            285,106      branch-misses                                                 (31.81%)
     4.777344201        332,445,555      instructions              #    2.55  insn per cycle           (39.76%)
     4.777344201        130,307,419      cycles                                                        (41.75%)
     4.777344201             11,108      L1-icache-load-misses                                         (49.70%)
     4.777344201        122,398,856      L1-dcache-loads                                               (52.29%)
     4.777344201          4,562,558      L1-dcache-load-misses     #    3.73% of all L1-dcache accesses  (52.29%)
     4.777344201             60,164      L2-loads                                                      (42.36%)
     4.777344201              9,387      L2-load-misses            #   16.33% of all LL-cache accesses  (34.41%)
     4.777344201             54,806      LLC-loads                                                     (31.81%)
     4.777344201             10,245      LLC-load-misses           #   17.82% of all LL-cache accesses  (31.81%)
     4.827640882        158,145,168      mem_inst_retired.any                                          (31.81%)
     4.827640882            294,881      branch-misses                                                 (31.81%)
     4.827640882        331,736,771      instructions              #    2.55  insn per cycle           (39.76%)
     4.827640882        130,294,753      cycles                                                        (39.76%)
     4.827640882             10,527      L1-icache-load-misses                                         (39.76%)
     4.827640882        122,256,409      L1-dcache-loads                                               (45.13%)
     4.827640882          4,764,002      L1-dcache-load-misses     #    3.90% of all L1-dcache accesses  (52.28%)
     4.827640882             56,120      L2-loads                                                      (44.33%)
     4.827640882              9,073      L2-load-misses            #   16.16% of all LL-cache accesses  (44.33%)
     4.827640882             56,163      LLC-loads                                                     (38.98%)
     4.827640882              9,316      LLC-load-misses           #   16.59% of all LL-cache accesses  (31.81%)
     4.878053738        158,698,832      mem_inst_retired.any                                          (35.71%)
     4.878053738            285,275      branch-misses                                                 (31.74%)
     4.878053738        333,129,632      instructions              #    2.55  insn per cycle           (39.67%)
     4.878053738        130,603,403      cycles                                                        (39.67%)
     4.878053738             10,423      L1-icache-load-misses                                         (39.67%)
     4.878053738        122,835,515      L1-dcache-loads                                               (39.67%)
     4.878053738          4,862,253      L1-dcache-load-misses     #    3.96% of all L1-dcache accesses  (40.47%)
     4.878053738             53,851      L2-loads                                                      (40.47%)
     4.878053738              7,643      L2-load-misses            #   13.91% of all LL-cache accesses  (44.46%)
     4.878053738             56,068      LLC-loads                                                     (44.46%)
     4.878053738              7,361      LLC-load-misses           #   13.39% of all LL-cache accesses  (43.67%)
     4.928330019        127,114,495      mem_inst_retired.any                                          (44.26%)
     4.928330019            100,570      branch-misses                                                 (40.33%)
     4.928330019        309,409,360      instructions              #    2.38  insn per cycle           (48.30%)
     4.928330019        130,098,420      cycles                                                        (40.39%)
     4.928330019             17,749      L1-icache-load-misses                                         (39.81%)
     4.928330019        119,143,729      L1-dcache-loads                                               (39.81%)
     4.928330019          6,666,843      L1-dcache-load-misses     #    5.60% of all L1-dcache accesses  (39.81%)
     4.928330019             43,771      L2-loads                                                      (31.85%)
     4.928330019              9,621      L2-load-misses            #   19.86% of all LL-cache accesses  (35.76%)
     4.928330019             53,123      LLC-loads                                                     (43.67%)
     4.928330019             16,122      LLC-load-misses           #   33.28% of all LL-cache accesses  (44.27%)
     4.978715345        162,751,609      mem_inst_retired.any                                          (44.43%)
     4.978715345             87,269      branch-misses                                                 (44.43%)
     4.978715345        309,680,665      instructions              #    2.37  insn per cycle           (52.36%)
     4.978715345        130,410,804      cycles                                                        (52.36%)
     4.978715345             29,357      L1-icache-load-misses                                         (45.00%)
     4.978715345        138,168,233      L1-dcache-loads                                               (39.69%)
     4.978715345          7,345,002      L1-dcache-load-misses     #    5.32% of all L1-dcache accesses  (39.69%)
     4.978715345             29,056      L2-loads                                                      (31.76%)
     4.978715345              7,519      L2-load-misses            #   26.78% of all LL-cache accesses  (31.76%)
     4.978715345             27,092      LLC-loads                                                     (31.76%)
     4.978715345              8,088      LLC-load-misses           #   28.81% of all LL-cache accesses  (39.10%)
     5.029007387        184,179,664      mem_inst_retired.any                                          (34.46%)
     5.029007387             99,285      branch-misses                                                 (42.41%)
     5.029007387        356,555,827      instructions              #    2.74  insn per cycle           (52.27%)
     5.029007387        130,236,383      cycles                                                        (52.27%)
     5.029007387             17,066      L1-icache-load-misses                                         (52.27%)
     5.029007387        146,254,445      L1-dcache-loads                                               (49.64%)
     5.029007387          7,040,619      L1-dcache-load-misses     #    4.81% of all L1-dcache accesses  (41.69%)
     5.029007387             25,871      L2-loads                                                      (31.82%)
     5.029007387              6,002      L2-load-misses            #   23.40% of all LL-cache accesses  (31.82%)
     5.029007387             25,421      LLC-loads                                                     (31.82%)
     5.029007387              6,027      LLC-load-misses           #   23.50% of all LL-cache accesses  (31.82%)
#           time             counts unit events
     5.079286273        179,719,048      mem_inst_retired.any                                          (31.82%)
     5.079286273             99,964      branch-misses                                                 (31.82%)
     5.079286273        355,568,620      instructions              #    2.73  insn per cycle           (45.83%)
     5.079286273        130,244,064      cycles                                                        (52.27%)
     5.079286273             16,529      L1-icache-load-misses                                         (52.27%)
     5.079286273        147,161,166      L1-dcache-loads                                               (52.27%)
     5.079286273          7,156,306      L1-dcache-load-misses     #    4.86% of all L1-dcache accesses  (52.27%)
     5.079286273             23,995      L2-loads                                                      (31.82%)
     5.079286273              5,819      L2-load-misses            #   19.23% of all LL-cache accesses  (31.82%)
     5.079286273             36,536      LLC-loads                                                     (31.82%)
     5.079286273              5,933      LLC-load-misses           #   19.60% of all LL-cache accesses  (31.82%)
     5.129560193        183,887,675      mem_inst_retired.any                                          (31.83%)
     5.129560193            101,888      branch-misses                                                 (31.82%)
     5.129560193        356,476,720      instructions              #    2.74  insn per cycle           (39.78%)
     5.129560193        130,213,307      cycles                                                        (41.29%)
     5.129560193             17,766      L1-icache-load-misses                                         (49.25%)
     5.129560193        145,724,448      L1-dcache-loads                                               (52.26%)
     5.129560193          7,180,406      L1-dcache-load-misses     #    4.93% of all L1-dcache accesses  (52.26%)
     5.129560193             25,287      L2-loads                                                      (42.80%)
     5.129560193              6,579      L2-load-misses            #   26.02% of all LL-cache accesses  (34.85%)
     5.129560193             25,280      LLC-loads                                                     (31.83%)
     5.129560193              5,844      LLC-load-misses           #   23.11% of all LL-cache accesses  (31.83%)
     5.179828375        179,023,823      mem_inst_retired.any                                          (31.83%)
     5.179828375            237,233      branch-misses                                                 (31.83%)
     5.179828375        339,390,597      instructions              #    2.61  insn per cycle           (39.78%)
     5.179828375        130,194,887      cycles                                                        (39.78%)
     5.179828375             20,702      L1-icache-load-misses                                         (39.78%)
     5.179828375        136,355,860      L1-dcache-loads                                               (44.73%)
     5.179828375          3,881,770      L1-dcache-load-misses     #    2.85% of all L1-dcache accesses  (52.26%)
     5.179828375             51,241      L2-loads                                                      (44.30%)
     5.179828375             10,200      L2-load-misses            #   20.07% of all LL-cache accesses  (44.30%)
     5.179828375             50,382      LLC-loads                                                     (39.37%)
     5.179828375              8,643      LLC-load-misses           #   17.01% of all LL-cache accesses  (31.83%)
     5.230105799        181,525,733      mem_inst_retired.any                                          (35.91%)
     5.230105799            243,917      branch-misses                                                 (31.82%)
     5.230105799        343,567,078      instructions              #    2.64  insn per cycle           (39.78%)
     5.230105799        130,236,072      cycles                                                        (39.78%)
     5.230105799             14,035      L1-icache-load-misses                                         (39.78%)
     5.230105799        135,922,434      L1-dcache-loads                                               (39.78%)
     5.230105799          4,148,897      L1-dcache-load-misses     #    3.05% of all L1-dcache accesses  (40.21%)
     5.230105799             49,948      L2-loads                                                      (40.21%)
     5.230105799              6,804      L2-load-misses            #   13.38% of all LL-cache accesses  (44.31%)
     5.230105799             51,759      LLC-loads                                                     (44.31%)
     5.230105799              7,812      LLC-load-misses           #   15.36% of all LL-cache accesses  (43.89%)
     5.280376383        182,035,395      mem_inst_retired.any                                          (44.30%)
     5.280376383            241,826      branch-misses                                                 (40.44%)
     5.280376383        342,587,309      instructions              #    2.63  insn per cycle           (48.40%)
     5.280376383        130,189,263      cycles                                                        (40.44%)
     5.280376383             21,075      L1-icache-load-misses                                         (39.78%)
     5.280376383        132,630,356      L1-dcache-loads                                               (39.78%)
     5.280376383          3,574,595      L1-dcache-load-misses     #    2.70% of all L1-dcache accesses  (39.78%)
     5.280376383             58,533      L2-loads                                                      (31.82%)
     5.280376383              8,074      L2-load-misses            #   14.36% of all LL-cache accesses  (35.68%)
     5.280376383             53,939      LLC-loads                                                     (43.64%)
     5.280376383              8,707      LLC-load-misses           #   15.48% of all LL-cache accesses  (44.30%)
     5.330653543        182,049,873      mem_inst_retired.any                                          (44.32%)
     5.330653543            234,704      branch-misses                                                 (44.32%)
     5.330653543        343,642,557      instructions              #    2.64  insn per cycle           (52.27%)
     5.330653543        130,211,144      cycles                                                        (52.27%)
     5.330653543             15,846      L1-icache-load-misses                                         (44.98%)
     5.330653543        135,116,596      L1-dcache-loads                                               (39.79%)
     5.330653543          3,857,867      L1-dcache-load-misses     #    2.86% of all L1-dcache accesses  (39.79%)
     5.330653543             56,523      L2-loads                                                      (31.81%)
     5.330653543              6,683      L2-load-misses            #   11.84% of all LL-cache accesses  (31.81%)
     5.330653543             56,337      LLC-loads                                                     (31.81%)
     5.330653543              6,463      LLC-load-misses           #   11.45% of all LL-cache accesses  (39.10%)
     5.380932603        182,298,638      mem_inst_retired.any                                          (34.60%)
     5.380932603            228,710      branch-misses                                                 (42.55%)
     5.380932603        343,758,686      instructions              #    2.64  insn per cycle           (52.26%)
     5.380932603        130,211,272      cycles                                                        (52.26%)
     5.380932603             16,651      L1-icache-load-misses                                         (52.26%)
     5.380932603        135,053,540      L1-dcache-loads                                               (49.51%)
     5.380932603          3,916,997      L1-dcache-load-misses     #    2.90% of all L1-dcache accesses  (41.55%)
     5.380932603             60,748      L2-loads                                                      (31.82%)
     5.380932603              6,759      L2-load-misses            #   11.09% of all LL-cache accesses  (31.82%)
     5.380932603             61,200      LLC-loads                                                     (31.82%)
     5.380932603              7,095      LLC-load-misses           #   11.64% of all LL-cache accesses  (31.82%)
     5.431222323        184,684,543      mem_inst_retired.any                                          (31.81%)
     5.431222323            241,056      branch-misses                                                 (31.81%)
     5.431222323        346,119,938      instructions              #    2.66  insn per cycle           (45.96%)
     5.431222323        130,273,664      cycles                                                        (52.27%)
     5.431222323             14,144      L1-icache-load-misses                                         (52.27%)
     5.431222323        135,835,699      L1-dcache-loads                                               (52.28%)
     5.431222323          3,744,081      L1-dcache-load-misses     #    2.76% of all L1-dcache accesses  (52.28%)
     5.431222323             50,274      L2-loads                                                      (31.82%)
     5.431222323              6,826      L2-load-misses            #   12.91% of all LL-cache accesses  (31.82%)
     5.431222323             55,451      LLC-loads                                                     (31.82%)
     5.431222323              7,087      LLC-load-misses           #   13.41% of all LL-cache accesses  (31.82%)
     5.481491982        179,611,896      mem_inst_retired.any                                          (31.83%)
     5.481491982            240,453      branch-misses                                                 (31.83%)
     5.481491982        338,692,608      instructions              #    2.60  insn per cycle           (39.79%)
     5.481491982        130,147,671      cycles                                                        (41.41%)
     5.481491982             20,766      L1-icache-load-misses                                         (49.37%)
     5.481491982        135,290,307      L1-dcache-loads                                               (52.25%)
     5.481491982          3,961,223      L1-dcache-load-misses     #    2.93% of all L1-dcache accesses  (52.25%)
     5.481491982             44,853      L2-loads                                                      (42.68%)
     5.481491982              8,484      L2-load-misses            #   18.71% of all LL-cache accesses  (34.72%)
     5.481491982             45,829      LLC-loads                                                     (31.84%)
     5.481491982              7,702      LLC-load-misses           #   16.99% of all LL-cache accesses  (31.83%)
     5.531767144        182,891,861      mem_inst_retired.any                                          (31.82%)
     5.531767144            238,831      branch-misses                                                 (31.82%)
     5.531767144        345,925,634      instructions              #    2.66  insn per cycle           (39.78%)
     5.531767144        130,228,074      cycles                                                        (39.78%)
     5.531767144             13,926      L1-icache-load-misses                                         (39.78%)
     5.531767144        135,875,570      L1-dcache-loads                                               (44.86%)
     5.531767144          4,246,728      L1-dcache-load-misses     #    3.13% of all L1-dcache accesses  (52.26%)
     5.531767144             42,515      L2-loads                                                      (44.31%)
     5.531767144              6,730      L2-load-misses            #   15.20% of all LL-cache accesses  (44.31%)
     5.531767144             46,065      LLC-loads                                                     (39.24%)
     5.531767144              7,283      LLC-load-misses           #   16.44% of all LL-cache accesses  (31.82%)
     5.582058122        118,269,557      mem_inst_retired.any                                          (35.80%)
     5.582058122            323,660      branch-misses                                                 (31.82%)
     5.582058122        254,286,472      instructions              #    1.95  insn per cycle           (39.77%)
     5.582058122        130,105,482      cycles                                                        (39.77%)
     5.582058122             97,264      L1-icache-load-misses                                         (39.77%)
     5.582058122         94,393,953      L1-dcache-loads                                               (39.77%)
     5.582058122          5,616,002      L1-dcache-load-misses     #    5.95% of all L1-dcache accesses  (40.32%)
     5.582058122             96,712      L2-loads                                                      (40.32%)
     5.582058122             11,687      L2-load-misses            #   12.65% of all LL-cache accesses  (44.32%)
     5.582058122             88,039      LLC-loads                                                     (44.32%)
     5.582058122             10,388      LLC-load-misses           #   11.25% of all LL-cache accesses  (43.79%)
     5.632407365        153,931,665      mem_inst_retired.any                                          (44.38%)
     5.632407365            475,254      branch-misses                                                 (40.44%)
     5.632407365        340,350,734      instructions              #    2.61  insn per cycle           (48.39%)
     5.632407365        130,334,885      cycles                                                        (40.45%)
     5.632407365             30,580      L1-icache-load-misses                                         (39.72%)
     5.632407365        121,340,794      L1-dcache-loads                                               (39.72%)
     5.632407365          6,640,833      L1-dcache-load-misses     #    5.47% of all L1-dcache accesses  (39.72%)
     5.632407365             32,918      L2-loads                                                      (31.78%)
     5.632407365              4,009      L2-load-misses            #   10.80% of all LL-cache accesses  (35.71%)
     5.632407365             41,309      LLC-loads                                                     (43.65%)
     5.632407365              4,163      LLC-load-misses           #   11.22% of all LL-cache accesses  (44.38%)
     5.682697226        160,537,360      mem_inst_retired.any                                          (44.32%)
     5.682697226            458,997      branch-misses                                                 (44.32%)
     5.682697226        353,162,440      instructions              #    2.71  insn per cycle           (52.27%)
     5.682697226        130,272,325      cycles                                                        (52.27%)
     5.682697226              9,772      L1-icache-load-misses                                         (45.05%)
     5.682697226        121,718,026      L1-dcache-loads                                               (39.77%)
     5.682697226          6,674,280      L1-dcache-load-misses     #    5.48% of all L1-dcache accesses  (39.77%)
     5.682697226             35,468      L2-loads                                                      (31.82%)
     5.682697226              3,199      L2-load-misses            #    9.86% of all LL-cache accesses  (31.82%)
     5.682697226             29,412      LLC-loads                                                     (31.82%)
     5.682697226              3,138      LLC-load-misses           #    9.67% of all LL-cache accesses  (39.03%)
     5.732980891        160,769,385      mem_inst_retired.any                                          (34.51%)
     5.732980891            465,768      branch-misses                                                 (42.47%)
     5.732980891        354,920,313      instructions              #    2.73  insn per cycle           (52.27%)
     5.732980891        130,201,848      cycles                                                        (52.27%)
     5.732980891             14,282      L1-icache-load-misses                                         (52.26%)
     5.732980891        122,899,079      L1-dcache-loads                                               (49.59%)
     5.732980891          6,436,361      L1-dcache-load-misses     #    5.24% of all L1-dcache accesses  (41.64%)
     5.732980891             20,941      L2-loads                                                      (31.81%)
     5.732980891              2,180      L2-load-misses            #   10.28% of all LL-cache accesses  (31.83%)
     5.732980891             21,472      LLC-loads                                                     (31.83%)
     5.732980891              2,428      LLC-load-misses           #   11.45% of all LL-cache accesses  (31.83%)
     5.783251184        160,810,370      mem_inst_retired.any                                          (31.81%)
     5.783251184            461,898      branch-misses                                                 (31.81%)
     5.783251184        353,416,124      instructions              #    2.71  insn per cycle           (45.87%)
     5.783251184        130,204,726      cycles                                                        (52.27%)
     5.783251184             11,198      L1-icache-load-misses                                         (52.27%)
     5.783251184        121,470,326      L1-dcache-loads                                               (52.27%)
     5.783251184          6,501,893      L1-dcache-load-misses     #    5.35% of all L1-dcache accesses  (52.27%)
     5.783251184             22,758      L2-loads                                                      (31.83%)
     5.783251184              2,911      L2-load-misses            #   12.44% of all LL-cache accesses  (31.83%)
     5.783251184             24,031      LLC-loads                                                     (31.81%)
     5.783251184              3,150      LLC-load-misses           #   13.46% of all LL-cache accesses  (31.81%)
     5.833547884        161,719,119      mem_inst_retired.any                                          (31.81%)
     5.833547884            438,626      branch-misses                                                 (31.81%)
     5.833547884        357,098,672      instructions              #    2.74  insn per cycle           (39.77%)
     5.833547884        130,272,053      cycles                                                        (41.34%)
     5.833547884             10,739      L1-icache-load-misses                                         (49.29%)
     5.833547884        121,791,572      L1-dcache-loads                                               (52.28%)
     5.833547884          6,494,500      L1-dcache-load-misses     #    5.33% of all L1-dcache accesses  (52.28%)
     5.833547884             35,083      L2-loads                                                      (42.76%)
     5.833547884              2,381      L2-load-misses            #    7.58% of all LL-cache accesses  (34.81%)
     5.833547884             27,707      LLC-loads                                                     (31.81%)
     5.833547884              2,256      LLC-load-misses           #    7.19% of all LL-cache accesses  (31.81%)
     5.883817033        160,333,934      mem_inst_retired.any                                          (31.83%)
     5.883817033            477,473      branch-misses                                                 (31.83%)
     5.883817033        353,053,381      instructions              #    2.71  insn per cycle           (39.78%)
     5.883817033        130,210,887      cycles                                                        (39.78%)
     5.883817033             11,421      L1-icache-load-misses                                         (39.78%)
     5.883817033        122,393,738      L1-dcache-loads                                               (44.75%)
     5.883817033          6,716,054      L1-dcache-load-misses     #    5.49% of all L1-dcache accesses  (52.26%)
     5.883817033             23,518      L2-loads                                                      (44.30%)
     5.883817033              2,483      L2-load-misses            #    9.89% of all LL-cache accesses  (44.30%)
     5.883817033             26,669      LLC-loads                                                     (39.34%)
     5.883817033              3,091      LLC-load-misses           #   12.32% of all LL-cache accesses  (31.83%)
     5.934097203        160,109,807      mem_inst_retired.any                                          (35.88%)
     5.934097203            472,804      branch-misses                                                 (31.83%)
     5.934097203        353,518,041      instructions              #    2.71  insn per cycle           (39.78%)
     5.934097203        130,217,791      cycles                                                        (39.78%)
     5.934097203             10,039      L1-icache-load-misses                                         (39.78%)
     5.934097203        121,414,519      L1-dcache-loads                                               (39.78%)
     5.934097203          6,570,236      L1-dcache-load-misses     #    5.41% of all L1-dcache accesses  (40.24%)
     5.934097203             22,645      L2-loads                                                      (40.23%)
     5.934097203              2,814      L2-load-misses            #   12.12% of all LL-cache accesses  (44.30%)
     5.934097203             23,780      LLC-loads                                                     (44.30%)
     5.934097203              2,501      LLC-load-misses           #   10.77% of all LL-cache accesses  (43.86%)
     5.984368248        150,680,550      mem_inst_retired.any                                          (44.30%)
     5.984368248            534,244      branch-misses                                                 (40.42%)
     5.984368248        349,362,463      instructions              #    2.68  insn per cycle           (48.38%)
     5.984368248        130,199,799      cycles                                                        (40.43%)
     5.984368248             10,246      L1-icache-load-misses                                         (39.78%)
     5.984368248        115,110,218      L1-dcache-loads                                               (39.78%)
     5.984368248          5,408,793      L1-dcache-load-misses     #    4.70% of all L1-dcache accesses  (39.78%)
     5.984368248             32,825      L2-loads                                                      (31.83%)
     5.984368248              8,639      L2-load-misses            #   26.41% of all LL-cache accesses  (35.70%)
     5.984368248             32,588      LLC-loads                                                     (43.65%)
     5.984368248              4,354      LLC-load-misses           #   13.31% of all LL-cache accesses  (44.30%)
     6.034651492        132,973,128      mem_inst_retired.any                                          (44.32%)
     6.034651492            687,415      branch-misses                                                 (44.31%)
     6.034651492        339,008,034      instructions              #    2.60  insn per cycle           (52.27%)
     6.034651492        130,268,365      cycles                                                        (52.27%)
     6.034651492              7,833      L1-icache-load-misses                                         (44.96%)
     6.034651492         96,436,003      L1-dcache-loads                                               (39.77%)
     6.034651492          3,676,598      L1-dcache-load-misses     #    3.81% of all L1-dcache accesses  (39.77%)
     6.034651492             37,240      L2-loads                                                      (31.82%)
     6.034651492              4,506      L2-load-misses            #   11.13% of all LL-cache accesses  (31.82%)
     6.034651492             43,704      LLC-loads                                                     (31.82%)
     6.034651492              3,187      LLC-load-misses           #    7.87% of all LL-cache accesses  (39.12%)
     6.084927835        133,521,048      mem_inst_retired.any                                          (34.61%)
     6.084927835            664,534      branch-misses                                                 (42.56%)
     6.084927835        340,332,578      instructions              #    2.61  insn per cycle           (52.26%)
     6.084927835        130,218,652      cycles                                                        (52.26%)
     6.084927835             10,193      L1-icache-load-misses                                         (52.26%)
     6.084927835         96,478,524      L1-dcache-loads                                               (49.50%)
     6.084927835          4,059,897      L1-dcache-load-misses     #    4.21% of all L1-dcache accesses  (41.54%)
     6.084927835             42,274      L2-loads                                                      (31.83%)
     6.084927835              4,226      L2-load-misses            #   10.31% of all LL-cache accesses  (31.83%)
     6.084927835             39,697      LLC-loads                                                     (31.83%)
     6.084927835              3,091      LLC-load-misses           #    7.54% of all LL-cache accesses  (31.83%)
     6.135516188        133,819,813      mem_inst_retired.any                                          (31.63%)
     6.135516188            673,298      branch-misses                                                 (31.63%)
     6.135516188        346,528,606      instructions              #    2.64  insn per cycle           (45.70%)
     6.135516188        131,057,690      cycles                                                        (52.56%)
     6.135516188              9,410      L1-icache-load-misses                                         (52.56%)
     6.135516188         97,262,063      L1-dcache-loads                                               (52.56%)
     6.135516188          3,868,112      L1-dcache-load-misses     #    3.98% of all L1-dcache accesses  (52.56%)
     6.135516188             38,821      L2-loads                                                      (31.63%)
     6.135516188              2,756      L2-load-misses            #    6.33% of all LL-cache accesses  (31.63%)
     6.135516188             48,227      LLC-loads                                                     (31.63%)
     6.135516188              4,454      LLC-load-misses           #   10.23% of all LL-cache accesses  (31.63%)
     6.185784407        131,977,697      mem_inst_retired.any                                          (31.83%)
     6.185784407            688,352      branch-misses                                                 (31.83%)
     6.185784407        337,294,048      instructions              #    2.59  insn per cycle           (39.79%)
     6.185784407        130,192,373      cycles                                                        (40.85%)
     6.185784407             12,054      L1-icache-load-misses                                         (48.80%)
     6.185784407         97,165,008      L1-dcache-loads                                               (52.26%)
     6.185784407          3,956,633      L1-dcache-load-misses     #    4.07% of all L1-dcache accesses  (52.25%)
     6.185784407             34,041      L2-loads                                                      (43.25%)
     6.185784407              1,629      L2-load-misses            #    3.78% of all LL-cache accesses  (35.29%)
     6.185784407             52,208      LLC-loads                                                     (31.82%)
     6.185784407              3,829      LLC-load-misses           #    8.88% of all LL-cache accesses  (31.83%)
     6.236102806        133,598,961      mem_inst_retired.any                                          (31.80%)
     6.236102806            706,100      branch-misses                                                 (31.80%)
     6.236102806        336,302,401      instructions              #    2.58  insn per cycle           (39.75%)
     6.236102806        130,349,931      cycles                                                        (39.75%)
     6.236102806              9,049      L1-icache-load-misses                                         (39.75%)
     6.236102806         96,276,812      L1-dcache-loads                                               (44.24%)
     6.236102806          3,866,697      L1-dcache-load-misses     #    4.02% of all L1-dcache accesses  (52.19%)
     6.236102806             36,385      L2-loads                                                      (44.35%)
     6.236102806              2,484      L2-load-misses            #    6.64% of all LL-cache accesses  (44.35%)
     6.236102806             38,475      LLC-loads                                                     (39.87%)
     6.236102806              2,615      LLC-load-misses           #    6.99% of all LL-cache accesses  (31.92%)
     6.286382736        133,306,806      mem_inst_retired.any                                          (36.46%)
     6.286382736            685,115      branch-misses                                                 (31.82%)
     6.286382736        336,841,097      instructions              #    2.59  insn per cycle           (39.77%)
     6.286382736        130,258,288      cycles                                                        (39.77%)
     6.286382736              9,133      L1-icache-load-misses                                         (39.78%)
     6.286382736         96,676,906      L1-dcache-loads                                               (39.78%)
     6.286382736          3,709,842      L1-dcache-load-misses     #    3.84% of all L1-dcache accesses  (39.78%)
     6.286382736             48,111      L2-loads                                                      (39.66%)
     6.286382736              3,466      L2-load-misses            #    6.04% of all LL-cache accesses  (44.31%)
     6.286382736             66,629      LLC-loads                                                     (44.31%)
     6.286382736              2,698      LLC-load-misses           #    4.70% of all LL-cache accesses  (44.31%)
#           time             counts unit events
     6.336666590        134,508,887      mem_inst_retired.any                                          (44.32%)
     6.336666590            675,929      branch-misses                                                 (41.00%)
     6.336666590        339,743,278      instructions              #    2.61  insn per cycle           (48.96%)
     6.336666590        130,245,572      cycles                                                        (41.01%)
     6.336666590              8,893      L1-icache-load-misses                                         (39.77%)
     6.336666590         97,282,026      L1-dcache-loads                                               (39.77%)
     6.336666590          3,541,594      L1-dcache-load-misses     #    3.64% of all L1-dcache accesses  (39.77%)
     6.336666590             47,940      L2-loads                                                      (31.82%)
     6.336666590              3,129      L2-load-misses            #    6.12% of all LL-cache accesses  (35.12%)
     6.336666590             54,398      LLC-loads                                                     (43.07%)
     6.336666590              2,983      LLC-load-misses           #    5.83% of all LL-cache accesses  (44.32%)
     6.386963411        134,321,976      mem_inst_retired.any                                          (44.33%)
     6.386963411            652,906      branch-misses                                                 (44.33%)
     6.386963411        344,761,135      instructions              #    2.65  insn per cycle           (52.28%)
     6.386963411        130,301,746      cycles                                                        (52.28%)
     6.386963411              8,279      L1-icache-load-misses                                         (45.57%)
     6.386963411         97,534,785      L1-dcache-loads                                               (39.76%)
     6.386963411          3,522,060      L1-dcache-load-misses     #    3.61% of all L1-dcache accesses  (39.76%)
     6.386963411             34,610      L2-loads                                                      (31.81%)
     6.386963411              2,939      L2-load-misses            #    9.33% of all LL-cache accesses  (31.81%)
     6.386963411             28,389      LLC-loads                                                     (31.81%)
     6.386963411              2,557      LLC-load-misses           #    8.12% of all LL-cache accesses  (38.51%)
     6.437245210        134,273,716      mem_inst_retired.any                                          (33.98%)
     6.437245210            650,338      branch-misses                                                 (41.93%)
     6.437245210        344,793,679      instructions              #    2.65  insn per cycle           (52.26%)
     6.437245210        130,230,241      cycles                                                        (52.26%)
     6.437245210              9,828      L1-icache-load-misses                                         (52.26%)
     6.437245210         97,271,899      L1-dcache-loads                                               (50.12%)
     6.437245210          3,598,340      L1-dcache-load-misses     #    3.70% of all L1-dcache accesses  (42.17%)
     6.437245210             33,589      L2-loads                                                      (31.82%)
     6.437245210              2,042      L2-load-misses            #    6.69% of all LL-cache accesses  (31.82%)
     6.437245210             27,476      LLC-loads                                                     (31.82%)
     6.437245210              1,684      LLC-load-misses           #    5.52% of all LL-cache accesses  (31.82%)
     6.487513617        134,030,252      mem_inst_retired.any                                          (31.83%)
     6.487513617            656,160      branch-misses                                                 (31.83%)
     6.487513617        344,856,788      instructions              #    2.65  insn per cycle           (45.36%)
     6.487513617        130,232,890      cycles                                                        (52.25%)
     6.487513617              9,918      L1-icache-load-misses                                         (52.26%)
     6.487513617         96,455,792      L1-dcache-loads                                               (52.26%)
     6.487513617          3,898,179      L1-dcache-load-misses     #    4.04% of all L1-dcache accesses  (52.26%)
     6.487513617             46,852      L2-loads                                                      (31.83%)
     6.487513617              4,006      L2-load-misses            #    8.83% of all LL-cache accesses  (31.83%)
     6.487513617             43,834      LLC-loads                                                     (31.83%)
     6.487513617              3,142      LLC-load-misses           #    6.93% of all LL-cache accesses  (31.83%)
     6.537787794        133,813,553      mem_inst_retired.any                                          (31.83%)
     6.537787794            667,670      branch-misses                                                 (31.83%)
     6.537787794        341,820,216      instructions              #    2.62  insn per cycle           (39.78%)
     6.537787794        130,228,087      cycles                                                        (40.84%)
     6.537787794             11,377      L1-icache-load-misses                                         (48.80%)
     6.537787794         96,342,785      L1-dcache-loads                                               (52.26%)
     6.537787794          3,929,623      L1-dcache-load-misses     #    4.08% of all L1-dcache accesses  (52.26%)
     6.537787794             51,413      L2-loads                                                      (43.26%)
     6.537787794              3,770      L2-load-misses            #    7.94% of all LL-cache accesses  (35.30%)
     6.537787794             43,565      LLC-loads                                                     (31.83%)
     6.537787794              3,603      LLC-load-misses           #    7.59% of all LL-cache accesses  (31.83%)
     6.588066450        134,189,449      mem_inst_retired.any                                          (31.82%)
     6.588066450            663,316      branch-misses                                                 (31.82%)
     6.588066450        342,775,595      instructions              #    2.63  insn per cycle           (39.78%)
     6.588066450        130,243,897      cycles                                                        (39.78%)
     6.588066450             11,209      L1-icache-load-misses                                         (39.78%)
     6.588066450         97,215,482      L1-dcache-loads                                               (44.27%)
     6.588066450          4,006,993      L1-dcache-load-misses     #    4.12% of all L1-dcache accesses  (52.23%)
     6.588066450             48,446      L2-loads                                                      (44.31%)
     6.588066450              5,430      L2-load-misses            #   11.13% of all LL-cache accesses  (44.31%)
     6.588066450             49,114      LLC-loads                                                     (39.83%)
     6.588066450              8,407      LLC-load-misses           #   17.23% of all LL-cache accesses  (31.88%)
     6.638339604        135,623,171      mem_inst_retired.any                                          (36.38%)
     6.638339604            637,156      branch-misses                                                 (31.83%)
     6.638339604        344,509,778      instructions              #    2.65  insn per cycle           (39.78%)
     6.638339604        130,219,509      cycles                                                        (39.78%)
     6.638339604              9,204      L1-icache-load-misses                                         (39.79%)
     6.638339604         97,235,444      L1-dcache-loads                                               (39.77%)
     6.638339604          3,880,781      L1-dcache-load-misses     #    3.99% of all L1-dcache accesses  (39.77%)
     6.638339604             51,164      L2-loads                                                      (39.73%)
     6.638339604              3,115      L2-load-misses            #    6.10% of all LL-cache accesses  (44.30%)
     6.638339604             50,889      LLC-loads                                                     (44.31%)
     6.638339604              3,590      LLC-load-misses           #    7.04% of all LL-cache accesses  (44.31%)
     6.688607908        133,755,739      mem_inst_retired.any                                          (44.30%)
     6.688607908            654,975      branch-misses                                                 (40.90%)
     6.688607908        343,497,550      instructions              #    2.64  insn per cycle           (48.86%)
     6.688607908        130,197,271      cycles                                                        (40.90%)
     6.688607908              9,561      L1-icache-load-misses                                         (39.78%)
     6.688607908         98,472,779      L1-dcache-loads                                               (39.78%)
     6.688607908          3,625,496      L1-dcache-load-misses     #    3.68% of all L1-dcache accesses  (39.79%)
     6.688607908             33,978      L2-loads                                                      (31.83%)
     6.688607908              2,484      L2-load-misses            #    6.03% of all LL-cache accesses  (35.22%)
     6.688607908             48,457      LLC-loads                                                     (43.17%)
     6.688607908              2,833      LLC-load-misses           #    6.87% of all LL-cache accesses  (44.30%)
     6.738892730        133,747,390      mem_inst_retired.any                                          (44.31%)
     6.738892730            664,969      branch-misses                                                 (44.31%)
     6.738892730        343,865,995      instructions              #    2.64  insn per cycle           (52.26%)
     6.738892730        130,225,417      cycles                                                        (52.26%)
     6.738892730             11,086      L1-icache-load-misses                                         (45.45%)
     6.738892730         97,895,460      L1-dcache-loads                                               (39.78%)
     6.738892730          3,478,364      L1-dcache-load-misses     #    3.55% of all L1-dcache accesses  (39.78%)
     6.738892730             30,350      L2-loads                                                      (31.82%)
     6.738892730              2,318      L2-load-misses            #    5.97% of all LL-cache accesses  (31.82%)
     6.738892730             47,252      LLC-loads                                                     (31.82%)
     6.738892730              2,876      LLC-load-misses           #    7.41% of all LL-cache accesses  (38.63%)
     6.789172200        133,471,564      mem_inst_retired.any                                          (34.12%)
     6.789172200            656,271      branch-misses                                                 (42.07%)
     6.789172200        340,555,037      instructions              #    2.62  insn per cycle           (52.27%)
     6.789172200        130,230,982      cycles                                                        (52.27%)
     6.789172200             11,445      L1-icache-load-misses                                         (52.27%)
     6.789172200         97,538,206      L1-dcache-loads                                               (49.98%)
     6.789172200          3,698,351      L1-dcache-load-misses     #    3.79% of all L1-dcache accesses  (42.03%)
     6.789172200             42,721      L2-loads                                                      (31.82%)
     6.789172200              4,553      L2-load-misses            #   10.67% of all LL-cache accesses  (31.82%)
     6.789172200             42,597      LLC-loads                                                     (31.82%)
     6.789172200              5,421      LLC-load-misses           #   12.71% of all LL-cache accesses  (31.82%)
     6.839471066        132,868,629      mem_inst_retired.any                                          (31.80%)
     6.839471066            684,597      branch-misses                                                 (31.80%)
     6.839471066        337,761,440      instructions              #    2.59  insn per cycle           (45.47%)
     6.839471066        130,274,109      cycles                                                        (52.29%)
     6.839471066             13,538      L1-icache-load-misses                                         (52.29%)
     6.839471066         96,882,795      L1-dcache-loads                                               (52.29%)
     6.839471066          3,941,117      L1-dcache-load-misses     #    4.07% of all L1-dcache accesses  (52.29%)
     6.839471066             39,916      L2-loads                                                      (31.82%)
     6.839471066              3,579      L2-load-misses            #    9.03% of all LL-cache accesses  (31.82%)
     6.839471066             39,315      LLC-loads                                                     (31.80%)
     6.839471066              3,172      LLC-load-misses           #    8.01% of all LL-cache accesses  (31.80%)
     6.889758597        134,309,402      mem_inst_retired.any                                          (31.82%)
     6.889758597            690,076      branch-misses                                                 (31.82%)
     6.889758597        334,847,660      instructions              #    2.57  insn per cycle           (39.77%)
     6.889758597        130,267,161      cycles                                                        (40.91%)
     6.889758597             16,737      L1-icache-load-misses                                         (48.87%)
     6.889758597         96,513,477      L1-dcache-loads                                               (52.27%)
     6.889758597          3,979,231      L1-dcache-load-misses     #    4.12% of all L1-dcache accesses  (52.27%)
     6.889758597             41,038      L2-loads                                                      (43.19%)
     6.889758597              4,671      L2-load-misses            #   11.60% of all LL-cache accesses  (35.24%)
     6.889758597             39,515      LLC-loads                                                     (31.82%)
     6.889758597              5,069      LLC-load-misses           #   12.59% of all LL-cache accesses  (31.82%)
     6.940043185        133,356,951      mem_inst_retired.any                                          (31.81%)
     6.940043185            666,506      branch-misses                                                 (31.81%)
     6.940043185        338,322,944      instructions              #    2.60  insn per cycle           (39.77%)
     6.940043185        130,170,557      cycles                                                        (39.76%)
     6.940043185             19,583      L1-icache-load-misses                                         (39.76%)
     6.940043185         96,133,091      L1-dcache-loads                                               (44.32%)
     6.940043185          3,897,087      L1-dcache-load-misses     #    4.05% of all L1-dcache accesses  (52.27%)
     6.940043185             39,119      L2-loads                                                      (44.33%)
     6.940043185              5,623      L2-load-misses            #   13.65% of all LL-cache accesses  (44.33%)
     6.940043185             43,283      LLC-loads                                                     (39.80%)
     6.940043185              3,739      LLC-load-misses           #    9.08% of all LL-cache accesses  (31.85%)
     6.990331378        133,200,884      mem_inst_retired.any                                          (36.35%)
     6.990331378            641,836      branch-misses                                                 (31.81%)
     6.990331378        346,080,588      instructions              #    2.66  insn per cycle           (39.77%)
     6.990331378        130,268,548      cycles                                                        (39.77%)
     6.990331378             12,346      L1-icache-load-misses                                         (39.77%)
     6.990331378         97,171,315      L1-dcache-loads                                               (39.77%)
     6.990331378          3,973,029      L1-dcache-load-misses     #    4.09% of all L1-dcache accesses  (39.77%)
     6.990331378             36,672      L2-loads                                                      (39.77%)
     6.990331378              4,923      L2-load-misses            #   13.04% of all LL-cache accesses  (44.32%)
     6.990331378             38,832      LLC-loads                                                     (44.32%)
     6.990331378              3,987      LLC-load-misses           #   10.56% of all LL-cache accesses  (44.32%)
     7.040624327        132,722,415      mem_inst_retired.any                                          (44.32%)
     7.040624327            653,795      branch-misses                                                 (40.91%)
     7.040624327        344,644,813      instructions              #    2.65  insn per cycle           (48.87%)
     7.040624327        130,259,919      cycles                                                        (40.92%)
     7.040624327             13,308      L1-icache-load-misses                                         (39.76%)
     7.040624327         96,848,405      L1-dcache-loads                                               (39.77%)
     7.040624327          3,854,732      L1-dcache-load-misses     #    3.98% of all L1-dcache accesses  (39.77%)
     7.040624327             41,406      L2-loads                                                      (31.81%)
     7.040624327              4,057      L2-load-misses            #    8.90% of all LL-cache accesses  (35.21%)
     7.040624327             49,813      LLC-loads                                                     (43.17%)
     7.040624327              4,967      LLC-load-misses           #   10.89% of all LL-cache accesses  (44.33%)
     7.090896758        133,557,771      mem_inst_retired.any                                          (44.30%)
     7.090896758            672,431      branch-misses                                                 (44.30%)
     7.090896758        339,738,596      instructions              #    2.61  insn per cycle           (52.26%)
     7.090896758        130,244,464      cycles                                                        (52.26%)
     7.090896758              9,535      L1-icache-load-misses                                         (45.46%)
     7.090896758         97,026,369      L1-dcache-loads                                               (39.78%)
     7.090896758          3,939,879      L1-dcache-load-misses     #    4.06% of all L1-dcache accesses  (39.78%)
     7.090896758             39,580      L2-loads                                                      (31.83%)
     7.090896758              3,346      L2-load-misses            #    8.02% of all LL-cache accesses  (31.83%)
     7.090896758             43,873      LLC-loads                                                     (31.83%)
     7.090896758              4,834      LLC-load-misses           #   11.58% of all LL-cache accesses  (38.62%)
     7.141170771        159,939,197      mem_inst_retired.any                                          (34.12%)
     7.141170771            239,814      branch-misses                                                 (42.07%)
     7.141170771        317,243,074      instructions              #    2.44  insn per cycle           (52.26%)
     7.141170771        130,191,456      cycles                                                        (52.26%)
     7.141170771             27,695      L1-icache-load-misses                                         (52.26%)
     7.141170771         97,546,825      L1-dcache-loads                                               (49.99%)
     7.141170771          4,274,529      L1-dcache-load-misses     #    4.38% of all L1-dcache accesses  (42.04%)
     7.141170771             40,953      L2-loads                                                      (31.83%)
     7.141170771             13,464      L2-load-misses            #   25.19% of all LL-cache accesses  (31.83%)
     7.141170771             65,936      LLC-loads                                                     (31.82%)
     7.141170771             15,859      LLC-load-misses           #   29.67% of all LL-cache accesses  (31.82%)
     7.191602025        154,335,490      mem_inst_retired.any                                          (31.73%)
     7.191602025            103,743      branch-misses                                                 (31.73%)
     7.191602025        330,348,434      instructions              #    2.53  insn per cycle           (45.36%)
     7.191602025        130,518,924      cycles                                                        (52.42%)
     7.191602025             45,615      L1-icache-load-misses                                         (52.42%)
     7.191602025        125,728,825      L1-dcache-loads                                               (52.42%)
     7.191602025          6,704,724      L1-dcache-load-misses     #    5.33% of all L1-dcache accesses  (52.41%)
     7.191602025             72,258      L2-loads                                                      (31.72%)
     7.191602025              9,908      L2-load-misses            #   13.01% of all LL-cache accesses  (31.72%)
     7.191602025             80,014      LLC-loads                                                     (31.72%)
     7.191602025              8,280      LLC-load-misses           #   10.88% of all LL-cache accesses  (31.72%)
     7.242037916        182,038,476      mem_inst_retired.any                                          (31.73%)
     7.242037916            111,330      branch-misses                                                 (31.73%)
     7.242037916        358,170,323      instructions              #    2.74  insn per cycle           (39.66%)
     7.242037916        130,611,942      cycles                                                        (40.53%)
     7.242037916             27,489      L1-icache-load-misses                                         (48.46%)
     7.242037916        147,218,288      L1-dcache-loads                                               (52.41%)
     7.242037916          7,413,234      L1-dcache-load-misses     #    5.04% of all L1-dcache accesses  (52.41%)
     7.242037916             30,140      L2-loads                                                      (43.62%)
     7.242037916              6,816      L2-load-misses            #   23.15% of all LL-cache accesses  (35.69%)
     7.242037916             28,749      LLC-loads                                                     (31.73%)
     7.242037916              6,558      LLC-load-misses           #   22.27% of all LL-cache accesses  (31.73%)
     7.292426037        175,825,009      mem_inst_retired.any                                          (31.76%)
     7.292426037            105,438      branch-misses                                                 (31.75%)
     7.292426037        346,400,743      instructions              #    2.66  insn per cycle           (39.69%)
     7.292426037        130,466,446      cycles                                                        (39.69%)
     7.292426037             24,306      L1-icache-load-misses                                         (39.69%)
     7.292426037        146,658,617      L1-dcache-loads                                               (43.67%)
     7.292426037          7,367,652      L1-dcache-load-misses     #    5.02% of all L1-dcache accesses  (51.61%)
     7.292426037             34,483      L2-loads                                                      (44.43%)
     7.292426037              6,034      L2-load-misses            #   17.93% of all LL-cache accesses  (44.43%)
     7.292426037             32,819      LLC-loads                                                     (40.46%)
     7.292426037              6,013      LLC-load-misses           #   17.87% of all LL-cache accesses  (32.53%)
     7.342822060        183,938,734      mem_inst_retired.any                                          (37.25%)
     7.342822060            109,044      branch-misses                                                 (31.75%)
     7.342822060        360,868,957      instructions              #    2.76  insn per cycle           (39.68%)
     7.342822060        130,544,387      cycles                                                        (39.68%)
     7.342822060             16,107      L1-icache-load-misses                                         (39.68%)
     7.342822060        147,892,790      L1-dcache-loads                                               (39.68%)
     7.342822060          7,297,027      L1-dcache-load-misses     #    4.93% of all L1-dcache accesses  (39.68%)
     7.342822060             29,995      L2-loads                                                      (38.93%)
     7.342822060              6,039      L2-load-misses            #   20.77% of all LL-cache accesses  (44.44%)
     7.342822060             28,167      LLC-loads                                                     (44.44%)
     7.342822060              6,188      LLC-load-misses           #   21.28% of all LL-cache accesses  (44.44%)
     7.393214469        179,758,310      mem_inst_retired.any                                          (44.44%)
     7.393214469            139,187      branch-misses                                                 (42.00%)
     7.393214469        352,894,706      instructions              #    2.70  insn per cycle           (49.94%)
     7.393214469        130,516,315      cycles                                                        (42.01%)
     7.393214469             23,502      L1-icache-load-misses                                         (39.69%)
     7.393214469        135,440,361      L1-dcache-loads                                               (39.68%)
     7.393214469          3,859,991      L1-dcache-load-misses     #    2.85% of all L1-dcache accesses  (39.69%)
     7.393214469             47,700      L2-loads                                                      (31.75%)
     7.393214469              8,483      L2-load-misses            #   17.79% of all LL-cache accesses  (34.17%)
     7.393214469             47,652      LLC-loads                                                     (42.11%)
     7.393214469              6,521      LLC-load-misses           #   13.68% of all LL-cache accesses  (44.44%)
     7.443623831        178,401,401      mem_inst_retired.any                                          (44.45%)
     7.443623831            234,063      branch-misses                                                 (44.45%)
     7.443623831        345,556,541      instructions              #    2.65  insn per cycle           (52.39%)
     7.443623831        130,577,964      cycles                                                        (52.39%)
     7.443623831             14,085      L1-icache-load-misses                                         (46.78%)
     7.443623831        134,437,735      L1-dcache-loads                                               (39.68%)
     7.443623831          3,882,513      L1-dcache-load-misses     #    2.89% of all L1-dcache accesses  (39.68%)
     7.443623831             48,221      L2-loads                                                      (31.74%)
     7.443623831              7,513      L2-load-misses            #   15.79% of all LL-cache accesses  (31.74%)
     7.443623831             46,957      LLC-loads                                                     (31.74%)
     7.443623831              8,085      LLC-load-misses           #   16.99% of all LL-cache accesses  (37.34%)
     7.494021458        179,031,674      mem_inst_retired.any                                          (32.59%)
     7.494021458            242,504      branch-misses                                                 (40.53%)
     7.494021458        345,895,685      instructions              #    2.65  insn per cycle           (52.38%)
     7.494021458        130,518,789      cycles                                                        (52.38%)
     7.494021458             19,638      L1-icache-load-misses                                         (52.38%)
     7.494021458        134,258,567      L1-dcache-loads                                               (51.55%)
     7.494021458          3,913,626      L1-dcache-load-misses     #    2.91% of all L1-dcache accesses  (43.62%)
     7.494021458             53,340      L2-loads                                                      (31.75%)
     7.494021458              9,644      L2-load-misses            #   17.62% of all LL-cache accesses  (31.75%)
     7.494021458             56,096      LLC-loads                                                     (31.75%)
     7.494021458              9,263      LLC-load-misses           #   16.93% of all LL-cache accesses  (31.75%)
     7.544425820        181,151,617      mem_inst_retired.any                                          (31.74%)
     7.544425820            230,334      branch-misses                                                 (31.74%)
     7.544425820        346,087,539      instructions              #    2.65  insn per cycle           (43.70%)
     7.544425820        130,558,139      cycles                                                        (51.63%)
     7.544425820             21,166      L1-icache-load-misses                                         (52.38%)
     7.544425820        134,774,021      L1-dcache-loads                                               (52.38%)
     7.544425820          3,489,820      L1-dcache-load-misses     #    2.59% of all L1-dcache accesses  (52.38%)
     7.544425820             47,316      L2-loads                                                      (32.51%)
     7.544425820              6,961      L2-load-misses            #   14.46% of all LL-cache accesses  (31.75%)
     7.544425820             48,976      LLC-loads                                                     (31.75%)
     7.544425820              7,251      LLC-load-misses           #   15.06% of all LL-cache accesses  (31.75%)
#           time             counts unit events
     7.594811069        179,438,064      mem_inst_retired.any                                          (31.75%)
     7.594811069            238,036      branch-misses                                                 (31.75%)
     7.594811069        346,189,612      instructions              #    2.65  insn per cycle           (39.69%)
     7.594811069        130,505,620      cycles                                                        (39.69%)
     7.594811069             20,621      L1-icache-load-misses                                         (46.88%)
     7.594811069        133,480,173      L1-dcache-loads                                               (52.37%)
     7.594811069          3,776,036      L1-dcache-load-misses     #    2.83% of all L1-dcache accesses  (52.37%)
     7.594811069             54,335      L2-loads                                                      (44.43%)
     7.594811069              5,722      L2-load-misses            #   10.82% of all LL-cache accesses  (37.26%)
     7.594811069             51,436      LLC-loads                                                     (31.76%)
     7.594811069              7,737      LLC-load-misses           #   14.63% of all LL-cache accesses  (31.76%)
     7.645207046        180,074,910      mem_inst_retired.any                                          (31.75%)
     7.645207046            226,422      branch-misses                                                 (31.75%)
     7.645207046        347,120,949      instructions              #    2.66  insn per cycle           (39.69%)
     7.645207046        130,541,110      cycles                                                        (39.68%)
     7.645207046             14,456      L1-icache-load-misses                                         (39.69%)
     7.645207046        133,554,289      L1-dcache-loads                                               (42.14%)
     7.645207046          3,719,726      L1-dcache-load-misses     #    2.79% of all L1-dcache accesses  (50.07%)
     7.645207046             53,612      L2-loads                                                      (44.44%)
     7.645207046              6,966      L2-load-misses            #   13.86% of all LL-cache accesses  (44.44%)
     7.645207046             46,875      LLC-loads                                                     (42.00%)
     7.645207046              6,510      LLC-load-misses           #   12.96% of all LL-cache accesses  (34.07%)
     7.695590616        178,585,245      mem_inst_retired.any                                          (38.77%)
     7.695590616            244,274      branch-misses                                                 (31.76%)
     7.695590616        342,281,655      instructions              #    2.62  insn per cycle           (39.70%)
     7.695590616        130,481,815      cycles                                                        (39.70%)
     7.695590616             19,881      L1-icache-load-misses                                         (39.70%)
     7.695590616        133,448,917      L1-dcache-loads                                               (39.70%)
     7.695590616          4,129,130      L1-dcache-load-misses     #    3.09% of all L1-dcache accesses  (39.70%)
     7.695590616             51,452      L2-loads                                                      (37.39%)
     7.695590616              7,593      L2-load-misses            #   14.40% of all LL-cache accesses  (44.42%)
     7.695590616             54,031      LLC-loads                                                     (44.42%)
     7.695590616              6,321      LLC-load-misses           #   11.98% of all LL-cache accesses  (44.42%)
     7.746000669        179,650,810      mem_inst_retired.any                                          (44.47%)
     7.746000669            235,839      branch-misses                                                 (43.56%)
     7.746000669        347,281,808      instructions              #    2.66  insn per cycle           (51.48%)
     7.746000669        130,511,753      cycles                                                        (43.54%)
     7.746000669             19,552      L1-icache-load-misses                                         (39.66%)
     7.746000669        134,237,790      L1-dcache-loads                                               (39.66%)
     7.746000669          3,890,083      L1-dcache-load-misses     #    2.90% of all L1-dcache accesses  (39.66%)
     7.746000669             47,418      L2-loads                                                      (31.75%)
     7.746000669              7,592      L2-load-misses            #   15.46% of all LL-cache accesses  (32.64%)
     7.746000669             50,805      LLC-loads                                                     (40.57%)
     7.746000669              7,320      LLC-load-misses           #   14.90% of all LL-cache accesses  (44.47%)
     7.796401727        139,130,707      mem_inst_retired.any                                          (43.74%)
     7.796401727            156,597      branch-misses                                                 (44.44%)
     7.796401727        290,679,454      instructions              #    2.23  insn per cycle           (52.38%)
     7.796401727        130,479,494      cycles                                                        (52.38%)
     7.796401727             22,078      L1-icache-load-misses                                         (48.34%)
     7.796401727        131,998,931      L1-dcache-loads                                               (40.41%)
     7.796401727          4,257,444      L1-dcache-load-misses     #    3.23% of all L1-dcache accesses  (39.68%)
     7.796401727             79,112      L2-loads                                                      (31.74%)
     7.796401727             19,549      L2-load-misses            #   22.18% of all LL-cache accesses  (31.75%)
     7.796401727             97,129      LLC-loads                                                     (31.74%)
     7.796401727             18,508      LLC-load-misses           #   21.00% of all LL-cache accesses  (35.78%)
     7.846823337        143,836,111      mem_inst_retired.any                                          (31.73%)
     7.846823337            120,360      branch-misses                                                 (38.96%)
     7.846823337        318,407,711      instructions              #    2.44  insn per cycle           (52.40%)
     7.846823337        130,448,979      cycles                                                        (52.40%)
     7.846823337             35,861      L1-icache-load-misses                                         (52.40%)
     7.846823337        109,720,389      L1-dcache-loads                                               (52.41%)
     7.846823337          8,561,340      L1-dcache-load-misses     #    7.80% of all L1-dcache accesses  (45.20%)
     7.846823337             98,202      L2-loads                                                      (31.73%)
     7.846823337              9,520      L2-load-misses            #   10.15% of all LL-cache accesses  (31.73%)
     7.846823337             89,336      LLC-loads                                                     (31.73%)
     7.846823337             11,924      LLC-load-misses           #   12.72% of all LL-cache accesses  (31.73%)
     7.897264809        174,139,120      mem_inst_retired.any                                          (31.72%)
     7.897264809            140,250      branch-misses                                                 (31.72%)
     7.897264809        361,478,127      instructions              #    2.77  insn per cycle           (42.07%)
     7.897264809        130,574,278      cycles                                                        (49.99%)
     7.897264809             18,851      L1-icache-load-misses                                         (52.41%)
     7.897264809        139,642,476      L1-dcache-loads                                               (52.42%)
     7.897264809          9,872,447      L1-dcache-load-misses     #    7.07% of all L1-dcache accesses  (52.42%)
     7.897264809             36,754      L2-loads                                                      (34.16%)
     7.897264809             13,891      L2-load-misses            #   37.10% of all LL-cache accesses  (31.72%)
     7.897264809             38,128      LLC-loads                                                     (31.72%)
     7.897264809             12,490      LLC-load-misses           #   33.36% of all LL-cache accesses  (31.72%)
     7.947677222        176,032,429      mem_inst_retired.any                                          (31.74%)
     7.947677222            139,559      branch-misses                                                 (31.74%)
     7.947677222        367,837,864      instructions              #    2.82  insn per cycle           (39.67%)
     7.947677222        130,572,696      cycles                                                        (39.67%)
     7.947677222             20,248      L1-icache-load-misses                                         (45.18%)
     7.947677222        141,101,584      L1-dcache-loads                                               (52.39%)
     7.947677222         10,126,763      L1-dcache-load-misses     #    7.18% of all L1-dcache accesses  (52.39%)
     7.947677222             39,126      L2-loads                                                      (44.45%)
     7.947677222              9,296      L2-load-misses            #   25.18% of all LL-cache accesses  (38.96%)
     7.947677222             34,713      LLC-loads                                                     (31.74%)
     7.947677222              9,167      LLC-load-misses           #   24.83% of all LL-cache accesses  (31.74%)
     7.998075230        159,295,657      mem_inst_retired.any                                          (31.75%)
     7.998075230            313,783      branch-misses                                                 (31.75%)
     7.998075230        328,283,790      instructions              #    2.51  insn per cycle           (39.68%)
     7.998075230        130,532,863      cycles                                                        (39.68%)
     7.998075230             14,721      L1-icache-load-misses                                         (39.68%)
     7.998075230        120,734,520      L1-dcache-loads                                               (40.41%)
     7.998075230          5,915,402      L1-dcache-load-misses     #    4.90% of all L1-dcache accesses  (48.35%)
     7.998075230             56,242      L2-loads                                                      (44.44%)
     7.998075230             11,514      L2-load-misses            #   21.09% of all LL-cache accesses  (44.44%)
     7.998075230             52,962      LLC-loads                                                     (43.73%)
     7.998075230             14,321      LLC-load-misses           #   26.23% of all LL-cache accesses  (35.79%)
     8.048474549        156,380,522      mem_inst_retired.any                                          (40.53%)
     8.048474549            301,091      branch-misses                                                 (32.59%)
     8.048474549        328,700,262      instructions              #    2.52  insn per cycle           (40.53%)
     8.048474549        130,547,365      cycles                                                        (39.68%)
     8.048474549             16,168      L1-icache-load-misses                                         (39.68%)
     8.048474549        122,749,867      L1-dcache-loads                                               (39.68%)
     8.048474549          5,110,342      L1-dcache-load-misses     #    4.16% of all L1-dcache accesses  (39.68%)
     8.048474549             72,666      L2-loads                                                      (35.65%)
     8.048474549             10,791      L2-load-misses            #   14.39% of all LL-cache accesses  (43.58%)
     8.048474549             77,306      LLC-loads                                                     (44.44%)
     8.048474549             10,496      LLC-load-misses           #   14.00% of all LL-cache accesses  (44.44%)
     8.098863777        156,644,309      mem_inst_retired.any                                          (44.43%)
     8.098863777            295,310      branch-misses                                                 (44.43%)
     8.098863777        324,881,895      instructions              #    2.49  insn per cycle           (52.37%)
     8.098863777        130,512,523      cycles                                                        (45.28%)
     8.098863777             14,567      L1-icache-load-misses                                         (39.69%)
     8.098863777        121,074,571      L1-dcache-loads                                               (39.69%)
     8.098863777          4,404,501      L1-dcache-load-misses     #    3.64% of all L1-dcache accesses  (39.69%)
     8.098863777             61,721      L2-loads                                                      (31.75%)
     8.098863777              8,329      L2-load-misses            #   12.32% of all LL-cache accesses  (31.75%)
     8.098863777             73,474      LLC-loads                                                     (38.83%)
     8.098863777              8,757      LLC-load-misses           #   12.95% of all LL-cache accesses  (44.43%)
     8.149245035        156,377,087      mem_inst_retired.any                                          (42.05%)
     8.149245035            296,531      branch-misses                                                 (44.42%)
     8.149245035        325,104,284      instructions              #    2.49  insn per cycle           (52.36%)
     8.149245035        130,481,315      cycles                                                        (52.36%)
     8.149245035             14,706      L1-icache-load-misses                                         (50.02%)
     8.149245035        121,171,769      L1-dcache-loads                                               (42.08%)
     8.149245035          4,938,348      L1-dcache-load-misses     #    4.08% of all L1-dcache accesses  (39.70%)
     8.149245035             62,624      L2-loads                                                      (31.76%)
     8.149245035             12,547      L2-load-misses            #   19.18% of all LL-cache accesses  (31.76%)
     8.149245035             68,241      LLC-loads                                                     (31.76%)
     8.149245035              8,732      LLC-load-misses           #   13.35% of all LL-cache accesses  (34.09%)
     8.199629979        160,058,842      mem_inst_retired.any                                          (31.75%)
     8.199629979            297,328      branch-misses                                                 (37.32%)
     8.199629979        328,296,374      instructions              #    2.52  insn per cycle           (52.37%)
     8.199629979        130,520,287      cycles                                                        (52.37%)
     8.199629979             16,862      L1-icache-load-misses                                         (52.37%)
     8.199629979        120,781,407      L1-dcache-loads                                               (52.37%)
     8.199629979          4,440,068      L1-dcache-load-misses     #    3.68% of all L1-dcache accesses  (46.82%)
     8.199629979             67,485      L2-loads                                                      (31.76%)
     8.199629979              8,357      L2-load-misses            #   12.41% of all LL-cache accesses  (31.76%)
     8.199629979             67,235      LLC-loads                                                     (31.76%)
     8.199629979              7,869      LLC-load-misses           #   11.68% of all LL-cache accesses  (31.76%)
     8.250036372        158,385,008      mem_inst_retired.any                                          (31.74%)
     8.250036372            306,100      branch-misses                                                 (31.74%)
     8.250036372        328,992,118      instructions              #    2.52  insn per cycle           (40.51%)
     8.250036372        130,559,066      cycles                                                        (48.44%)
     8.250036372             17,543      L1-icache-load-misses                                         (52.38%)
     8.250036372        121,554,192      L1-dcache-loads                                               (52.38%)
     8.250036372          5,101,725      L1-dcache-load-misses     #    4.20% of all L1-dcache accesses  (52.38%)
     8.250036372             58,546      L2-loads                                                      (35.70%)
     8.250036372              9,507      L2-load-misses            #   16.09% of all LL-cache accesses  (31.74%)
     8.250036372             59,652      LLC-loads                                                     (31.74%)
     8.250036372              8,417      LLC-load-misses           #   14.24% of all LL-cache accesses  (31.74%)
     8.300460408        157,349,230      mem_inst_retired.any                                          (31.73%)
     8.300460408            287,552      branch-misses                                                 (31.73%)
     8.300460408        314,643,141      instructions              #    2.41  insn per cycle           (39.66%)
     8.300460408        130,553,751      cycles                                                        (39.66%)
     8.300460408             35,097      L1-icache-load-misses                                         (43.65%)
     8.300460408        110,764,811      L1-dcache-loads                                               (51.58%)
     8.300460408          7,454,633      L1-dcache-load-misses     #    6.73% of all L1-dcache accesses  (52.40%)
     8.300460408            100,971      L2-loads                                                      (44.47%)
     8.300460408             10,710      L2-load-misses            #   13.15% of all LL-cache accesses  (40.50%)
     8.300460408             61,883      LLC-loads                                                     (32.57%)
     8.300460408             15,666      LLC-load-misses           #   19.24% of all LL-cache accesses  (31.73%)
     8.350771441        120,249,125      mem_inst_retired.any                                          (31.80%)
     8.350771441             88,002      branch-misses                                                 (31.79%)
     8.350771441        242,563,397      instructions              #    1.86  insn per cycle           (39.74%)
     8.350771441        130,169,799      cycles                                                        (39.75%)
     8.350771441             53,283      L1-icache-load-misses                                         (39.75%)
     8.350771441        118,457,840      L1-dcache-loads                                               (39.75%)
     8.350771441          9,982,944      L1-dcache-load-misses     #    8.43% of all L1-dcache accesses  (46.87%)
     8.350771441             67,657      L2-loads                                                      (44.35%)
     8.350771441              7,812      L2-load-misses            #    9.12% of all LL-cache accesses  (44.35%)
     8.350771441            103,730      LLC-loads                                                     (44.35%)
     8.350771441              7,615      LLC-load-misses           #    8.89% of all LL-cache accesses  (37.24%)
     8.401072142        177,699,040      mem_inst_retired.any                                          (41.80%)
     8.401072142            120,818      branch-misses                                                 (33.85%)
     8.401072142        352,034,901      instructions              #    2.70  insn per cycle           (41.80%)
     8.401072142        130,271,036      cycles                                                        (39.76%)
     8.401072142             24,541      L1-icache-load-misses                                         (39.76%)
     8.401072142        140,614,631      L1-dcache-loads                                               (39.76%)
     8.401072142         10,564,917      L1-dcache-load-misses     #    7.51% of all L1-dcache accesses  (39.76%)
     8.401072142             41,493      L2-loads                                                      (34.33%)
     8.401072142              7,225      L2-load-misses            #   16.40% of all LL-cache accesses  (42.28%)
     8.401072142             46,601      LLC-loads                                                     (44.33%)
     8.401072142              7,466      LLC-load-misses           #   16.95% of all LL-cache accesses  (44.33%)
     8.451351898        177,929,861      mem_inst_retired.any                                          (44.31%)
     8.451351898            117,776      branch-misses                                                 (44.31%)
     8.451351898        354,071,282      instructions              #    2.72  insn per cycle           (52.27%)
     8.451351898        130,227,228      cycles                                                        (46.36%)
     8.451351898             16,341      L1-icache-load-misses                                         (39.78%)
     8.451351898        141,214,579      L1-dcache-loads                                               (39.78%)
     8.451351898         10,731,073      L1-dcache-load-misses     #    7.60% of all L1-dcache accesses  (39.78%)
     8.451351898             50,786      L2-loads                                                      (31.82%)
     8.451351898              6,353      L2-load-misses            #   12.51% of all LL-cache accesses  (31.82%)
     8.451351898             50,781      LLC-loads                                                     (37.72%)
     8.451351898              6,495      LLC-load-misses           #   12.79% of all LL-cache accesses  (44.31%)
     8.501631633        178,059,984      mem_inst_retired.any                                          (41.17%)
     8.501631633            121,102      branch-misses                                                 (44.31%)
     8.501631633        355,931,180      instructions              #    2.73  insn per cycle           (52.26%)
     8.501631633        130,217,463      cycles                                                        (52.26%)
     8.501631633             17,102      L1-icache-load-misses                                         (50.89%)
     8.501631633        141,703,557      L1-dcache-loads                                               (42.94%)
     8.501631633         11,062,636      L1-dcache-load-misses     #    7.81% of all L1-dcache accesses  (39.78%)
     8.501631633             50,348      L2-loads                                                      (31.82%)
     8.501631633              6,743      L2-load-misses            #   13.19% of all LL-cache accesses  (31.82%)
     8.501631633             51,903      LLC-loads                                                     (31.82%)
     8.501631633              6,321      LLC-load-misses           #   12.36% of all LL-cache accesses  (33.19%)
     8.551918604        170,300,644      mem_inst_retired.any                                          (31.82%)
     8.551918604            192,197      branch-misses                                                 (36.62%)
     8.551918604        327,807,951      instructions              #    2.52  insn per cycle           (52.27%)
     8.551918604        130,261,585      cycles                                                        (52.27%)
     8.551918604             16,390      L1-icache-load-misses                                         (52.27%)
     8.551918604        126,577,979      L1-dcache-loads                                               (52.27%)
     8.551918604          7,141,681      L1-dcache-load-misses     #    5.64% of all L1-dcache accesses  (47.48%)
     8.551918604             60,689      L2-loads                                                      (31.82%)
     8.551918604             10,673      L2-load-misses            #   17.30% of all LL-cache accesses  (31.82%)
     8.551918604             62,672      LLC-loads                                                     (31.82%)
     8.551918604              9,095      LLC-load-misses           #   14.75% of all LL-cache accesses  (31.82%)
     8.602222881        168,379,575      mem_inst_retired.any                                          (31.81%)
     8.602222881            200,736      branch-misses                                                 (31.81%)
     8.602222881        322,851,569      instructions              #    2.48  insn per cycle           (40.01%)
     8.602222881        130,283,664      cycles                                                        (47.96%)
     8.602222881             16,216      L1-icache-load-misses                                         (52.29%)
     8.602222881        118,185,860      L1-dcache-loads                                               (52.29%)
     8.602222881          5,012,290      L1-dcache-load-misses     #    4.24% of all L1-dcache accesses  (52.29%)
     8.602222881             57,704      L2-loads                                                      (36.15%)
     8.602222881              7,563      L2-load-misses            #   11.65% of all LL-cache accesses  (31.81%)
     8.602222881             72,148      LLC-loads                                                     (31.81%)
     8.602222881              7,941      LLC-load-misses           #   12.23% of all LL-cache accesses  (31.81%)
     8.652505108        167,604,171      mem_inst_retired.any                                          (31.82%)
     8.652505108            203,820      branch-misses                                                 (31.82%)
     8.652505108        317,242,676      instructions              #    2.44  insn per cycle           (39.78%)
     8.652505108        130,201,697      cycles                                                        (39.77%)
     8.652505108             20,577      L1-icache-load-misses                                         (43.40%)
     8.652505108        116,789,382      L1-dcache-loads                                               (51.35%)
     8.652505108          5,156,078      L1-dcache-load-misses     #    4.41% of all L1-dcache accesses  (52.26%)
     8.652505108             69,579      L2-loads                                                      (44.32%)
     8.652505108              6,851      L2-load-misses            #   10.41% of all LL-cache accesses  (40.70%)
     8.652505108             62,094      LLC-loads                                                     (32.75%)
     8.652505108              6,686      LLC-load-misses           #   10.16% of all LL-cache accesses  (31.82%)
     8.702788711        170,658,371      mem_inst_retired.any                                          (31.82%)
     8.702788711            194,369      branch-misses                                                 (31.82%)
     8.702788711        321,180,496      instructions              #    2.47  insn per cycle           (39.77%)
     8.702788711        130,247,783      cycles                                                        (39.77%)
     8.702788711             20,318      L1-icache-load-misses                                         (39.77%)
     8.702788711        118,082,251      L1-dcache-loads                                               (39.77%)
     8.702788711          4,565,907      L1-dcache-load-misses     #    3.87% of all L1-dcache accesses  (46.81%)
     8.702788711             66,058      L2-loads                                                      (44.32%)
     8.702788711              7,690      L2-load-misses            #   11.17% of all LL-cache accesses  (44.32%)
     8.702788711             71,607      LLC-loads                                                     (44.32%)
     8.702788711              7,932      LLC-load-misses           #   11.52% of all LL-cache accesses  (37.29%)
     8.753075695        169,921,190      mem_inst_retired.any                                          (41.81%)
     8.753075695            191,718      branch-misses                                                 (33.86%)
     8.753075695        319,643,454      instructions              #    2.45  insn per cycle           (41.82%)
     8.753075695        130,270,759      cycles                                                        (39.77%)
     8.753075695             18,731      L1-icache-load-misses                                         (39.77%)
     8.753075695        117,230,504      L1-dcache-loads                                               (39.77%)
     8.753075695          4,866,796      L1-dcache-load-misses     #    4.15% of all L1-dcache accesses  (39.77%)
     8.753075695             69,632      L2-loads                                                      (34.31%)
     8.753075695              8,821      L2-load-misses            #   13.36% of all LL-cache accesses  (42.26%)
     8.753075695             62,395      LLC-loads                                                     (44.32%)
     8.753075695              8,027      LLC-load-misses           #   12.16% of all LL-cache accesses  (44.32%)
     8.803394739        168,315,728      mem_inst_retired.any                                          (44.36%)
     8.803394739            196,212      branch-misses                                                 (44.36%)
     8.803394739        316,965,703      instructions              #    2.43  insn per cycle           (52.30%)
     8.803394739        130,329,579      cycles                                                        (46.41%)
     8.803394739             25,513      L1-icache-load-misses                                         (39.74%)
     8.803394739        114,565,677      L1-dcache-loads                                               (39.74%)
     8.803394739          4,840,903      L1-dcache-load-misses     #    4.23% of all L1-dcache accesses  (39.74%)
     8.803394739             77,298      L2-loads                                                      (31.79%)
     8.803394739              7,614      L2-load-misses            #   10.38% of all LL-cache accesses  (31.80%)
     8.803394739             69,422      LLC-loads                                                     (37.69%)
     8.803394739              9,594      LLC-load-misses           #   13.08% of all LL-cache accesses  (44.36%)
#           time             counts unit events
     8.853690059        169,762,841      mem_inst_retired.any                                          (41.07%)
     8.853690059            192,169      branch-misses                                                 (44.32%)
     8.853690059        320,462,181      instructions              #    2.46  insn per cycle           (52.28%)
     8.853690059        130,256,762      cycles                                                        (52.28%)
     8.853690059             14,879      L1-icache-load-misses                                         (50.99%)
     8.853690059        117,317,091      L1-dcache-loads                                               (43.05%)
     8.853690059          4,533,794      L1-dcache-load-misses     #    3.86% of all L1-dcache accesses  (39.77%)
     8.853690059             60,201      L2-loads                                                      (31.81%)
     8.853690059              6,603      L2-load-misses            #   10.45% of all LL-cache accesses  (31.81%)
     8.853690059             66,197      LLC-loads                                                     (31.81%)
     8.853690059              7,948      LLC-load-misses           #   12.58% of all LL-cache accesses  (33.09%)
     8.903975964        169,900,882      mem_inst_retired.any                                          (31.82%)
     8.903975964            204,728      branch-misses                                                 (36.52%)
     8.903975964        319,430,571      instructions              #    2.45  insn per cycle           (52.29%)
     8.903975964        130,230,707      cycles                                                        (52.29%)
     8.903975964             17,124      L1-icache-load-misses                                         (52.26%)
     8.903975964        117,320,123      L1-dcache-loads                                               (52.26%)
     8.903975964          5,145,215      L1-dcache-load-misses     #    4.39% of all L1-dcache accesses  (47.59%)
     8.903975964             70,213      L2-loads                                                      (31.80%)
     8.903975964              6,437      L2-load-misses            #    9.62% of all LL-cache accesses  (31.83%)
     8.903975964             63,601      LLC-loads                                                     (31.83%)
     8.903975964              9,545      LLC-load-misses           #   14.27% of all LL-cache accesses  (31.83%)
     8.954263101        168,271,794      mem_inst_retired.any                                          (31.81%)
     8.954263101            200,614      branch-misses                                                 (31.81%)
     8.954263101        319,012,187      instructions              #    2.45  insn per cycle           (39.90%)
     8.954263101        130,246,750      cycles                                                        (47.87%)
     8.954263101             10,428      L1-icache-load-misses                                         (52.28%)
     8.954263101        117,671,475      L1-dcache-loads                                               (52.28%)
     8.954263101          5,022,625      L1-dcache-load-misses     #    4.27% of all L1-dcache accesses  (52.28%)
     8.954263101             59,355      L2-loads                                                      (36.25%)
     8.954263101              7,252      L2-load-misses            #   12.58% of all LL-cache accesses  (31.83%)
     8.954263101             55,977      LLC-loads                                                     (31.81%)
     8.954263101              7,397      LLC-load-misses           #   12.83% of all LL-cache accesses  (31.81%)
     9.004540780        168,715,071      mem_inst_retired.any                                          (31.82%)
     9.004540780            196,669      branch-misses                                                 (31.82%)
     9.004540780        319,857,811      instructions              #    2.46  insn per cycle           (39.78%)
     9.004540780        130,250,657      cycles                                                        (39.78%)
     9.004540780             11,725      L1-icache-load-misses                                         (43.32%)
     9.004540780        117,980,084      L1-dcache-loads                                               (51.28%)
     9.004540780          5,435,260      L1-dcache-load-misses     #    4.61% of all L1-dcache accesses  (52.26%)
     9.004540780             65,917      L2-loads                                                      (44.31%)
     9.004540780              7,273      L2-load-misses            #   11.06% of all LL-cache accesses  (40.78%)
     9.004540780             65,559      LLC-loads                                                     (32.82%)
     9.004540780              7,444      LLC-load-misses           #   11.32% of all LL-cache accesses  (31.82%)
     9.054845535        124,056,596      mem_inst_retired.any                                          (31.81%)
     9.054845535            102,722      branch-misses                                                 (31.80%)
     9.054845535        227,286,305      instructions              #    1.75  insn per cycle           (39.75%)
     9.054845535        130,067,841      cycles                                                        (39.74%)
     9.054845535             60,811      L1-icache-load-misses                                         (39.74%)
     9.054845535         87,388,854      L1-dcache-loads                                               (39.74%)
     9.054845535          8,577,949      L1-dcache-load-misses     #    9.82% of all L1-dcache accesses  (46.71%)
     9.054845535             63,894      L2-loads                                                      (44.35%)
     9.054845535             15,563      L2-load-misses            #   26.85% of all LL-cache accesses  (44.35%)
     9.054845535             52,022      LLC-loads                                                     (44.36%)
     9.054845535              9,955      LLC-load-misses           #   17.18% of all LL-cache accesses  (37.41%)
     9.105156723        169,748,932      mem_inst_retired.any                                          (41.95%)
     9.105156723            154,212      branch-misses                                                 (34.01%)
     9.105156723        356,089,729      instructions              #    2.73  insn per cycle           (41.96%)
     9.105156723        130,268,380      cycles                                                        (39.75%)
     9.105156723             23,685      L1-icache-load-misses                                         (39.75%)
     9.105156723        137,751,948      L1-dcache-loads                                               (39.75%)
     9.105156723         10,039,764      L1-dcache-load-misses     #    7.29% of all L1-dcache accesses  (39.75%)
     9.105156723             38,062      L2-loads                                                      (34.18%)
     9.105156723              9,198      L2-load-misses            #   23.50% of all LL-cache accesses  (42.12%)
     9.105156723             40,206      LLC-loads                                                     (44.35%)
     9.105156723              9,708      LLC-load-misses           #   24.81% of all LL-cache accesses  (44.34%)
     9.155468732        171,070,157      mem_inst_retired.any                                          (44.35%)
     9.155468732            151,906      branch-misses                                                 (44.35%)
     9.155468732        362,719,603      instructions              #    2.78  insn per cycle           (52.30%)
     9.155468732        130,306,459      cycles                                                        (46.56%)
     9.155468732             19,254      L1-icache-load-misses                                         (39.75%)
     9.155468732        138,872,762      L1-dcache-loads                                               (39.75%)
     9.155468732         10,113,185      L1-dcache-load-misses     #    7.28% of all L1-dcache accesses  (39.75%)
     9.155468732             52,530      L2-loads                                                      (31.80%)
     9.155468732              8,537      L2-load-misses            #   16.99% of all LL-cache accesses  (31.80%)
     9.155468732             47,943      LLC-loads                                                     (37.53%)
     9.155468732              8,602      LLC-load-misses           #   17.12% of all LL-cache accesses  (44.35%)
     9.205760501        160,597,980      mem_inst_retired.any                                          (40.92%)
     9.205760501            242,661      branch-misses                                                 (44.32%)
     9.205760501        345,573,589      instructions              #    2.65  insn per cycle           (52.28%)
     9.205760501        130,252,624      cycles                                                        (52.28%)
     9.205760501             15,487      L1-icache-load-misses                                         (51.14%)
     9.205760501        137,907,316      L1-dcache-loads                                               (43.19%)
     9.205760501          9,150,086      L1-dcache-load-misses     #    6.63% of all L1-dcache accesses  (39.77%)
     9.205760501             44,843      L2-loads                                                      (31.81%)
     9.205760501             13,188      L2-load-misses            #   25.78% of all LL-cache accesses  (31.81%)
     9.205760501             57,456      LLC-loads                                                     (31.82%)
     9.205760501             11,380      LLC-load-misses           #   22.25% of all LL-cache accesses  (32.94%)
     9.256043854        157,233,524      mem_inst_retired.any                                          (31.82%)
     9.256043854            292,172      branch-misses                                                 (36.37%)
     9.256043854        330,310,325      instructions              #    2.54  insn per cycle           (52.27%)
     9.256043854        130,244,975      cycles                                                        (52.28%)
     9.256043854             18,827      L1-icache-load-misses                                         (52.27%)
     9.256043854        122,431,669      L1-dcache-loads                                               (52.28%)
     9.256043854          4,777,910      L1-dcache-load-misses     #    3.90% of all L1-dcache accesses  (47.74%)
     9.256043854             63,072      L2-loads                                                      (31.82%)
     9.256043854              9,740      L2-load-misses            #   15.70% of all LL-cache accesses  (31.82%)
     9.256043854             60,969      LLC-loads                                                     (31.82%)
     9.256043854              9,882      LLC-load-misses           #   15.93% of all LL-cache accesses  (31.82%)
     9.306341959        153,156,521      mem_inst_retired.any                                          (31.81%)
     9.306341959            287,043      branch-misses                                                 (31.81%)
     9.306341959        327,528,730      instructions              #    2.51  insn per cycle           (39.76%)
     9.306341959        130,267,759      cycles                                                        (47.71%)
     9.306341959             16,018      L1-icache-load-misses                                         (52.28%)
     9.306341959        121,941,293      L1-dcache-loads                                               (52.28%)
     9.306341959          4,640,825      L1-dcache-load-misses     #    3.81% of all L1-dcache accesses  (52.28%)
     9.306341959             63,105      L2-loads                                                      (36.40%)
     9.306341959             12,767      L2-load-misses            #   18.43% of all LL-cache accesses  (31.82%)
     9.306341959             75,476      LLC-loads                                                     (31.82%)
     9.306341959             10,461      LLC-load-misses           #   15.10% of all LL-cache accesses  (31.81%)
     9.356636993        156,684,082      mem_inst_retired.any                                          (31.76%)
     9.356636993            295,935      branch-misses                                                 (31.77%)
     9.356636993        329,181,483      instructions              #    2.53  insn per cycle           (39.73%)
     9.356636993        130,053,670      cycles                                                        (39.71%)
     9.356636993             20,704      L1-icache-load-misses                                         (43.18%)
     9.356636993        121,474,708      L1-dcache-loads                                               (51.14%)
     9.356636993          4,633,214      L1-dcache-load-misses     #    3.81% of all L1-dcache accesses  (52.31%)
     9.356636993             63,372      L2-loads                                                      (44.36%)
     9.356636993             11,281      L2-load-misses            #   17.43% of all LL-cache accesses  (40.99%)
     9.356636993             66,108      LLC-loads                                                     (33.03%)
     9.356636993             10,457      LLC-load-misses           #   16.15% of all LL-cache accesses  (31.77%)
     9.406961232        159,621,555      mem_inst_retired.any                                          (31.79%)
     9.406961232            283,158      branch-misses                                                 (31.79%)
     9.406961232        331,856,743      instructions              #    2.55  insn per cycle           (39.74%)
     9.406961232        130,338,530      cycles                                                        (39.74%)
     9.406961232             22,171      L1-icache-load-misses                                         (39.74%)
     9.406961232        121,712,672      L1-dcache-loads                                               (39.74%)
     9.406961232          4,466,991      L1-dcache-load-misses     #    3.67% of all L1-dcache accesses  (46.51%)
     9.406961232             60,659      L2-loads                                                      (44.36%)
     9.406961232              9,190      L2-load-misses            #   14.59% of all LL-cache accesses  (44.36%)
     9.406961232             65,338      LLC-loads                                                     (44.36%)
     9.406961232              8,104      LLC-load-misses           #   12.86% of all LL-cache accesses  (37.61%)
     9.457248056        158,336,459      mem_inst_retired.any                                          (42.15%)
     9.457248056            292,703      branch-misses                                                 (34.20%)
     9.457248056        330,670,408      instructions              #    2.54  insn per cycle           (42.16%)
     9.457248056        130,262,002      cycles                                                        (39.77%)
     9.457248056             18,403      L1-icache-load-misses                                         (39.77%)
     9.457248056        122,075,954      L1-dcache-loads                                               (39.77%)
     9.457248056          5,078,919      L1-dcache-load-misses     #    4.16% of all L1-dcache accesses  (39.77%)
     9.457248056             62,742      L2-loads                                                      (33.97%)
     9.457248056              9,623      L2-load-misses            #   14.98% of all LL-cache accesses  (41.92%)
     9.457248056             65,749      LLC-loads                                                     (44.32%)
     9.457248056              8,046      LLC-load-misses           #   12.52% of all LL-cache accesses  (44.32%)
     9.507535442        160,020,268      mem_inst_retired.any                                          (44.33%)
     9.507535442            289,134      branch-misses                                                 (44.33%)
     9.507535442        336,570,649      instructions              #    2.58  insn per cycle           (52.27%)
     9.507535442        130,219,152      cycles                                                        (46.71%)
     9.507535442             22,852      L1-icache-load-misses                                         (39.76%)
     9.507535442        121,818,994      L1-dcache-loads                                               (39.76%)
     9.507535442          4,895,069      L1-dcache-load-misses     #    4.02% of all L1-dcache accesses  (39.76%)
     9.507535442             66,518      L2-loads                                                      (31.82%)
     9.507535442              8,409      L2-load-misses            #   13.84% of all LL-cache accesses  (31.82%)
     9.507535442             55,016      LLC-loads                                                     (37.37%)
     9.507535442              7,534      LLC-load-misses           #   12.40% of all LL-cache accesses  (44.33%)
     9.557831273        134,550,040      mem_inst_retired.any                                          (40.78%)
     9.557831273            151,847      branch-misses                                                 (44.34%)
     9.557831273        282,315,206      instructions              #    2.17  insn per cycle           (52.29%)
     9.557831273        130,221,252      cycles                                                        (52.29%)
     9.557831273             30,484      L1-icache-load-misses                                         (51.29%)
     9.557831273         97,638,434      L1-dcache-loads                                               (43.35%)
     9.557831273          4,764,477      L1-dcache-load-misses     #    4.88% of all L1-dcache accesses  (39.75%)
     9.557831273             52,802      L2-loads                                                      (31.80%)
     9.557831273              5,103      L2-load-misses            #    8.64% of all LL-cache accesses  (31.80%)
     9.557831273             65,276      LLC-loads                                                     (31.80%)
     9.557831273              7,508      LLC-load-misses           #   12.72% of all LL-cache accesses  (32.79%)
     9.608282054        184,526,209      mem_inst_retired.any                                          (31.72%)
     9.608282054             98,425      branch-misses                                                 (36.10%)
     9.608282054        332,777,850      instructions              #    2.55  insn per cycle           (51.95%)
     9.608282054        130,540,385      cycles                                                        (52.41%)
     9.608282054             29,664      L1-icache-load-misses                                         (52.41%)
     9.608282054        126,359,824      L1-dcache-loads                                               (52.41%)
     9.608282054          6,622,232      L1-dcache-load-misses     #    5.24% of all L1-dcache accesses  (48.06%)
     9.608282054             39,162      L2-loads                                                      (31.72%)
     9.608282054              7,328      L2-load-misses            #   21.83% of all LL-cache accesses  (31.73%)
     9.608282054             27,985      LLC-loads                                                     (31.73%)
     9.608282054              6,879      LLC-load-misses           #   20.49% of all LL-cache accesses  (31.73%)
     9.658681371        185,973,857      mem_inst_retired.any                                          (31.74%)
     9.658681371            105,895      branch-misses                                                 (31.74%)
     9.658681371        361,202,933      instructions              #    2.77  insn per cycle           (39.67%)
     9.658681371        130,551,847      cycles                                                        (47.16%)
     9.658681371             10,039      L1-icache-load-misses                                         (52.38%)
     9.658681371        148,961,631      L1-dcache-loads                                               (52.39%)
     9.658681371          7,264,598      L1-dcache-load-misses     #    4.88% of all L1-dcache accesses  (52.38%)
     9.658681371             20,685      L2-loads                                                      (37.00%)
     9.658681371              6,250      L2-load-misses            #   27.23% of all LL-cache accesses  (31.76%)
     9.658681371             25,228      LLC-loads                                                     (31.74%)
     9.658681371              6,304      LLC-load-misses           #   27.46% of all LL-cache accesses  (31.74%)
     9.709075468        186,204,914      mem_inst_retired.any                                          (31.75%)
     9.709075468             97,391      branch-misses                                                 (31.75%)
     9.709075468        359,106,258      instructions              #    2.75  insn per cycle           (39.69%)
     9.709075468        130,536,290      cycles                                                        (39.69%)
     9.709075468             13,779      L1-icache-load-misses                                         (42.40%)
     9.709075468        147,926,521      L1-dcache-loads                                               (50.33%)
     9.709075468          7,225,938      L1-dcache-load-misses     #    4.88% of all L1-dcache accesses  (52.37%)
     9.709075468             30,095      L2-loads                                                      (44.43%)
     9.709075468              6,288      L2-load-misses            #   22.52% of all LL-cache accesses  (41.74%)
     9.709075468             25,737      LLC-loads                                                     (33.81%)
     9.709075468              5,864      LLC-load-misses           #   21.01% of all LL-cache accesses  (31.75%)
     9.759457432        186,073,820      mem_inst_retired.any                                          (31.76%)
     9.759457432            101,775      branch-misses                                                 (31.76%)
     9.759457432        361,204,656      instructions              #    2.77  insn per cycle           (39.69%)
     9.759457432        130,529,510      cycles                                                        (39.69%)
     9.759457432             10,051      L1-icache-load-misses                                         (39.69%)
     9.759457432        149,101,503      L1-dcache-loads                                               (39.69%)
     9.759457432          7,314,875      L1-dcache-load-misses     #    4.91% of all L1-dcache accesses  (45.59%)
     9.759457432             18,772      L2-loads                                                      (44.43%)
     9.759457432              6,615      L2-load-misses            #   34.53% of all LL-cache accesses  (44.43%)
     9.759457432             19,543      LLC-loads                                                     (44.43%)
     9.759457432              6,070      LLC-load-misses           #   31.68% of all LL-cache accesses  (38.55%)
     9.809848135        185,458,936      mem_inst_retired.any                                          (43.26%)
     9.809848135            254,096      branch-misses                                                 (35.33%)
     9.809848135        349,349,915      instructions              #    2.68  insn per cycle           (43.27%)
     9.809848135        130,539,517      cycles                                                        (39.69%)
     9.809848135              9,197      L1-icache-load-misses                                         (39.69%)
     9.809848135        137,502,902      L1-dcache-loads                                               (39.69%)
     9.809848135          4,018,211      L1-dcache-load-misses     #    2.92% of all L1-dcache accesses  (39.69%)
     9.809848135             58,168      L2-loads                                                      (32.91%)
     9.809848135              9,290      L2-load-misses            #   18.11% of all LL-cache accesses  (40.85%)
     9.809848135             44,415      LLC-loads                                                     (44.44%)
     9.809848135             10,725      LLC-load-misses           #   20.91% of all LL-cache accesses  (44.43%)
     9.860233374        185,192,936      mem_inst_retired.any                                          (44.43%)
     9.860233374            247,684      branch-misses                                                 (44.42%)
     9.860233374        349,138,868      instructions              #    2.68  insn per cycle           (52.36%)
     9.860233374        130,500,067      cycles                                                        (48.01%)
     9.860233374              9,937      L1-icache-load-misses                                         (40.07%)
     9.860233374        137,847,962      L1-dcache-loads                                               (39.69%)
     9.860233374          4,187,451      L1-dcache-load-misses     #    3.04% of all L1-dcache accesses  (39.69%)
     9.860233374             45,403      L2-loads                                                      (31.76%)
     9.860233374              7,015      L2-load-misses            #   15.66% of all LL-cache accesses  (31.76%)
     9.860233374             44,205      LLC-loads                                                     (36.10%)
     9.860233374              7,613      LLC-load-misses           #   16.99% of all LL-cache accesses  (44.04%)
     9.910637401        186,019,459      mem_inst_retired.any                                          (39.31%)
     9.910637401            241,566      branch-misses                                                 (44.45%)
     9.910637401        350,300,547      instructions              #    2.68  insn per cycle           (52.38%)
     9.910637401        130,584,589      cycles                                                        (52.38%)
     9.910637401              9,619      L1-icache-load-misses                                         (52.38%)
     9.910637401        137,775,208      L1-dcache-loads                                               (44.83%)
     9.910637401          3,731,799      L1-dcache-load-misses     #    2.71% of all L1-dcache accesses  (39.68%)
     9.910637401             59,444      L2-loads                                                      (31.74%)
     9.910637401              8,222      L2-load-misses            #   13.94% of all LL-cache accesses  (31.74%)
     9.910637401             58,542      LLC-loads                                                     (31.74%)
     9.910637401              8,654      LLC-load-misses           #   14.67% of all LL-cache accesses  (31.74%)
     9.961023736        185,519,310      mem_inst_retired.any                                          (31.76%)
     9.961023736            242,034      branch-misses                                                 (34.55%)
     9.961023736        350,032,445      instructions              #    2.68  insn per cycle           (50.43%)
     9.961023736        130,513,170      cycles                                                        (52.36%)
     9.961023736             10,765      L1-icache-load-misses                                         (52.36%)
     9.961023736        138,402,230      L1-dcache-loads                                               (52.36%)
     9.961023736          3,878,490      L1-dcache-load-misses     #    2.80% of all L1-dcache accesses  (49.58%)
     9.961023736             55,484      L2-loads                                                      (31.76%)
     9.961023736              8,247      L2-load-misses            #   14.92% of all LL-cache accesses  (31.76%)
     9.961023736             55,037      LLC-loads                                                     (31.76%)
     9.961023736              7,680      LLC-load-misses           #   13.90% of all LL-cache accesses  (31.76%)
    10.011408145        185,985,566      mem_inst_retired.any                                          (31.75%)
    10.011408145            237,165      branch-misses                                                 (31.75%)
    10.011408145        351,765,515      instructions              #    2.69  insn per cycle           (39.69%)
    10.011408145        130,539,786      cycles                                                        (45.69%)
    10.011408145              8,561      L1-icache-load-misses                                         (52.37%)
    10.011408145        138,252,555      L1-dcache-loads                                               (52.37%)
    10.011408145          3,935,856      L1-dcache-load-misses     #    2.85% of all L1-dcache accesses  (52.37%)
    10.011408145             55,891      L2-loads                                                      (38.44%)
    10.011408145              8,876      L2-load-misses            #   16.47% of all LL-cache accesses  (31.76%)
    10.011408145             51,913      LLC-loads                                                     (31.76%)
    10.011408145              7,460      LLC-load-misses           #   13.84% of all LL-cache accesses  (31.76%)
    10.061812064        185,503,782      mem_inst_retired.any                                          (31.74%)
    10.061812064            243,477      branch-misses                                                 (31.74%)
    10.061812064        350,538,074      instructions              #    2.68  insn per cycle           (39.68%)
    10.061812064        130,574,585      cycles                                                        (39.68%)
    10.061812064             11,283      L1-icache-load-misses                                         (40.95%)
    10.061812064        138,387,441      L1-dcache-loads                                               (48.88%)
    10.061812064          3,968,321      L1-dcache-load-misses     #    2.87% of all L1-dcache accesses  (52.38%)
    10.061812064             46,395      L2-loads                                                      (44.45%)
    10.061812064              6,966      L2-load-misses            #   14.63% of all LL-cache accesses  (43.19%)
    10.061812064             48,810      LLC-loads                                                     (35.26%)
    10.061812064              7,475      LLC-load-misses           #   15.70% of all LL-cache accesses  (31.74%)
#           time             counts unit events
    10.112195414        186,193,737      mem_inst_retired.any                                          (32.04%)
    10.112195414            241,820      branch-misses                                                 (31.76%)
    10.112195414        351,212,617      instructions              #    2.69  insn per cycle           (39.69%)
    10.112195414        130,526,133      cycles                                                        (39.69%)
    10.112195414              9,094      L1-icache-load-misses                                         (39.69%)
    10.112195414        138,492,567      L1-dcache-loads                                               (39.69%)
    10.112195414          3,987,398      L1-dcache-load-misses     #    2.88% of all L1-dcache accesses  (44.13%)
    10.112195414             45,040      L2-loads                                                      (44.13%)
    10.112195414              8,560      L2-load-misses            #   19.57% of all LL-cache accesses  (44.43%)
    10.112195414             42,447      LLC-loads                                                     (44.43%)
    10.112195414              8,426      LLC-load-misses           #   19.26% of all LL-cache accesses  (40.01%)
    10.162585844        180,882,961      mem_inst_retired.any                                          (44.44%)
    10.162585844            215,319      branch-misses                                                 (36.79%)
    10.162585844        340,152,070      instructions              #    2.61  insn per cycle           (44.73%)
    10.162585844        130,554,534      cycles                                                        (39.68%)
    10.162585844              9,300      L1-icache-load-misses                                         (39.69%)
    10.162585844        138,591,528      L1-dcache-loads                                               (39.69%)
    10.162585844          4,178,976      L1-dcache-load-misses     #    3.02% of all L1-dcache accesses  (39.69%)
    10.162585844             44,058      L2-loads                                                      (31.75%)
    10.162585844              6,294      L2-load-misses            #   11.64% of all LL-cache accesses  (39.38%)
    10.162585844             64,101      LLC-loads                                                     (44.44%)
    10.162585844             13,485      LLC-load-misses           #   24.94% of all LL-cache accesses  (44.44%)
    10.212994549        182,959,193      mem_inst_retired.any                                          (44.46%)
    10.212994549             77,738      branch-misses                                                 (44.46%)
    10.212994549        326,417,111      instructions              #    2.50  insn per cycle           (52.39%)
    10.212994549        130,482,167      cycles                                                        (49.51%)
    10.212994549             50,213      L1-icache-load-misses                                         (41.57%)
    10.212994549        100,241,200      L1-dcache-loads                                               (39.67%)
    10.212994549          6,372,189      L1-dcache-load-misses     #    6.36% of all L1-dcache accesses  (39.67%)
    10.212994549             87,861      L2-loads                                                      (31.73%)
    10.212994549             10,505      L2-load-misses            #   13.32% of all LL-cache accesses  (31.74%)
    10.212994549             69,833      LLC-loads                                                     (34.61%)
    10.212994549              7,387      LLC-load-misses           #    9.37% of all LL-cache accesses  (42.55%)
    10.263399959        188,860,599      mem_inst_retired.any                                          (37.80%)
    10.263399959             84,314      branch-misses                                                 (44.45%)
    10.263399959        363,925,725      instructions              #    2.79  insn per cycle           (52.38%)
    10.263399959        130,552,659      cycles                                                        (52.38%)
    10.263399959             11,996      L1-icache-load-misses                                         (52.38%)
    10.263399959        137,876,613      L1-dcache-loads                                               (46.35%)
    10.263399959          7,912,752      L1-dcache-load-misses     #    5.74% of all L1-dcache accesses  (39.68%)
    10.263399959             23,650      L2-loads                                                      (31.75%)
    10.263399959              5,134      L2-load-misses            #   18.44% of all LL-cache accesses  (31.75%)
    10.263399959             32,029      LLC-loads                                                     (31.75%)
    10.263399959              5,292      LLC-load-misses           #   19.01% of all LL-cache accesses  (31.75%)
    10.313785053        190,366,707      mem_inst_retired.any                                          (31.76%)
    10.313785053             86,038      branch-misses                                                 (33.04%)
    10.313785053        366,777,050      instructions              #    2.81  insn per cycle           (48.92%)
    10.313785053        130,504,447      cycles                                                        (52.36%)
    10.313785053             11,336      L1-icache-load-misses                                         (52.36%)
    10.313785053        140,293,635      L1-dcache-loads                                               (52.36%)
    10.313785053          7,723,058      L1-dcache-load-misses     #    5.50% of all L1-dcache accesses  (51.10%)
    10.313785053             22,995      L2-loads                                                      (31.76%)
    10.313785053              4,770      L2-load-misses            #   18.02% of all LL-cache accesses  (31.76%)
    10.313785053             29,944      LLC-loads                                                     (31.76%)
    10.313785053              5,057      LLC-load-misses           #   19.11% of all LL-cache accesses  (31.76%)
    10.364166986        185,675,183      mem_inst_retired.any                                          (31.76%)
    10.364166986             80,142      branch-misses                                                 (31.76%)
    10.364166986        359,109,116      instructions              #    2.75  insn per cycle           (39.70%)
    10.364166986        130,521,175      cycles                                                        (44.19%)
    10.364166986             11,269      L1-icache-load-misses                                         (52.12%)
    10.364166986        138,095,019      L1-dcache-loads                                               (52.36%)
    10.364166986          7,731,569      L1-dcache-load-misses     #    5.60% of all L1-dcache accesses  (52.36%)
    10.364166986             30,552      L2-loads                                                      (39.95%)
    10.364166986              4,873      L2-load-misses            #   14.62% of all LL-cache accesses  (32.01%)
    10.364166986             36,093      LLC-loads                                                     (31.76%)
    10.364166986              4,518      LLC-load-misses           #   13.56% of all LL-cache accesses  (31.76%)
    10.414559852        185,607,903      mem_inst_retired.any                                          (31.75%)
    10.414559852             80,533      branch-misses                                                 (31.75%)
    10.414559852        359,049,487      instructions              #    2.75  insn per cycle           (39.69%)
    10.414559852        130,543,829      cycles                                                        (39.69%)
    10.414559852              9,990      L1-icache-load-misses                                         (39.69%)
    10.414559852        137,324,627      L1-dcache-loads                                               (47.39%)
    10.414559852          7,745,816      L1-dcache-load-misses     #    5.64% of all L1-dcache accesses  (52.37%)
    10.414559852             30,658      L2-loads                                                      (44.44%)
    10.414559852              4,514      L2-load-misses            #   14.26% of all LL-cache accesses  (44.44%)
    10.414559852             32,645      LLC-loads                                                     (36.75%)
    10.414559852              4,579      LLC-load-misses           #   14.47% of all LL-cache accesses  (31.75%)
    10.464939101        185,536,210      mem_inst_retired.any                                          (33.52%)
    10.464939101             81,776      branch-misses                                                 (31.76%)
    10.464939101        358,834,475      instructions              #    2.75  insn per cycle           (39.70%)
    10.464939101        130,514,897      cycles                                                        (39.70%)
    10.464939101              9,632      L1-icache-load-misses                                         (39.70%)
    10.464939101        137,080,678      L1-dcache-loads                                               (39.70%)
    10.464939101          7,858,223      L1-dcache-load-misses     #    5.73% of all L1-dcache accesses  (42.65%)
    10.464939101             21,479      L2-loads                                                      (42.65%)
    10.464939101              4,844      L2-load-misses            #   20.31% of all LL-cache accesses  (44.42%)
    10.464939101             26,220      LLC-loads                                                     (44.42%)
    10.464939101              4,616      LLC-load-misses           #   19.35% of all LL-cache accesses  (41.48%)
    10.515321308        174,056,290      mem_inst_retired.any                                          (44.43%)
    10.515321308            160,317      branch-misses                                                 (38.26%)
    10.515321308        324,047,314      instructions              #    2.48  insn per cycle           (46.20%)
    10.515321308        130,527,127      cycles                                                        (39.69%)
    10.515321308              8,953      L1-icache-load-misses                                         (39.69%)
    10.515321308        116,686,937      L1-dcache-loads                                               (39.69%)
    10.515321308          4,059,658      L1-dcache-load-misses     #    3.48% of all L1-dcache accesses  (39.69%)
    10.515321308             53,502      L2-loads                                                      (31.76%)
    10.515321308              5,274      L2-load-misses            #   10.02% of all LL-cache accesses  (37.92%)
    10.515321308             51,763      LLC-loads                                                     (44.43%)
    10.515321308              7,931      LLC-load-misses           #   15.07% of all LL-cache accesses  (44.43%)
    10.565715813        173,045,285      mem_inst_retired.any                                          (44.44%)
    10.565715813            157,660      branch-misses                                                 (44.44%)
    10.565715813        324,532,751      instructions              #    2.49  insn per cycle           (52.37%)
    10.565715813        130,501,896      cycles                                                        (50.93%)
    10.565715813             13,051      L1-icache-load-misses                                         (43.00%)
    10.565715813        116,872,314      L1-dcache-loads                                               (39.68%)
    10.565715813          3,970,235      L1-dcache-load-misses     #    3.40% of all L1-dcache accesses  (39.68%)
    10.565715813             52,470      L2-loads                                                      (31.75%)
    10.565715813              6,244      L2-load-misses            #   11.81% of all LL-cache accesses  (31.75%)
    10.565715813             53,258      LLC-loads                                                     (33.18%)
    10.565715813              5,934      LLC-load-misses           #   11.23% of all LL-cache accesses  (41.12%)
    10.616102046        173,184,341      mem_inst_retired.any                                          (36.39%)
    10.616102046            168,215      branch-misses                                                 (44.32%)
    10.616102046        324,052,095      instructions              #    2.48  insn per cycle           (52.37%)
    10.616102046        130,516,822      cycles                                                        (52.36%)
    10.616102046              9,718      L1-icache-load-misses                                         (52.36%)
    10.616102046        116,624,207      L1-dcache-loads                                               (47.75%)
    10.616102046          4,239,012      L1-dcache-load-misses     #    3.63% of all L1-dcache accesses  (39.82%)
    10.616102046             43,390      L2-loads                                                      (31.76%)
    10.616102046              5,888      L2-load-misses            #   12.72% of all LL-cache accesses  (31.76%)
    10.616102046             49,216      LLC-loads                                                     (31.76%)
    10.616102046              6,206      LLC-load-misses           #   13.40% of all LL-cache accesses  (31.76%)
    10.666509352        173,385,536      mem_inst_retired.any                                          (31.74%)
    10.666509352            160,070      branch-misses                                                 (31.74%)
    10.666509352        325,604,949      instructions              #    2.49  insn per cycle           (47.50%)
    10.666509352        130,595,765      cycles                                                        (52.39%)
    10.666509352              9,473      L1-icache-load-misses                                         (52.39%)
    10.666509352        116,846,108      L1-dcache-loads                                               (52.39%)
    10.666509352          3,956,528      L1-dcache-load-misses     #    3.39% of all L1-dcache accesses  (52.39%)
    10.666509352             64,130      L2-loads                                                      (31.74%)
    10.666509352              7,611      L2-load-misses            #   11.97% of all LL-cache accesses  (31.74%)
    10.666509352             63,002      LLC-loads                                                     (31.74%)
    10.666509352              6,946      LLC-load-misses           #   10.93% of all LL-cache accesses  (31.74%)
    10.716905693        173,542,758      mem_inst_retired.any                                          (31.75%)
    10.716905693            156,329      branch-misses                                                 (31.75%)
    10.716905693        326,022,795      instructions              #    2.50  insn per cycle           (39.68%)
    10.716905693        130,563,438      cycles                                                        (42.74%)
    10.716905693             10,260      L1-icache-load-misses                                         (50.67%)
    10.716905693        117,300,283      L1-dcache-loads                                               (52.37%)
    10.716905693          3,638,736      L1-dcache-load-misses     #    3.10% of all L1-dcache accesses  (52.38%)
    10.716905693             54,409      L2-loads                                                      (41.40%)
    10.716905693              6,884      L2-load-misses            #   14.36% of all LL-cache accesses  (33.47%)
    10.716905693             41,475      LLC-loads                                                     (31.75%)
    10.716905693              5,956      LLC-load-misses           #   12.42% of all LL-cache accesses  (31.75%)
    10.767293978        173,135,936      mem_inst_retired.any                                          (31.76%)
    10.767293978            161,753      branch-misses                                                 (31.76%)
    10.767293978        324,698,078      instructions              #    2.49  insn per cycle           (39.69%)
    10.767293978        130,524,716      cycles                                                        (39.69%)
    10.767293978              9,069      L1-icache-load-misses                                         (39.69%)
    10.767293978        116,761,155      L1-dcache-loads                                               (45.93%)
    10.767293978          4,142,475      L1-dcache-load-misses     #    3.55% of all L1-dcache accesses  (52.36%)
    10.767293978             57,186      L2-loads                                                      (44.43%)
    10.767293978              6,892      L2-load-misses            #   11.75% of all LL-cache accesses  (44.43%)
    10.767293978             60,155      LLC-loads                                                     (38.21%)
    10.767293978              6,653      LLC-load-misses           #   11.34% of all LL-cache accesses  (31.76%)
    10.817685670        172,711,704      mem_inst_retired.any                                          (35.00%)
    10.817685670            156,206      branch-misses                                                 (31.75%)
    10.817685670        323,921,162      instructions              #    2.48  insn per cycle           (39.69%)
    10.817685670        130,549,554      cycles                                                        (39.69%)
    10.817685670              8,390      L1-icache-load-misses                                         (39.69%)
    10.817685670        116,873,771      L1-dcache-loads                                               (39.69%)
    10.817685670          3,949,467      L1-dcache-load-misses     #    3.38% of all L1-dcache accesses  (41.17%)
    10.817685670             52,531      L2-loads                                                      (41.17%)
    10.817685670              8,063      L2-load-misses            #   15.68% of all LL-cache accesses  (44.43%)
    10.817685670             50,283      LLC-loads                                                     (44.43%)
    10.817685670              9,100      LLC-load-misses           #   17.70% of all LL-cache accesses  (42.96%)
    10.868072253        173,774,064      mem_inst_retired.any                                          (44.42%)
    10.868072253            157,901      branch-misses                                                 (39.75%)
    10.868072253        326,490,015      instructions              #    2.50  insn per cycle           (47.69%)
    10.868072253        130,494,237      cycles                                                        (39.75%)
    10.868072253              9,771      L1-icache-load-misses                                         (39.70%)
    10.868072253        117,400,554      L1-dcache-loads                                               (39.70%)
    10.868072253          3,668,355      L1-dcache-load-misses     #    3.12% of all L1-dcache accesses  (39.70%)
    10.868072253             58,117      L2-loads                                                      (31.76%)
    10.868072253              6,567      L2-load-misses            #   12.54% of all LL-cache accesses  (36.42%)
    10.868072253             46,612      LLC-loads                                                     (44.36%)
    10.868072253              6,094      LLC-load-misses           #   11.64% of all LL-cache accesses  (44.42%)
    10.918466687        173,145,740      mem_inst_retired.any                                          (44.44%)
    10.918466687            158,054      branch-misses                                                 (44.44%)
    10.918466687        324,813,342      instructions              #    2.49  insn per cycle           (52.38%)
    10.918466687        130,566,702      cycles                                                        (52.38%)
    10.918466687              8,933      L1-icache-load-misses                                         (44.50%)
    10.918466687        116,873,530      L1-dcache-loads                                               (39.69%)
    10.918466687          3,836,333      L1-dcache-load-misses     #    3.28% of all L1-dcache accesses  (39.69%)
    10.918466687             50,405      L2-loads                                                      (31.75%)
    10.918466687              6,176      L2-load-misses            #   12.28% of all LL-cache accesses  (31.75%)
    10.918466687             50,176      LLC-loads                                                     (31.75%)
    10.918466687              6,075      LLC-load-misses           #   12.08% of all LL-cache accesses  (39.62%)
    10.968848653        175,608,743      mem_inst_retired.any                                          (34.90%)
    10.968848653            157,848      branch-misses                                                 (42.84%)
    10.968848653        328,213,053      instructions              #    2.52  insn per cycle           (52.36%)
    10.968848653        130,474,593      cycles                                                        (52.36%)
    10.968848653             12,243      L1-icache-load-misses                                         (52.36%)
    10.968848653        117,797,703      L1-dcache-loads                                               (49.23%)
    10.968848653          4,295,565      L1-dcache-load-misses     #    3.65% of all L1-dcache accesses  (41.30%)
    10.968848653             44,661      L2-loads                                                      (31.76%)
    10.968848653              7,949      L2-load-misses            #   17.59% of all LL-cache accesses  (31.76%)
    10.968848653             45,712      LLC-loads                                                     (31.76%)
    10.968848653              6,936      LLC-load-misses           #   15.35% of all LL-cache accesses  (31.76%)
    11.019259139        176,947,030      mem_inst_retired.any                                          (31.74%)
    11.019259139            163,494      branch-misses                                                 (31.74%)
    11.019259139        331,644,944      instructions              #    2.54  insn per cycle           (46.02%)
    11.019259139        130,606,804      cycles                                                        (52.39%)
    11.019259139              9,583      L1-icache-load-misses                                         (52.39%)
    11.019259139        119,377,764      L1-dcache-loads                                               (52.39%)
    11.019259139          4,107,921      L1-dcache-load-misses     #    3.44% of all L1-dcache accesses  (52.39%)
    11.019259139             47,793      L2-loads                                                      (31.74%)
    11.019259139              6,887      L2-load-misses            #   14.47% of all LL-cache accesses  (31.74%)
    11.019259139             47,375      LLC-loads                                                     (31.74%)
    11.019259139              6,609      LLC-load-misses           #   13.89% of all LL-cache accesses  (31.74%)
    11.069660003        177,105,502      mem_inst_retired.any                                          (31.74%)
    11.069660003            160,409      branch-misses                                                 (31.74%)
    11.069660003        331,936,166      instructions              #    2.54  insn per cycle           (39.68%)
    11.069660003        130,574,051      cycles                                                        (41.24%)
    11.069660003              9,165      L1-icache-load-misses                                         (49.18%)
    11.069660003        119,440,651      L1-dcache-loads                                               (52.38%)
    11.069660003          4,447,839      L1-dcache-load-misses     #    3.72% of all L1-dcache accesses  (52.38%)
    11.069660003             51,719      L2-loads                                                      (42.90%)
    11.069660003              6,881      L2-load-misses            #   12.88% of all LL-cache accesses  (34.96%)
    11.069660003             55,154      LLC-loads                                                     (31.75%)
    11.069660003              6,643      LLC-load-misses           #   12.43% of all LL-cache accesses  (31.74%)
    11.120071935        135,185,733      mem_inst_retired.any                                          (31.74%)
    11.120071935            479,620      branch-misses                                                 (31.74%)
    11.120071935        289,427,100      instructions              #    2.22  insn per cycle           (39.67%)
    11.120071935        130,463,927      cycles                                                        (39.67%)
    11.120071935             84,294      L1-icache-load-misses                                         (39.67%)
    11.120071935        103,430,328      L1-dcache-loads                                               (44.39%)
    11.120071935          5,368,572      L1-dcache-load-misses     #    5.19% of all L1-dcache accesses  (52.33%)
    11.120071935             63,485      L2-loads                                                      (44.46%)
    11.120071935             11,974      L2-load-misses            #   20.12% of all LL-cache accesses  (44.46%)
    11.120071935             55,525      LLC-loads                                                     (39.75%)
    11.120071935             13,869      LLC-load-misses           #   23.31% of all LL-cache accesses  (31.82%)
    11.170511404        152,019,191      mem_inst_retired.any                                          (36.61%)
    11.170511404            553,519      branch-misses                                                 (31.72%)
    11.170511404        314,309,079      instructions              #    2.41  insn per cycle           (39.65%)
    11.170511404        130,572,341      cycles                                                        (39.65%)
    11.170511404             60,077      L1-icache-load-misses                                         (39.65%)
    11.170511404         96,759,659      L1-dcache-loads                                               (39.64%)
    11.170511404          5,719,373      L1-dcache-load-misses     #    5.91% of all L1-dcache accesses  (39.64%)
    11.170511404             35,976      L2-loads                                                      (39.58%)
    11.170511404              4,331      L2-load-misses            #   14.38% of all LL-cache accesses  (44.49%)
    11.170511404             24,271      LLC-loads                                                     (44.49%)
    11.170511404              4,254      LLC-load-misses           #   14.12% of all LL-cache accesses  (44.49%)
    11.220950833        150,838,609      mem_inst_retired.any                                          (44.48%)
    11.220950833            576,734      branch-misses                                                 (41.44%)
    11.220950833        349,497,212      instructions              #    2.68  insn per cycle           (49.38%)
    11.220950833        130,593,299      cycles                                                        (41.45%)
    11.220950833             29,818      L1-icache-load-misses                                         (39.65%)
    11.220950833        125,551,689      L1-dcache-loads                                               (39.65%)
    11.220950833          6,183,878      L1-dcache-load-misses     #    4.93% of all L1-dcache accesses  (39.65%)
    11.220950833             30,944      L2-loads                                                      (31.72%)
    11.220950833              2,967      L2-load-misses            #   10.77% of all LL-cache accesses  (34.75%)
    11.220950833             24,143      LLC-loads                                                     (42.67%)
    11.220950833              3,320      LLC-load-misses           #   12.05% of all LL-cache accesses  (44.48%)
    11.271343869        151,984,382      mem_inst_retired.any                                          (44.43%)
    11.271343869            547,623      branch-misses                                                 (44.44%)
    11.271343869        348,686,764      instructions              #    2.67  insn per cycle           (52.37%)
    11.271343869        130,521,869      cycles                                                        (52.37%)
    11.271343869             18,699      L1-icache-load-misses                                         (46.24%)
    11.271343869        125,283,026      L1-dcache-loads                                               (39.69%)
    11.271343869          6,226,580      L1-dcache-load-misses     #    4.97% of all L1-dcache accesses  (39.69%)
    11.271343869             23,900      L2-loads                                                      (31.75%)
    11.271343869              3,823      L2-load-misses            #   17.70% of all LL-cache accesses  (31.75%)
    11.271343869             19,300      LLC-loads                                                     (31.75%)
    11.271343869              3,009      LLC-load-misses           #   13.93% of all LL-cache accesses  (37.88%)
    11.321729170        152,667,432      mem_inst_retired.any                                          (33.16%)
    11.321729170            541,470      branch-misses                                                 (41.09%)
    11.321729170        350,087,270      instructions              #    2.68  insn per cycle           (52.36%)
    11.321729170        130,473,690      cycles                                                        (52.36%)
    11.321729170             33,220      L1-icache-load-misses                                         (52.36%)
    11.321729170        125,055,772      L1-dcache-loads                                               (50.98%)
    11.321729170          6,162,354      L1-dcache-load-misses     #    4.93% of all L1-dcache accesses  (43.05%)
    11.321729170             19,520      L2-loads                                                      (31.76%)
    11.321729170              2,960      L2-load-misses            #   16.00% of all LL-cache accesses  (31.76%)
    11.321729170             17,477      LLC-loads                                                     (31.76%)
    11.321729170              2,916      LLC-load-misses           #   15.76% of all LL-cache accesses  (31.76%)
#           time             counts unit events
    11.372125572        152,699,254      mem_inst_retired.any                                          (31.75%)
    11.372125572            566,683      branch-misses                                                 (31.75%)
    11.372125572        347,760,919      instructions              #    2.66  insn per cycle           (44.29%)
    11.372125572        130,527,025      cycles                                                        (52.22%)
    11.372125572             30,076      L1-icache-load-misses                                         (52.37%)
    11.372125572        123,687,454      L1-dcache-loads                                               (52.37%)
    11.372125572          6,183,127      L1-dcache-load-misses     #    5.00% of all L1-dcache accesses  (52.37%)
    11.372125572             24,728      L2-loads                                                      (31.92%)
    11.372125572              3,521      L2-load-misses            #   12.58% of all LL-cache accesses  (31.75%)
    11.372125572             31,251      LLC-loads                                                     (31.75%)
    11.372125572              3,454      LLC-load-misses           #   12.34% of all LL-cache accesses  (31.75%)
    11.422516307        152,685,280      mem_inst_retired.any                                          (31.75%)
    11.422516307            590,488      branch-misses                                                 (31.75%)
    11.422516307        350,518,191      instructions              #    2.69  insn per cycle           (39.69%)
    11.422516307        130,529,227      cycles                                                        (39.69%)
    11.422516307             20,795      L1-icache-load-misses                                         (47.47%)
    11.422516307        124,924,400      L1-dcache-loads                                               (52.37%)
    11.422516307          6,132,010      L1-dcache-load-misses     #    4.91% of all L1-dcache accesses  (52.37%)
    11.422516307             19,784      L2-loads                                                      (44.43%)
    11.422516307              3,027      L2-load-misses            #   15.61% of all LL-cache accesses  (36.66%)
    11.422516307             19,000      LLC-loads                                                     (31.75%)
    11.422516307              3,010      LLC-load-misses           #   15.52% of all LL-cache accesses  (31.75%)
    11.472901250        129,290,051      mem_inst_retired.any                                          (31.76%)
    11.472901250            846,804      branch-misses                                                 (31.76%)
    11.472901250        351,558,792      instructions              #    2.69  insn per cycle           (39.69%)
    11.472901250        130,513,477      cycles                                                        (39.69%)
    11.472901250             13,445      L1-icache-load-misses                                         (39.69%)
    11.472901250        101,659,358      L1-dcache-loads                                               (42.73%)
    11.472901250          4,035,080      L1-dcache-load-misses     #    3.97% of all L1-dcache accesses  (50.67%)
    11.472901250             26,813      L2-loads                                                      (44.43%)
    11.472901250              5,258      L2-load-misses            #   19.48% of all LL-cache accesses  (44.43%)
    11.472901250             27,170      LLC-loads                                                     (41.40%)
    11.472901250              9,054      LLC-load-misses           #   33.54% of all LL-cache accesses  (33.46%)
    11.523283778        129,332,555      mem_inst_retired.any                                          (38.18%)
    11.523283778            825,645      branch-misses                                                 (31.76%)
    11.523283778        352,339,539      instructions              #    2.70  insn per cycle           (39.69%)
    11.523283778        130,509,466      cycles                                                        (39.69%)
    11.523283778             21,658      L1-icache-load-misses                                         (39.69%)
    11.523283778        100,601,352      L1-dcache-loads                                               (39.69%)
    11.523283778          3,630,661      L1-dcache-load-misses     #    3.61% of all L1-dcache accesses  (39.69%)
    11.523283778             48,036      L2-loads                                                      (38.00%)
    11.523283778              4,684      L2-load-misses            #    9.89% of all LL-cache accesses  (44.43%)
    11.523283778             46,722      LLC-loads                                                     (44.43%)
    11.523283778              3,405      LLC-load-misses           #    7.19% of all LL-cache accesses  (44.43%)
    11.573681230        128,428,157      mem_inst_retired.any                                          (44.44%)
    11.573681230            790,436      branch-misses                                                 (42.93%)
    11.573681230        357,953,493      instructions              #    2.74  insn per cycle           (50.86%)
    11.573681230        130,518,500      cycles                                                        (42.93%)
    11.573681230             22,674      L1-icache-load-misses                                         (39.68%)
    11.573681230        100,010,138      L1-dcache-loads                                               (39.69%)
    11.573681230          3,659,302      L1-dcache-load-misses     #    3.66% of all L1-dcache accesses  (39.68%)
    11.573681230             40,940      L2-loads                                                      (31.75%)
    11.573681230              3,963      L2-load-misses            #    9.48% of all LL-cache accesses  (33.25%)
    11.573681230             42,631      LLC-loads                                                     (41.19%)
    11.573681230              2,475      LLC-load-misses           #    5.92% of all LL-cache accesses  (44.44%)
    11.624063165        128,306,781      mem_inst_retired.any                                          (44.40%)
    11.624063165            805,092      branch-misses                                                 (44.42%)
    11.624063165        349,645,519      instructions              #    2.68  insn per cycle           (52.36%)
    11.624063165        130,461,464      cycles                                                        (52.36%)
    11.624063165             21,365      L1-icache-load-misses                                         (47.67%)
    11.624063165         99,887,313      L1-dcache-loads                                               (39.74%)
    11.624063165          3,658,794      L1-dcache-load-misses     #    3.66% of all L1-dcache accesses  (39.70%)
    11.624063165             38,106      L2-loads                                                      (31.76%)
    11.624063165              3,797      L2-load-misses            #   10.12% of all LL-cache accesses  (31.76%)
    11.624063165             36,915      LLC-loads                                                     (31.76%)
    11.624063165              3,081      LLC-load-misses           #    8.21% of all LL-cache accesses  (36.44%)
    11.674452604        128,428,213      mem_inst_retired.any                                          (31.76%)
    11.674452604            846,881      branch-misses                                                 (39.67%)
    11.674452604        346,183,286      instructions              #    2.65  insn per cycle           (52.38%)
    11.674452604        130,501,389      cycles                                                        (52.38%)
    11.674452604             28,268      L1-icache-load-misses                                         (52.38%)
    11.674452604         99,921,118      L1-dcache-loads                                               (52.38%)
    11.674452604          3,533,378      L1-dcache-load-misses     #    3.54% of all L1-dcache accesses  (44.48%)
    11.674452604             41,634      L2-loads                                                      (31.74%)
    11.674452604              2,233      L2-load-misses            #    5.40% of all LL-cache accesses  (31.74%)
    11.674452604             41,028      LLC-loads                                                     (31.74%)
    11.674452604              1,745      LLC-load-misses           #    4.22% of all LL-cache accesses  (31.74%)
    11.724870794        128,757,185      mem_inst_retired.any                                          (31.73%)
    11.724870794            838,326      branch-misses                                                 (31.70%)
    11.724870794        347,836,847      instructions              #    2.67  insn per cycle           (42.80%)
    11.724870794        130,473,066      cycles                                                        (50.75%)
    11.724870794             36,946      L1-icache-load-misses                                         (52.39%)
    11.724870794        100,024,558      L1-dcache-loads                                               (52.39%)
    11.724870794          3,463,006      L1-dcache-load-misses     #    3.46% of all L1-dcache accesses  (52.43%)
    11.724870794             44,556      L2-loads                                                      (33.40%)
    11.724870794              3,747      L2-load-misses            #    8.61% of all LL-cache accesses  (31.75%)
    11.724870794             42,485      LLC-loads                                                     (31.74%)
    11.724870794              3,406      LLC-load-misses           #    7.83% of all LL-cache accesses  (31.73%)
    11.775256568        129,277,846      mem_inst_retired.any                                          (31.75%)
    11.775256568            799,339      branch-misses                                                 (31.75%)
    11.775256568        357,140,340      instructions              #    2.74  insn per cycle           (39.69%)
    11.775256568        130,523,927      cycles                                                        (39.69%)
    11.775256568              8,857      L1-icache-load-misses                                         (45.99%)
    11.775256568        103,652,988      L1-dcache-loads                                               (52.37%)
    11.775256568          3,257,980      L1-dcache-load-misses     #    3.14% of all L1-dcache accesses  (52.37%)
    11.775256568             33,011      L2-loads                                                      (44.43%)
    11.775256568              2,275      L2-load-misses            #    6.39% of all LL-cache accesses  (38.14%)
    11.775256568             38,229      LLC-loads                                                     (31.76%)
    11.775256568              3,671      LLC-load-misses           #   10.31% of all LL-cache accesses  (31.75%)
    11.825645379        129,760,486      mem_inst_retired.any                                          (31.75%)
    11.825645379            782,235      branch-misses                                                 (31.75%)
    11.825645379        360,534,015      instructions              #    2.76  insn per cycle           (39.69%)
    11.825645379        130,525,728      cycles                                                        (39.69%)
    11.825645379              8,384      L1-icache-load-misses                                         (39.69%)
    11.825645379        101,931,503      L1-dcache-loads                                               (41.26%)
    11.825645379          3,371,733      L1-dcache-load-misses     #    3.31% of all L1-dcache accesses  (49.19%)
    11.825645379             27,461      L2-loads                                                      (44.43%)
    11.825645379              2,361      L2-load-misses            #    7.98% of all LL-cache accesses  (44.43%)
    11.825645379             31,686      LLC-loads                                                     (42.88%)
    11.825645379              2,232      LLC-load-misses           #    7.55% of all LL-cache accesses  (34.94%)
    11.876037088        129,242,337      mem_inst_retired.any                                          (39.66%)
    11.876037088            798,867      branch-misses                                                 (31.75%)
    11.876037088        356,819,061      instructions              #    2.73  insn per cycle           (39.69%)
    11.876037088        130,546,211      cycles                                                        (39.69%)
    11.876037088              7,120      L1-icache-load-misses                                         (39.69%)
    11.876037088        101,613,976      L1-dcache-loads                                               (39.69%)
    11.876037088          3,275,329      L1-dcache-load-misses     #    3.22% of all L1-dcache accesses  (39.69%)
    11.876037088             45,598      L2-loads                                                      (36.51%)
    11.876037088              3,004      L2-load-misses            #    6.94% of all LL-cache accesses  (44.44%)
    11.876037088             40,928      LLC-loads                                                     (44.44%)
    11.876037088              4,453      LLC-load-misses           #   10.29% of all LL-cache accesses  (44.44%)
    11.926418634        129,721,082      mem_inst_retired.any                                          (44.42%)
    11.926418634            822,807      branch-misses                                                 (44.40%)
    11.926418634        354,813,599      instructions              #    2.72  insn per cycle           (52.35%)
    11.926418634        130,512,226      cycles                                                        (44.41%)
    11.926418634              8,200      L1-icache-load-misses                                         (39.69%)
    11.926418634        101,238,174      L1-dcache-loads                                               (39.69%)
    11.926418634          3,515,558      L1-dcache-load-misses     #    3.47% of all L1-dcache accesses  (39.70%)
    11.926418634             35,482      L2-loads                                                      (31.76%)
    11.926418634              7,101      L2-load-misses            #   17.99% of all LL-cache accesses  (31.77%)
    11.926418634             43,463      LLC-loads                                                     (39.70%)
    11.926418634              7,477      LLC-load-misses           #   18.94% of all LL-cache accesses  (44.43%)
    11.976803888        130,380,846      mem_inst_retired.any                                          (42.93%)
    11.976803888            790,589      branch-misses                                                 (44.42%)
    11.976803888        356,153,618      instructions              #    2.73  insn per cycle           (52.36%)
    11.976803888        130,500,366      cycles                                                        (52.36%)
    11.976803888             10,298      L1-icache-load-misses                                         (49.14%)
    11.976803888        101,748,532      L1-dcache-loads                                               (41.21%)
    11.976803888          3,733,174      L1-dcache-load-misses     #    3.67% of all L1-dcache accesses  (39.69%)
    11.976803888             39,788      L2-loads                                                      (31.76%)
    11.976803888              4,005      L2-load-misses            #    9.67% of all LL-cache accesses  (31.76%)
    11.976803888             43,066      LLC-loads                                                     (31.76%)
    11.976803888              3,800      LLC-load-misses           #    9.17% of all LL-cache accesses  (34.97%)
    12.027186790        132,114,644      mem_inst_retired.any                                          (31.76%)
    12.027186790            797,932      branch-misses                                                 (38.20%)
    12.027186790        358,028,851      instructions              #    2.74  insn per cycle           (52.36%)
    12.027186790        130,524,580      cycles                                                        (52.36%)
    12.027186790              9,754      L1-icache-load-misses                                         (52.36%)
    12.027186790        101,518,974      L1-dcache-loads                                               (52.36%)
    12.027186790          3,467,202      L1-dcache-load-misses     #    3.42% of all L1-dcache accesses  (45.94%)
    12.027186790             35,777      L2-loads                                                      (31.76%)
    12.027186790              4,616      L2-load-misses            #   14.26% of all LL-cache accesses  (31.76%)
    12.027186790             28,970      LLC-loads                                                     (31.76%)
    12.027186790              3,139      LLC-load-misses           #    9.70% of all LL-cache accesses  (31.76%)
    12.077585091        131,475,073      mem_inst_retired.any                                          (31.75%)
    12.077585091            814,647      branch-misses                                                 (31.75%)
    12.077585091        357,946,531      instructions              #    2.74  insn per cycle           (41.39%)
    12.077585091        130,551,462      cycles                                                        (49.33%)
    12.077585091              9,863      L1-icache-load-misses                                         (52.38%)
    12.077585091        100,986,531      L1-dcache-loads                                               (52.38%)
    12.077585091          3,438,314      L1-dcache-load-misses     #    3.40% of all L1-dcache accesses  (52.38%)
    12.077585091             31,763      L2-loads                                                      (34.81%)
    12.077585091              3,559      L2-load-misses            #   11.88% of all LL-cache accesses  (31.75%)
    12.077585091             28,157      LLC-loads                                                     (31.75%)
    12.077585091              2,330      LLC-load-misses           #    7.78% of all LL-cache accesses  (31.75%)
    12.127964248        128,901,943      mem_inst_retired.any                                          (31.76%)
    12.127964248            797,143      branch-misses                                                 (31.76%)
    12.127964248        356,309,850      instructions              #    2.73  insn per cycle           (39.70%)
    12.127964248        130,510,070      cycles                                                        (39.70%)
    12.127964248              8,321      L1-icache-load-misses                                         (44.58%)
    12.127964248        101,745,917      L1-dcache-loads                                               (52.36%)
    12.127964248          3,574,346      L1-dcache-load-misses     #    3.51% of all L1-dcache accesses  (52.36%)
    12.127964248             41,576      L2-loads                                                      (44.42%)
    12.127964248              3,355      L2-load-misses            #    7.96% of all LL-cache accesses  (39.55%)
    12.127964248             42,721      LLC-loads                                                     (31.76%)
    12.127964248              2,909      LLC-load-misses           #    6.90% of all LL-cache accesses  (31.76%)
    12.178348131        129,981,391      mem_inst_retired.any                                          (31.76%)
    12.178348131            846,575      branch-misses                                                 (31.76%)
    12.178348131        348,157,000      instructions              #    2.67  insn per cycle           (39.69%)
    12.178348131        130,524,919      cycles                                                        (39.69%)
    12.178348131              9,651      L1-icache-load-misses                                         (39.69%)
    12.178348131        100,826,175      L1-dcache-loads                                               (39.86%)
    12.178348131          3,539,074      L1-dcache-load-misses     #    3.51% of all L1-dcache accesses  (47.79%)
    12.178348131             35,892      L2-loads                                                      (44.42%)
    12.178348131              4,159      L2-load-misses            #   11.83% of all LL-cache accesses  (44.42%)
    12.178348131             34,395      LLC-loads                                                     (44.28%)
    12.178348131              3,475      LLC-load-misses           #    9.89% of all LL-cache accesses  (36.34%)
    12.228738156        130,456,823      mem_inst_retired.any                                          (41.06%)
    12.228738156            864,382      branch-misses                                                 (33.12%)
    12.228738156        348,375,135      instructions              #    2.67  insn per cycle           (41.06%)
    12.228738156        130,550,679      cycles                                                        (39.69%)
    12.228738156              7,730      L1-icache-load-misses                                         (39.69%)
    12.228738156        101,029,954      L1-dcache-loads                                               (39.69%)
    12.228738156          3,447,895      L1-dcache-load-misses     #    3.41% of all L1-dcache accesses  (39.69%)
    12.228738156             32,510      L2-loads                                                      (35.12%)
    12.228738156              3,070      L2-load-misses            #    8.30% of all LL-cache accesses  (43.05%)
    12.228738156             41,489      LLC-loads                                                     (44.44%)
    12.228738156              2,536      LLC-load-misses           #    6.85% of all LL-cache accesses  (44.44%)
    12.279121793        128,905,691      mem_inst_retired.any                                          (44.43%)
    12.279121793            847,910      branch-misses                                                 (44.43%)
    12.279121793        350,854,250      instructions              #    2.69  insn per cycle           (52.37%)
    12.279121793        130,516,235      cycles                                                        (45.80%)
    12.279121793              9,883      L1-icache-load-misses                                         (39.69%)
    12.279121793        100,599,953      L1-dcache-loads                                               (39.69%)
    12.279121793          3,433,251      L1-dcache-load-misses     #    3.41% of all L1-dcache accesses  (39.69%)
    12.279121793             30,416      L2-loads                                                      (31.76%)
    12.279121793              1,533      L2-load-misses            #    5.10% of all LL-cache accesses  (31.76%)
    12.279121793             29,646      LLC-loads                                                     (38.31%)
    12.279121793              3,243      LLC-load-misses           #   10.80% of all LL-cache accesses  (44.43%)
    12.329504452        129,921,797      mem_inst_retired.any                                          (41.54%)
    12.329504452            820,266      branch-misses                                                 (44.42%)
    12.329504452        356,958,043      instructions              #    2.74  insn per cycle           (52.36%)
    12.329504452        130,509,948      cycles                                                        (52.36%)
    12.329504452              8,514      L1-icache-load-misses                                         (50.54%)
    12.329504452        100,344,245      L1-dcache-loads                                               (42.60%)
    12.329504452          3,414,303      L1-dcache-load-misses     #    3.40% of all L1-dcache accesses  (39.70%)
    12.329504452             31,961      L2-loads                                                      (31.76%)
    12.329504452              3,152      L2-load-misses            #    9.51% of all LL-cache accesses  (31.76%)
    12.329504452             34,326      LLC-loads                                                     (31.76%)
    12.329504452              3,862      LLC-load-misses           #   11.65% of all LL-cache accesses  (33.58%)
    12.379897340        130,572,084      mem_inst_retired.any                                          (31.75%)
    12.379897340            836,114      branch-misses                                                 (36.80%)
    12.379897340        351,045,934      instructions              #    2.69  insn per cycle           (52.37%)
    12.379897340        130,556,602      cycles                                                        (52.37%)
    12.379897340              9,841      L1-icache-load-misses                                         (52.37%)
    12.379897340        101,297,587      L1-dcache-loads                                               (52.37%)
    12.379897340          3,727,920      L1-dcache-load-misses     #    3.68% of all L1-dcache accesses  (47.34%)
    12.379897340             38,479      L2-loads                                                      (31.75%)
    12.379897340              2,944      L2-load-misses            #    7.47% of all LL-cache accesses  (31.75%)
    12.379897340             40,391      LLC-loads                                                     (31.75%)
    12.379897340              3,212      LLC-load-misses           #    8.15% of all LL-cache accesses  (31.75%)
    12.430286388        120,131,725      mem_inst_retired.any                                          (31.80%)
    12.430286388             98,758      branch-misses                                                 (31.79%)
    12.430286388        239,403,521      instructions              #    1.84  insn per cycle           (40.01%)
    12.430286388        129,982,164      cycles                                                        (47.82%)
    12.430286388             49,954      L1-icache-load-misses                                         (52.29%)
    12.430286388         91,684,671      L1-dcache-loads                                               (52.30%)
    12.430286388          7,040,999      L1-dcache-load-misses     #    7.68% of all L1-dcache accesses  (52.30%)
    12.430286388             61,877      L2-loads                                                      (36.29%)
    12.430286388             19,771      L2-load-misses            #   37.13% of all LL-cache accesses  (31.81%)
    12.430286388             44,632      LLC-loads                                                     (31.80%)
    12.430286388             10,429      LLC-load-misses           #   19.58% of all LL-cache accesses  (31.81%)
    12.480688076        172,693,080      mem_inst_retired.any                                          (31.77%)
    12.480688076            139,272      branch-misses                                                 (31.77%)
    12.480688076        364,468,307      instructions              #    2.79  insn per cycle           (39.71%)
    12.480688076        130,404,636      cycles                                                        (39.71%)
    12.480688076             19,155      L1-icache-load-misses                                         (43.20%)
    12.480688076        132,939,228      L1-dcache-loads                                               (51.11%)
    12.480688076          9,794,763      L1-dcache-load-misses     #    7.37% of all L1-dcache accesses  (52.34%)
    12.480688076             43,439      L2-loads                                                      (44.39%)
    12.480688076             11,360      L2-load-misses            #   28.14% of all LL-cache accesses  (40.93%)
    12.480688076             37,288      LLC-loads                                                     (33.02%)
    12.480688076             10,395      LLC-load-misses           #   25.75% of all LL-cache accesses  (31.77%)
    12.530985767        174,795,877      mem_inst_retired.any                                          (31.81%)
    12.530985767            135,831      branch-misses                                                 (31.81%)
    12.530985767        366,925,683      instructions              #    2.82  insn per cycle           (39.76%)
    12.530985767        130,283,549      cycles                                                        (39.76%)
    12.530985767              9,964      L1-icache-load-misses                                         (39.76%)
    12.530985767        141,342,308      L1-dcache-loads                                               (39.76%)
    12.530985767         10,205,193      L1-dcache-load-misses     #    7.22% of all L1-dcache accesses  (46.43%)
    12.530985767             27,502      L2-loads                                                      (44.33%)
    12.530985767              9,036      L2-load-misses            #   29.58% of all LL-cache accesses  (44.33%)
    12.530985767             33,587      LLC-loads                                                     (44.33%)
    12.530985767              8,803      LLC-load-misses           #   28.82% of all LL-cache accesses  (37.68%)
    12.581320855        172,007,751      mem_inst_retired.any                                          (42.26%)
    12.581320855            154,319      branch-misses                                                 (34.32%)
    12.581320855        367,979,677      instructions              #    2.82  insn per cycle           (42.27%)
    12.581320855        130,399,237      cycles                                                        (39.73%)
    12.581320855             11,114      L1-icache-load-misses                                         (39.73%)
    12.581320855        136,667,646      L1-dcache-loads                                               (39.73%)
    12.581320855          7,580,335      L1-dcache-load-misses     #    5.55% of all L1-dcache accesses  (39.73%)
    12.581320855             54,946      L2-loads                                                      (33.89%)
    12.581320855             11,886      L2-load-misses            #   21.92% of all LL-cache accesses  (41.83%)
    12.581320855             53,513      LLC-loads                                                     (44.37%)
    12.581320855              9,393      LLC-load-misses           #   17.32% of all LL-cache accesses  (44.37%)
#           time             counts unit events
    12.631588356        156,019,777      mem_inst_retired.any                                          (44.30%)
    12.631588356            293,914      branch-misses                                                 (44.30%)
    12.631588356        325,051,774      instructions              #    2.50  insn per cycle           (52.26%)
    12.631588356        130,216,339      cycles                                                        (46.84%)
    12.631588356             10,747      L1-icache-load-misses                                         (39.78%)
    12.631588356        120,663,707      L1-dcache-loads                                               (39.78%)
    12.631588356          4,877,424      L1-dcache-load-misses     #    4.04% of all L1-dcache accesses  (39.79%)
    12.631588356             65,899      L2-loads                                                      (31.83%)
    12.631588356              9,698      L2-load-misses            #   15.11% of all LL-cache accesses  (31.83%)
    12.631588356             62,493      LLC-loads                                                     (37.24%)
    12.631588356              8,830      LLC-load-misses           #   13.75% of all LL-cache accesses  (44.30%)
    12.681879084        156,466,718      mem_inst_retired.any                                          (40.69%)
    12.681879084            299,339      branch-misses                                                 (44.33%)
    12.681879084        325,628,174      instructions              #    2.50  insn per cycle           (52.27%)
    12.681879084        130,231,667      cycles                                                        (52.27%)
    12.681879084             12,227      L1-icache-load-misses                                         (51.37%)
    12.681879084        120,469,218      L1-dcache-loads                                               (43.42%)
    12.681879084          4,936,164      L1-dcache-load-misses     #    4.10% of all L1-dcache accesses  (39.76%)
    12.681879084             83,845      L2-loads                                                      (31.82%)
    12.681879084             10,170      L2-load-misses            #   12.96% of all LL-cache accesses  (31.82%)
    12.681879084             73,126      LLC-loads                                                     (31.82%)
    12.681879084              9,375      LLC-load-misses           #   11.94% of all LL-cache accesses  (32.71%)
    12.732162266        155,877,045      mem_inst_retired.any                                          (31.82%)
    12.732162266            300,874      branch-misses                                                 (36.13%)
    12.732162266        324,913,275      instructions              #    2.49  insn per cycle           (52.04%)
    12.732162266        130,240,364      cycles                                                        (52.27%)
    12.732162266             11,058      L1-icache-load-misses                                         (52.27%)
    12.732162266        121,005,787      L1-dcache-loads                                               (52.27%)
    12.732162266          4,699,362      L1-dcache-load-misses     #    3.88% of all L1-dcache accesses  (47.97%)
    12.732162266             65,988      L2-loads                                                      (31.82%)
    12.732162266              8,453      L2-load-misses            #   12.69% of all LL-cache accesses  (31.82%)
    12.732162266             67,231      LLC-loads                                                     (31.82%)
    12.732162266              8,827      LLC-load-misses           #   13.25% of all LL-cache accesses  (31.82%)
    12.782441850        156,791,438      mem_inst_retired.any                                          (31.82%)
    12.782441850            285,836      branch-misses                                                 (31.82%)
    12.782441850        326,253,148      instructions              #    2.50  insn per cycle           (39.77%)
    12.782441850        130,266,136      cycles                                                        (47.50%)
    12.782441850             10,369      L1-icache-load-misses                                         (52.27%)
    12.782441850        120,770,610      L1-dcache-loads                                               (52.27%)
    12.782441850          4,566,747      L1-dcache-load-misses     #    3.78% of all L1-dcache accesses  (52.27%)
    12.782441850             67,562      L2-loads                                                      (36.60%)
    12.782441850             11,093      L2-load-misses            #   16.26% of all LL-cache accesses  (31.82%)
    12.782441850             68,862      LLC-loads                                                     (31.82%)
    12.782441850             10,169      LLC-load-misses           #   14.91% of all LL-cache accesses  (31.82%)
    12.832729053        156,273,356      mem_inst_retired.any                                          (31.82%)
    12.832729053            301,867      branch-misses                                                 (31.82%)
    12.832729053        324,842,697      instructions              #    2.49  insn per cycle           (39.77%)
    12.832729053        130,259,561      cycles                                                        (39.77%)
    12.832729053             11,451      L1-icache-load-misses                                         (42.96%)
    12.832729053        120,865,562      L1-dcache-loads                                               (50.91%)
    12.832729053          4,888,777      L1-dcache-load-misses     #    4.04% of all L1-dcache accesses  (52.27%)
    12.832729053             63,837      L2-loads                                                      (44.32%)
    12.832729053              9,553      L2-load-misses            #   14.72% of all LL-cache accesses  (41.15%)
    12.832729053             65,979      LLC-loads                                                     (33.20%)
    12.832729053              9,315      LLC-load-misses           #   14.35% of all LL-cache accesses  (31.82%)
    12.883021842        156,472,925      mem_inst_retired.any                                          (31.81%)
    12.883021842            295,559      branch-misses                                                 (31.81%)
    12.883021842        325,216,850      instructions              #    2.50  insn per cycle           (39.77%)
    12.883021842        130,276,845      cycles                                                        (39.77%)
    12.883021842              9,945      L1-icache-load-misses                                         (39.77%)
    12.883021842        121,052,992      L1-dcache-loads                                               (39.77%)
    12.883021842          4,847,873      L1-dcache-load-misses     #    4.00% of all L1-dcache accesses  (46.36%)
    12.883021842             60,446      L2-loads                                                      (44.32%)
    12.883021842              8,201      L2-load-misses            #   13.58% of all LL-cache accesses  (44.32%)
    12.883021842             60,314      LLC-loads                                                     (44.32%)
    12.883021842              9,007      LLC-load-misses           #   14.92% of all LL-cache accesses  (37.75%)
    12.933295705        148,523,218      mem_inst_retired.any                                          (42.27%)
    12.933295705            168,371      branch-misses                                                 (34.32%)
    12.933295705        322,020,110      instructions              #    2.47  insn per cycle           (42.28%)
    12.933295705        130,186,796      cycles                                                        (39.78%)
    12.933295705             26,365      L1-icache-load-misses                                         (39.78%)
    12.933295705        119,429,477      L1-dcache-loads                                               (39.77%)
    12.933295705          9,024,021      L1-dcache-load-misses     #    7.56% of all L1-dcache accesses  (39.77%)
    12.933295705             77,384      L2-loads                                                      (33.85%)
    12.933295705             10,930      L2-load-misses            #   14.06% of all LL-cache accesses  (41.80%)
    12.933295705             78,102      LLC-loads                                                     (44.31%)
    12.933295705             15,210      LLC-load-misses           #   19.56% of all LL-cache accesses  (44.32%)
    12.983691140        173,568,067      mem_inst_retired.any                                          (44.44%)
    12.983691140            114,739      branch-misses                                                 (44.44%)
    12.983691140        346,539,430      instructions              #    2.66  insn per cycle           (52.37%)
    12.983691140        130,464,435      cycles                                                        (46.93%)
    12.983691140             16,669      L1-icache-load-misses                                         (39.68%)
    12.983691140        141,245,246      L1-dcache-loads                                               (39.69%)
    12.983691140         11,144,176      L1-dcache-load-misses     #    7.89% of all L1-dcache accesses  (39.69%)
    12.983691140             83,251      L2-loads                                                      (31.75%)
    12.983691140              7,268      L2-load-misses            #    8.89% of all LL-cache accesses  (31.75%)
    12.983691140             80,346      LLC-loads                                                     (37.18%)
    12.983691140              8,652      LLC-load-misses           #   10.58% of all LL-cache accesses  (44.44%)
    13.034024350        178,427,720      mem_inst_retired.any                                          (40.44%)
    13.034024350            113,436      branch-misses                                                 (44.36%)
    13.034024350        356,154,632      instructions              #    2.73  insn per cycle           (52.31%)
    13.034024350        130,357,288      cycles                                                        (52.31%)
    13.034024350             10,874      L1-icache-load-misses                                         (51.62%)
    13.034024350        142,162,614      L1-dcache-loads                                               (43.68%)
    13.034024350         10,936,785      L1-dcache-load-misses     #    7.69% of all L1-dcache accesses  (39.74%)
    13.034024350             35,883      L2-loads                                                      (31.79%)
    13.034024350              6,904      L2-load-misses            #   16.93% of all LL-cache accesses  (31.79%)
    13.034024350             45,661      LLC-loads                                                     (31.79%)
    13.034024350              6,683      LLC-load-misses           #   16.39% of all LL-cache accesses  (32.47%)
    13.084316195        177,745,596      mem_inst_retired.any                                          (31.81%)
    13.084316195            118,152      branch-misses                                                 (35.84%)
    13.084316195        353,738,655      instructions              #    2.72  insn per cycle           (51.74%)
    13.084316195        130,262,237      cycles                                                        (52.27%)
    13.084316195             11,045      L1-icache-load-misses                                         (52.27%)
    13.084316195        141,431,411      L1-dcache-loads                                               (52.27%)
    13.084316195         10,724,960      L1-dcache-load-misses     #    7.58% of all L1-dcache accesses  (48.27%)
    13.084316195             45,470      L2-loads                                                      (31.82%)
    13.084316195              7,052      L2-load-misses            #   18.09% of all LL-cache accesses  (31.82%)
    13.084316195             32,500      LLC-loads                                                     (31.82%)
    13.084316195              6,795      LLC-load-misses           #   17.43% of all LL-cache accesses  (31.82%)
    13.134590273        173,934,745      mem_inst_retired.any                                          (31.82%)
    13.134590273            168,887      branch-misses                                                 (31.82%)
    13.134590273        328,221,897      instructions              #    2.52  insn per cycle           (39.78%)
    13.134590273        130,254,466      cycles                                                        (47.20%)
    13.134590273             10,150      L1-icache-load-misses                                         (52.26%)
    13.134590273        128,054,436      L1-dcache-loads                                               (52.26%)
    13.134590273          8,605,894      L1-dcache-load-misses     #    6.72% of all L1-dcache accesses  (52.26%)
    13.134590273             38,980      L2-loads                                                      (36.90%)
    13.134590273              6,589      L2-load-misses            #   19.40% of all LL-cache accesses  (31.83%)
    13.134590273             28,935      LLC-loads                                                     (31.83%)
    13.134590273              8,395      LLC-load-misses           #   24.72% of all LL-cache accesses  (31.83%)
    13.184861189        167,661,786      mem_inst_retired.any                                          (31.83%)
    13.184861189            197,189      branch-misses                                                 (31.83%)
    13.184861189        318,496,066      instructions              #    2.45  insn per cycle           (39.78%)
    13.184861189        130,225,258      cycles                                                        (39.78%)
    13.184861189             10,056      L1-icache-load-misses                                         (42.68%)
    13.184861189        117,267,305      L1-dcache-loads                                               (50.64%)
    13.184861189          5,030,841      L1-dcache-load-misses     #    4.29% of all L1-dcache accesses  (52.25%)
    13.184861189             67,990      L2-loads                                                      (44.30%)
    13.184861189              6,779      L2-load-misses            #    9.49% of all LL-cache accesses  (41.42%)
    13.184861189             74,906      LLC-loads                                                     (33.46%)
    13.184861189              7,354      LLC-load-misses           #   10.29% of all LL-cache accesses  (31.83%)
    13.235145685        167,627,910      mem_inst_retired.any                                          (31.82%)
    13.235145685            201,162      branch-misses                                                 (31.82%)
    13.235145685        318,230,802      instructions              #    2.44  insn per cycle           (39.77%)
    13.235145685        130,267,577      cycles                                                        (39.77%)
    13.235145685             10,042      L1-icache-load-misses                                         (39.77%)
    13.235145685        117,668,329      L1-dcache-loads                                               (39.77%)
    13.235145685          5,201,219      L1-dcache-load-misses     #    4.42% of all L1-dcache accesses  (46.11%)
    13.235145685             63,874      L2-loads                                                      (44.32%)
    13.235145685              6,297      L2-load-misses            #    9.39% of all LL-cache accesses  (44.32%)
    13.235145685             70,230      LLC-loads                                                     (44.32%)
    13.235145685              7,013      LLC-load-misses           #   10.46% of all LL-cache accesses  (38.00%)
    13.285428558        167,181,825      mem_inst_retired.any                                          (42.52%)
    13.285428558            198,749      branch-misses                                                 (34.57%)
    13.285428558        317,231,084      instructions              #    2.44  insn per cycle           (42.53%)
    13.285428558        130,272,836      cycles                                                        (39.77%)
    13.285428558              9,818      L1-icache-load-misses                                         (39.77%)
    13.285428558        117,113,859      L1-dcache-loads                                               (39.77%)
    13.285428558          4,459,866      L1-dcache-load-misses     #    3.81% of all L1-dcache accesses  (39.77%)
    13.285428558             70,175      L2-loads                                                      (33.60%)
    13.285428558             13,779      L2-load-misses            #   20.55% of all LL-cache accesses  (41.55%)
    13.285428558             63,903      LLC-loads                                                     (44.32%)
    13.285428558             13,081      LLC-load-misses           #   19.51% of all LL-cache accesses  (44.32%)
    13.335731165        167,843,679      mem_inst_retired.any                                          (44.35%)
    13.335731165            198,307      branch-misses                                                 (44.35%)
    13.335731165        318,364,912      instructions              #    2.44  insn per cycle           (52.31%)
    13.335731165        130,245,361      cycles                                                        (47.11%)
    13.335731165             11,327      L1-icache-load-misses                                         (39.77%)
    13.335731165        117,573,693      L1-dcache-loads                                               (39.74%)
    13.335731165          4,604,805      L1-dcache-load-misses     #    3.92% of all L1-dcache accesses  (39.74%)
    13.335731165             64,388      L2-loads                                                      (31.78%)
    13.335731165             10,904      L2-load-misses            #   16.22% of all LL-cache accesses  (31.78%)
    13.335731165             70,029      LLC-loads                                                     (37.00%)
    13.335731165             10,603      LLC-load-misses           #   15.78% of all LL-cache accesses  (44.35%)
    13.386064458        167,907,584      mem_inst_retired.any                                          (40.36%)
    13.386064458            202,491      branch-misses                                                 (44.37%)
    13.386064458        318,151,451      instructions              #    2.44  insn per cycle           (52.31%)
    13.386064458        130,376,830      cycles                                                        (52.31%)
    13.386064458             11,668      L1-icache-load-misses                                         (51.70%)
    13.386064458        117,436,273      L1-dcache-loads                                               (43.76%)
    13.386064458          5,137,983      L1-dcache-load-misses     #    4.38% of all L1-dcache accesses  (39.74%)
    13.386064458             62,604      L2-loads                                                      (31.79%)
    13.386064458             11,188      L2-load-misses            #   17.58% of all LL-cache accesses  (31.79%)
    13.386064458             64,679      LLC-loads                                                     (31.79%)
    13.386064458             10,425      LLC-load-misses           #   16.38% of all LL-cache accesses  (32.39%)
    13.436337276        167,835,030      mem_inst_retired.any                                          (31.83%)
    13.436337276            195,852      branch-misses                                                 (35.77%)
    13.436337276        318,885,957      instructions              #    2.45  insn per cycle           (51.68%)
    13.436337276        130,217,031      cycles                                                        (52.26%)
    13.436337276              9,845      L1-icache-load-misses                                         (52.26%)
    13.436337276        117,757,922      L1-dcache-loads                                               (52.26%)
    13.436337276          4,623,402      L1-dcache-load-misses     #    3.93% of all L1-dcache accesses  (48.33%)
    13.436337276             61,409      L2-loads                                                      (31.83%)
    13.436337276              6,877      L2-load-misses            #   12.07% of all LL-cache accesses  (31.83%)
    13.436337276             52,537      LLC-loads                                                     (31.83%)
    13.436337276              6,732      LLC-load-misses           #   11.82% of all LL-cache accesses  (31.83%)
    13.486613762        168,064,594      mem_inst_retired.any                                          (31.82%)
    13.486613762            203,217      branch-misses                                                 (31.82%)
    13.486613762        318,761,848      instructions              #    2.45  insn per cycle           (39.78%)
    13.486613762        130,262,377      cycles                                                        (47.16%)
    13.486613762              9,804      L1-icache-load-misses                                         (52.26%)
    13.486613762        117,529,467      L1-dcache-loads                                               (52.26%)
    13.486613762          5,039,961      L1-dcache-load-misses     #    4.29% of all L1-dcache accesses  (52.26%)
    13.486613762             62,293      L2-loads                                                      (36.94%)
    13.486613762              7,236      L2-load-misses            #   11.67% of all LL-cache accesses  (31.82%)
    13.486613762             61,705      LLC-loads                                                     (31.82%)
    13.486613762              6,105      LLC-load-misses           #    9.85% of all LL-cache accesses  (31.82%)
    13.536885264        168,264,735      mem_inst_retired.any                                          (31.83%)
    13.536885264            199,123      branch-misses                                                 (31.83%)
    13.536885264        319,066,134      instructions              #    2.45  insn per cycle           (39.78%)
    13.536885264        130,229,265      cycles                                                        (39.78%)
    13.536885264             10,681      L1-icache-load-misses                                         (42.63%)
    13.536885264        117,723,306      L1-dcache-loads                                               (50.59%)
    13.536885264          5,036,385      L1-dcache-load-misses     #    4.28% of all L1-dcache accesses  (52.26%)
    13.536885264             53,501      L2-loads                                                      (44.30%)
    13.536885264              9,465      L2-load-misses            #   17.51% of all LL-cache accesses  (41.47%)
    13.536885264             54,597      LLC-loads                                                     (33.51%)
    13.536885264              7,876      LLC-load-misses           #   14.57% of all LL-cache accesses  (31.83%)
    13.587168610        167,790,303      mem_inst_retired.any                                          (31.82%)
    13.587168610            198,113      branch-misses                                                 (31.82%)
    13.587168610        318,666,101      instructions              #    2.45  insn per cycle           (39.77%)
    13.587168610        130,261,244      cycles                                                        (39.77%)
    13.587168610              9,627      L1-icache-load-misses                                         (39.77%)
    13.587168610        117,871,730      L1-dcache-loads                                               (39.77%)
    13.587168610          5,162,372      L1-dcache-load-misses     #    4.38% of all L1-dcache accesses  (46.06%)
    13.587168610             53,201      L2-loads                                                      (44.31%)
    13.587168610              7,038      L2-load-misses            #   13.11% of all LL-cache accesses  (44.32%)
    13.587168610             54,138      LLC-loads                                                     (44.32%)
    13.587168610              7,149      LLC-load-misses           #   13.32% of all LL-cache accesses  (38.05%)
    13.637444572        151,483,285      mem_inst_retired.any                                          (42.54%)
    13.637444572            175,682      branch-misses                                                 (34.62%)
    13.637444572        310,199,416      instructions              #    2.38  insn per cycle           (42.58%)
    13.637444572        130,202,512      cycles                                                        (39.79%)
    13.637444572             13,654      L1-icache-load-misses                                         (39.79%)
    13.637444572        116,766,128      L1-dcache-loads                                               (39.79%)
    13.637444572          9,351,942      L1-dcache-load-misses     #    8.01% of all L1-dcache accesses  (39.78%)
    13.637444572             76,873      L2-loads                                                      (33.57%)
    13.637444572             10,036      L2-load-misses            #   12.11% of all LL-cache accesses  (41.49%)
    13.637444572             88,846      LLC-loads                                                     (44.30%)
    13.637444572              8,526      LLC-load-misses           #   10.29% of all LL-cache accesses  (44.30%)
    13.687880985        135,386,003      mem_inst_retired.any                                          (36.18%)
    13.687880985            125,521      branch-misses                                                 (36.43%)
    13.687880985        305,992,787      instructions              #    2.38  insn per cycle           (52.10%)
    13.687880985        128,392,818      cycles                                                        (54.88%)
    13.687880985             55,671      L1-icache-load-misses                                         (47.32%)
    13.687880985        135,530,423      L1-dcache-loads                                               (47.74%)
    13.687880985          9,947,953      L1-dcache-load-misses     #    7.34% of all L1-dcache accesses  (47.80%)
    13.687880985             38,065      L2-loads                                                      (32.18%)
    13.687880985              8,374      L2-load-misses            #   19.94% of all LL-cache accesses  (31.87%)
    13.687880985             45,947      LLC-loads                                                     (29.04%)
    13.687880985              9,819      LLC-load-misses           #   23.38% of all LL-cache accesses  (36.59%)
    13.738306976        169,345,950      mem_inst_retired.any                                          (44.47%)
    13.738306976            156,515      branch-misses                                                 (44.14%)
    13.738306976        359,917,269      instructions              #    2.76  insn per cycle           (52.07%)
    13.738306976        130,562,179      cycles                                                        (44.16%)
    13.738306976             17,352      L1-icache-load-misses                                         (39.67%)
    13.738306976        138,731,118      L1-dcache-loads                                               (39.66%)
    13.738306976         10,101,174      L1-dcache-load-misses     #    7.28% of all L1-dcache accesses  (39.67%)
    13.738306976             36,559      L2-loads                                                      (31.74%)
    13.738306976              8,117      L2-load-misses            #   19.30% of all LL-cache accesses  (32.04%)
    13.738306976             47,572      LLC-loads                                                     (39.96%)
    13.738306976              8,524      LLC-load-misses           #   20.26% of all LL-cache accesses  (44.46%)
    13.788702891        166,267,616      mem_inst_retired.any                                          (43.14%)
    13.788702891            191,137      branch-misses                                                 (44.44%)
    13.788702891        352,307,000      instructions              #    2.70  insn per cycle           (52.37%)
    13.788702891        130,507,291      cycles                                                        (52.37%)
    13.788702891             17,515      L1-icache-load-misses                                         (48.94%)
    13.788702891        138,038,235      L1-dcache-loads                                               (41.00%)
    13.788702891         10,102,853      L1-dcache-load-misses     #    7.32% of all L1-dcache accesses  (39.69%)
    13.788702891             34,626      L2-loads                                                      (31.75%)
    13.788702891              8,557      L2-load-misses            #   25.69% of all LL-cache accesses  (31.75%)
    13.788702891             31,990      LLC-loads                                                     (31.75%)
    13.788702891              9,830      LLC-load-misses           #   29.51% of all LL-cache accesses  (35.18%)
    13.839100611        158,462,930      mem_inst_retired.any                                          (31.75%)
    13.839100611            286,304      branch-misses                                                 (38.38%)
    13.839100611        330,344,353      instructions              #    2.53  insn per cycle           (52.38%)
    13.839100611        130,544,840      cycles                                                        (52.38%)
    13.839100611             21,436      L1-icache-load-misses                                         (52.38%)
    13.839100611        121,269,604      L1-dcache-loads                                               (52.38%)
    13.839100611          4,835,104      L1-dcache-load-misses     #    3.99% of all L1-dcache accesses  (45.76%)
    13.839100611             66,657      L2-loads                                                      (31.75%)
    13.839100611              9,594      L2-load-misses            #   14.57% of all LL-cache accesses  (31.75%)
    13.839100611             65,018      LLC-loads                                                     (31.75%)
    13.839100611             10,189      LLC-load-misses           #   15.48% of all LL-cache accesses  (31.75%)
#           time             counts unit events
    13.889510701        157,496,705      mem_inst_retired.any                                          (31.74%)
    13.889510701            292,511      branch-misses                                                 (31.74%)
    13.889510701        328,619,377      instructions              #    2.52  insn per cycle           (41.55%)
    13.889510701        130,565,827      cycles                                                        (49.48%)
    13.889510701             22,764      L1-icache-load-misses                                         (52.39%)
    13.889510701        121,487,882      L1-dcache-loads                                               (52.39%)
    13.889510701          4,715,966      L1-dcache-load-misses     #    3.88% of all L1-dcache accesses  (52.39%)
    13.889510701             64,280      L2-loads                                                      (34.66%)
    13.889510701              7,708      L2-load-misses            #   12.38% of all LL-cache accesses  (31.74%)
    13.889510701             60,222      LLC-loads                                                     (31.74%)
    13.889510701              9,740      LLC-load-misses           #   15.65% of all LL-cache accesses  (31.74%)
    13.939903714        159,724,428      mem_inst_retired.any                                          (31.76%)
    13.939903714            280,123      branch-misses                                                 (31.75%)
    13.939903714        333,923,740      instructions              #    2.56  insn per cycle           (39.69%)
    13.939903714        130,507,908      cycles                                                        (39.69%)
    13.939903714             26,974      L1-icache-load-misses                                         (44.71%)
    13.939903714        121,158,421      L1-dcache-loads                                               (52.37%)
    13.939903714          4,513,319      L1-dcache-load-misses     #    3.73% of all L1-dcache accesses  (52.37%)
    13.939903714             71,349      L2-loads                                                      (44.43%)
    13.939903714              8,486      L2-load-misses            #   13.17% of all LL-cache accesses  (39.43%)
    13.939903714             57,483      LLC-loads                                                     (31.76%)
    13.939903714              8,527      LLC-load-misses           #   13.24% of all LL-cache accesses  (31.76%)
    13.990292910        157,589,510      mem_inst_retired.any                                          (31.75%)
    13.990292910            288,218      branch-misses                                                 (31.75%)
    13.990292910        330,821,425      instructions              #    2.53  insn per cycle           (39.69%)
    13.990292910        130,512,531      cycles                                                        (39.69%)
    13.990292910             15,279      L1-icache-load-misses                                         (39.69%)
    13.990292910        121,700,198      L1-dcache-loads                                               (39.97%)
    13.990292910          4,546,578      L1-dcache-load-misses     #    3.74% of all L1-dcache accesses  (47.91%)
    13.990292910             63,400      L2-loads                                                      (44.43%)
    13.990292910              8,436      L2-load-misses            #   13.15% of all LL-cache accesses  (44.43%)
    13.990292910             64,871      LLC-loads                                                     (44.16%)
    13.990292910             10,723      LLC-load-misses           #   16.72% of all LL-cache accesses  (36.23%)
    14.040686777        157,935,535      mem_inst_retired.any                                          (40.95%)
    14.040686777            288,425      branch-misses                                                 (33.02%)
    14.040686777        331,001,523      instructions              #    2.54  insn per cycle           (40.96%)
    14.040686777        130,534,657      cycles                                                        (39.68%)
    14.040686777             17,407      L1-icache-load-misses                                         (39.68%)
    14.040686777        121,985,146      L1-dcache-loads                                               (39.68%)
    14.040686777          4,742,071      L1-dcache-load-misses     #    3.89% of all L1-dcache accesses  (39.69%)
    14.040686777             64,746      L2-loads                                                      (35.23%)
    14.040686777              7,699      L2-load-misses            #   12.02% of all LL-cache accesses  (43.16%)
    14.040686777             63,410      LLC-loads                                                     (44.44%)
    14.040686777              8,202      LLC-load-misses           #   12.80% of all LL-cache accesses  (44.44%)
    14.091073717        157,228,371      mem_inst_retired.any                                          (44.43%)
    14.091073717            286,293      branch-misses                                                 (44.43%)
    14.091073717        330,586,309      instructions              #    2.53  insn per cycle           (52.37%)
    14.091073717        130,507,575      cycles                                                        (45.70%)
    14.091073717             19,215      L1-icache-load-misses                                         (39.69%)
    14.091073717        122,332,161      L1-dcache-loads                                               (39.69%)
    14.091073717          4,666,478      L1-dcache-load-misses     #    3.81% of all L1-dcache accesses  (39.69%)
    14.091073717             56,379      L2-loads                                                      (31.75%)
    14.091073717              8,068      L2-load-misses            #   13.54% of all LL-cache accesses  (31.75%)
    14.091073717             62,790      LLC-loads                                                     (38.41%)
    14.091073717              8,827      LLC-load-misses           #   14.81% of all LL-cache accesses  (44.43%)
    14.141454918        148,688,624      mem_inst_retired.any                                          (41.63%)
    14.141454918            164,314      branch-misses                                                 (44.42%)
    14.141454918        328,199,710      instructions              #    2.52  insn per cycle           (52.36%)
    14.141454918        130,477,431      cycles                                                        (52.36%)
    14.141454918             14,523      L1-icache-load-misses                                         (50.44%)
    14.141454918        120,714,992      L1-dcache-loads                                               (42.51%)
    14.141454918          5,178,045      L1-dcache-load-misses     #    4.29% of all L1-dcache accesses  (39.69%)
    14.141454918             76,599      L2-loads                                                      (31.76%)
    14.141454918             14,898      L2-load-misses            #   22.12% of all LL-cache accesses  (31.76%)
    14.141454918             58,119      LLC-loads                                                     (31.75%)
    14.141454918             15,094      LLC-load-misses           #   22.41% of all LL-cache accesses  (33.67%)
    14.191904490        173,579,073      mem_inst_retired.any                                          (31.75%)
    14.191904490             90,247      branch-misses                                                 (36.89%)
    14.191904490        326,156,833      instructions              #    2.50  insn per cycle           (52.48%)
    14.191904490        130,462,345      cycles                                                        (52.48%)
    14.191904490             37,850      L1-icache-load-misses                                         (52.48%)
    14.191904490        120,232,726      L1-dcache-loads                                               (52.48%)
    14.191904490          6,386,799      L1-dcache-load-misses     #    5.31% of all L1-dcache accesses  (47.33%)
    14.191904490             59,985      L2-loads                                                      (31.64%)
    14.191904490             11,394      L2-load-misses            #   21.31% of all LL-cache accesses  (31.65%)
    14.191904490             46,973      LLC-loads                                                     (31.64%)
    14.191904490              8,964      LLC-load-misses           #   16.76% of all LL-cache accesses  (31.68%)
    14.242214932        185,922,429      mem_inst_retired.any                                          (31.81%)
    14.242214932            100,137      branch-misses                                                 (31.80%)
    14.242214932        359,963,058      instructions              #    2.76  insn per cycle           (40.03%)
    14.242214932        130,302,465      cycles                                                        (47.98%)
    14.242214932             11,739      L1-icache-load-misses                                         (52.29%)
    14.242214932        147,901,317      L1-dcache-loads                                               (52.29%)
    14.242214932          7,246,829      L1-dcache-load-misses     #    4.90% of all L1-dcache accesses  (52.29%)
    14.242214932             40,806      L2-loads                                                      (36.13%)
    14.242214932              6,734      L2-load-misses            #   16.78% of all LL-cache accesses  (31.80%)
    14.242214932             39,456      LLC-loads                                                     (31.80%)
    14.242214932              6,709      LLC-load-misses           #   16.72% of all LL-cache accesses  (31.81%)
    14.292493857        185,935,041      mem_inst_retired.any                                          (31.82%)
    14.292493857             98,188      branch-misses                                                 (31.82%)
    14.292493857        361,028,631      instructions              #    2.77  insn per cycle           (39.78%)
    14.292493857        130,239,615      cycles                                                        (39.78%)
    14.292493857             10,438      L1-icache-load-misses                                         (43.42%)
    14.292493857        148,897,877      L1-dcache-loads                                               (51.37%)
    14.292493857          7,255,456      L1-dcache-load-misses     #    4.87% of all L1-dcache accesses  (52.26%)
    14.292493857             27,242      L2-loads                                                      (44.31%)
    14.292493857              6,430      L2-load-misses            #   22.76% of all LL-cache accesses  (40.68%)
    14.292493857             29,267      LLC-loads                                                     (32.73%)
    14.292493857              6,479      LLC-load-misses           #   22.93% of all LL-cache accesses  (31.83%)
    14.342767633        183,164,602      mem_inst_retired.any                                          (31.82%)
    14.342767633             97,173      branch-misses                                                 (31.82%)
    14.342767633        355,402,252      instructions              #    2.73  insn per cycle           (39.78%)
    14.342767633        130,241,119      cycles                                                        (39.78%)
    14.342767633             12,468      L1-icache-load-misses                                         (39.78%)
    14.342767633        146,317,881      L1-dcache-loads                                               (39.78%)
    14.342767633          7,123,255      L1-dcache-load-misses     #    4.87% of all L1-dcache accesses  (46.85%)
    14.342767633             22,977      L2-loads                                                      (44.31%)
    14.342767633              6,071      L2-load-misses            #   26.13% of all LL-cache accesses  (44.31%)
    14.342767633             23,492      LLC-loads                                                     (44.31%)
    14.342767633              6,092      LLC-load-misses           #   26.22% of all LL-cache accesses  (37.26%)
    14.393056723        182,937,715      mem_inst_retired.any                                          (41.77%)
    14.393056723            127,128      branch-misses                                                 (33.82%)
    14.393056723        351,579,697      instructions              #    2.70  insn per cycle           (41.78%)
    14.393056723        130,276,914      cycles                                                        (39.77%)
    14.393056723             10,717      L1-icache-load-misses                                         (39.77%)
    14.393056723        135,802,551      L1-dcache-loads                                               (39.77%)
    14.393056723          4,017,323      L1-dcache-load-misses     #    2.96% of all L1-dcache accesses  (39.77%)
    14.393056723             46,671      L2-loads                                                      (34.35%)
    14.393056723              7,380      L2-load-misses            #   16.39% of all LL-cache accesses  (42.30%)
    14.393056723             43,382      LLC-loads                                                     (44.32%)
    14.393056723              6,613      LLC-load-misses           #   14.69% of all LL-cache accesses  (44.32%)
    14.443345460        181,797,043      mem_inst_retired.any                                          (44.28%)
    14.443345460            240,512      branch-misses                                                 (44.28%)
    14.443345460        343,030,308      instructions              #    2.64  insn per cycle           (52.24%)
    14.443345460        130,174,603      cycles                                                        (46.37%)
    14.443345460              9,661      L1-icache-load-misses                                         (39.80%)
    14.443345460        135,092,239      L1-dcache-loads                                               (39.80%)
    14.443345460          4,018,253      L1-dcache-load-misses     #    2.97% of all L1-dcache accesses  (39.80%)
    14.443345460             50,949      L2-loads                                                      (31.84%)
    14.443345460              8,938      L2-load-misses            #   17.48% of all LL-cache accesses  (31.84%)
    14.443345460             51,298      LLC-loads                                                     (37.70%)
    14.443345460              8,789      LLC-load-misses           #   17.19% of all LL-cache accesses  (44.28%)
    14.493625296        182,566,943      mem_inst_retired.any                                          (41.18%)
    14.493625296            244,327      branch-misses                                                 (44.31%)
    14.493625296        343,745,969      instructions              #    2.64  insn per cycle           (52.27%)
    14.493625296        130,245,527      cycles                                                        (52.26%)
    14.493625296              8,894      L1-icache-load-misses                                         (50.88%)
    14.493625296        135,346,347      L1-dcache-loads                                               (42.93%)
    14.493625296          4,082,102      L1-dcache-load-misses     #    3.02% of all L1-dcache accesses  (39.78%)
    14.493625296             61,885      L2-loads                                                      (31.82%)
    14.493625296              9,914      L2-load-misses            #   15.54% of all LL-cache accesses  (31.82%)
    14.493625296             65,706      LLC-loads                                                     (31.82%)
    14.493625296              8,386      LLC-load-misses           #   13.15% of all LL-cache accesses  (33.20%)
    14.543907834        183,261,414      mem_inst_retired.any                                          (31.82%)
    14.543907834            238,507      branch-misses                                                 (36.64%)
    14.543907834        345,571,261      instructions              #    2.65  insn per cycle           (52.27%)
    14.543907834        130,265,580      cycles                                                        (52.27%)
    14.543907834             10,069      L1-icache-load-misses                                         (52.27%)
    14.543907834        136,481,799      L1-dcache-loads                                               (52.27%)
    14.543907834          3,620,808      L1-dcache-load-misses     #    2.65% of all L1-dcache accesses  (47.47%)
    14.543907834             45,911      L2-loads                                                      (31.82%)
    14.543907834              7,010      L2-load-misses            #   15.00% of all LL-cache accesses  (31.82%)
    14.543907834             47,577      LLC-loads                                                     (31.82%)
    14.543907834              6,998      LLC-load-misses           #   14.97% of all LL-cache accesses  (31.82%)
    14.594182808        184,950,565      mem_inst_retired.any                                          (31.83%)
    14.594182808            249,162      branch-misses                                                 (31.83%)
    14.594182808        348,962,555      instructions              #    2.68  insn per cycle           (40.06%)
    14.594182808        130,229,804      cycles                                                        (48.01%)
    14.594182808              8,756      L1-icache-load-misses                                         (52.26%)
    14.594182808        137,712,475      L1-dcache-loads                                               (52.26%)
    14.594182808          3,929,958      L1-dcache-load-misses     #    2.85% of all L1-dcache accesses  (52.26%)
    14.594182808             51,284      L2-loads                                                      (36.09%)
    14.594182808              8,077      L2-load-misses            #   15.90% of all LL-cache accesses  (31.83%)
    14.594182808             50,283      LLC-loads                                                     (31.83%)
    14.594182808             10,318      LLC-load-misses           #   20.32% of all LL-cache accesses  (31.83%)
    14.644450763        185,550,238      mem_inst_retired.any                                          (31.83%)
    14.644450763            236,260      branch-misses                                                 (31.82%)
    14.644450763        349,156,444      instructions              #    2.68  insn per cycle           (39.78%)
    14.644450763        130,181,419      cycles                                                        (39.78%)
    14.644450763             11,284      L1-icache-load-misses                                         (43.48%)
    14.644450763        137,476,307      L1-dcache-loads                                               (51.44%)
    14.644450763          3,844,395      L1-dcache-load-misses     #    2.80% of all L1-dcache accesses  (52.26%)
    14.644450763             50,043      L2-loads                                                      (44.31%)
    14.644450763              7,167      L2-load-misses            #   14.09% of all LL-cache accesses  (40.61%)
    14.644450763             51,676      LLC-loads                                                     (32.66%)
    14.644450763              7,507      LLC-load-misses           #   14.76% of all LL-cache accesses  (31.83%)
    14.694727877        185,351,355      mem_inst_retired.any                                          (31.82%)
    14.694727877            251,219      branch-misses                                                 (31.82%)
    14.694727877        350,012,637      instructions              #    2.69  insn per cycle           (39.78%)
    14.694727877        130,248,920      cycles                                                        (39.78%)
    14.694727877              8,874      L1-icache-load-misses                                         (39.78%)
    14.694727877        138,007,281      L1-dcache-loads                                               (39.78%)
    14.694727877          4,071,125      L1-dcache-load-misses     #    2.95% of all L1-dcache accesses  (46.93%)
    14.694727877             49,279      L2-loads                                                      (44.31%)
    14.694727877              7,571      L2-load-misses            #   15.52% of all LL-cache accesses  (44.31%)
    14.694727877             48,280      LLC-loads                                                     (44.31%)
    14.694727877              7,222      LLC-load-misses           #   14.81% of all LL-cache accesses  (37.18%)
    14.745040088        185,089,150      mem_inst_retired.any                                          (41.72%)
    14.745040088            246,363      branch-misses                                                 (33.78%)
    14.745040088        350,047,939      instructions              #    2.69  insn per cycle           (41.73%)
    14.745040088        130,351,177      cycles                                                        (39.75%)
    14.745040088              8,994      L1-icache-load-misses                                         (39.75%)
    14.745040088        137,123,488      L1-dcache-loads                                               (39.75%)
    14.745040088          4,021,006      L1-dcache-load-misses     #    2.93% of all L1-dcache accesses  (39.75%)
    14.745040088             46,325      L2-loads                                                      (34.41%)
    14.745040088              7,098      L2-load-misses            #   15.26% of all LL-cache accesses  (42.36%)
    14.745040088             46,729      LLC-loads                                                     (44.35%)
    14.745040088              7,093      LLC-load-misses           #   15.24% of all LL-cache accesses  (44.35%)
    14.795322684        157,254,211      mem_inst_retired.any                                          (44.32%)
    14.795322684            173,961      branch-misses                                                 (44.32%)
    14.795322684        309,222,565      instructions              #    2.37  insn per cycle           (52.28%)
    14.795322684        130,217,191      cycles                                                        (46.31%)
    14.795322684             14,796      L1-icache-load-misses                                         (39.77%)
    14.795322684        127,876,235      L1-dcache-loads                                               (39.77%)
    14.795322684          7,134,017      L1-dcache-load-misses     #    5.58% of all L1-dcache accesses  (39.77%)
    14.795322684             54,856      L2-loads                                                      (31.82%)
    14.795322684              7,980      L2-load-misses            #   12.43% of all LL-cache accesses  (31.81%)
    14.795322684             73,517      LLC-loads                                                     (37.77%)
    14.795322684              9,574      LLC-load-misses           #   14.92% of all LL-cache accesses  (44.32%)
    14.845623478        171,409,039      mem_inst_retired.any                                          (41.20%)
    14.845623478             71,001      branch-misses                                                 (44.33%)
    14.845623478        306,102,830      instructions              #    2.35  insn per cycle           (52.28%)
    14.845623478        130,135,207      cycles                                                        (52.27%)
    14.845623478             41,285      L1-icache-load-misses                                         (50.86%)
    14.845623478        122,178,596      L1-dcache-loads                                               (42.91%)
    14.845623478          7,456,577      L1-dcache-load-misses     #    6.10% of all L1-dcache accesses  (39.76%)
    14.845623478             34,810      L2-loads                                                      (31.81%)
    14.845623478              5,833      L2-load-misses            #   17.85% of all LL-cache accesses  (31.82%)
    14.845623478             30,556      LLC-loads                                                     (31.82%)
    14.845623478              5,405      LLC-load-misses           #   16.54% of all LL-cache accesses  (33.22%)
    14.895930869        190,534,862      mem_inst_retired.any                                          (31.81%)
    14.895930869             79,984      branch-misses                                                 (36.62%)
    14.895930869        364,535,099      instructions              #    2.80  insn per cycle           (52.29%)
    14.895930869        130,314,301      cycles                                                        (52.29%)
    14.895930869             13,585      L1-icache-load-misses                                         (52.29%)
    14.895930869        138,999,279      L1-dcache-loads                                               (52.29%)
    14.895930869          7,636,733      L1-dcache-load-misses     #    5.49% of all L1-dcache accesses  (47.50%)
    14.895930869             63,735      L2-loads                                                      (31.81%)
    14.895930869              5,307      L2-load-misses            #    8.68% of all LL-cache accesses  (31.81%)
    14.895930869             58,544      LLC-loads                                                     (31.81%)
    14.895930869              4,911      LLC-load-misses           #    8.03% of all LL-cache accesses  (31.81%)
    14.946205471        189,808,556      mem_inst_retired.any                                          (31.82%)
    14.946205471             81,599      branch-misses                                                 (31.82%)
    14.946205471        364,149,238      instructions              #    2.80  insn per cycle           (40.01%)
    14.946205471        130,192,247      cycles                                                        (47.96%)
    14.946205471             11,300      L1-icache-load-misses                                         (52.26%)
    14.946205471        137,010,600      L1-dcache-loads                                               (52.26%)
    14.946205471          7,725,595      L1-dcache-load-misses     #    5.64% of all L1-dcache accesses  (52.26%)
    14.946205471             27,749      L2-loads                                                      (36.14%)
    14.946205471              4,728      L2-load-misses            #   18.08% of all LL-cache accesses  (31.83%)
    14.946205471             24,566      LLC-loads                                                     (31.83%)
    14.946205471              4,993      LLC-load-misses           #   19.09% of all LL-cache accesses  (31.82%)
    14.996475707        185,729,833      mem_inst_retired.any                                          (31.83%)
    14.996475707             82,145      branch-misses                                                 (31.83%)
    14.996475707        358,276,642      instructions              #    2.75  insn per cycle           (39.78%)
    14.996475707        130,224,585      cycles                                                        (39.78%)
    14.996475707             11,855      L1-icache-load-misses                                         (43.45%)
    14.996475707        136,597,510      L1-dcache-loads                                               (51.40%)
    14.996475707          7,504,941      L1-dcache-load-misses     #    5.49% of all L1-dcache accesses  (52.25%)
    14.996475707             31,723      L2-loads                                                      (44.30%)
    14.996475707              4,472      L2-load-misses            #   14.66% of all LL-cache accesses  (40.65%)
    14.996475707             29,289      LLC-loads                                                     (32.69%)
    14.996475707              4,473      LLC-load-misses           #   14.66% of all LL-cache accesses  (31.83%)
    15.046752112        185,418,710      mem_inst_retired.any                                          (31.82%)
    15.046752112             82,095      branch-misses                                                 (31.82%)
    15.046752112        358,105,506      instructions              #    2.75  insn per cycle           (39.78%)
    15.046752112        130,248,403      cycles                                                        (39.78%)
    15.046752112             11,003      L1-icache-load-misses                                         (39.78%)
    15.046752112        136,687,223      L1-dcache-loads                                               (39.78%)
    15.046752112          7,593,693      L1-dcache-load-misses     #    5.56% of all L1-dcache accesses  (46.88%)
    15.046752112             24,832      L2-loads                                                      (44.31%)
    15.046752112              4,714      L2-load-misses            #   19.58% of all LL-cache accesses  (44.31%)
    15.046752112             23,320      LLC-loads                                                     (44.31%)
    15.046752112              4,798      LLC-load-misses           #   19.93% of all LL-cache accesses  (37.22%)
    15.097020133        182,578,066      mem_inst_retired.any                                          (41.72%)
    15.097020133             82,083      branch-misses                                                 (33.76%)
    15.097020133        355,963,341      instructions              #    2.73  insn per cycle           (41.72%)
    15.097020133        130,230,611      cycles                                                        (39.78%)
    15.097020133             10,843      L1-icache-load-misses                                         (39.78%)
    15.097020133        124,517,961      L1-dcache-loads                                               (39.78%)
    15.097020133          4,849,087      L1-dcache-load-misses     #    3.89% of all L1-dcache accesses  (39.78%)
    15.097020133             48,208      L2-loads                                                      (34.40%)
    15.097020133              7,465      L2-load-misses            #   16.92% of all LL-cache accesses  (42.36%)
    15.097020133             40,020      LLC-loads                                                     (44.30%)
    15.097020133              5,153      LLC-load-misses           #   11.68% of all LL-cache accesses  (44.30%)
#           time             counts unit events
    15.147291387        172,584,600      mem_inst_retired.any                                          (44.30%)
    15.147291387            161,409      branch-misses                                                 (44.30%)
    15.147291387        323,588,534      instructions              #    2.48  insn per cycle           (52.26%)
    15.147291387        130,232,919      cycles                                                        (46.24%)
    15.147291387              9,919      L1-icache-load-misses                                         (39.78%)
    15.147291387        116,510,750      L1-dcache-loads                                               (39.78%)
    15.147291387          4,031,298      L1-dcache-load-misses     #    3.46% of all L1-dcache accesses  (39.78%)
    15.147291387             47,705      L2-loads                                                      (31.83%)
    15.147291387              6,328      L2-load-misses            #   13.31% of all LL-cache accesses  (31.83%)
    15.147291387             47,364      LLC-loads                                                     (37.84%)
    15.147291387              6,317      LLC-load-misses           #   13.29% of all LL-cache accesses  (44.30%)
    15.197566620        172,351,227      mem_inst_retired.any                                          (41.29%)
    15.197566620            156,930      branch-misses                                                 (44.30%)
    15.197566620        323,410,842      instructions              #    2.48  insn per cycle           (52.26%)
    15.197566620        130,229,445      cycles                                                        (52.26%)
    15.197566620             10,624      L1-icache-load-misses                                         (50.77%)
    15.197566620        116,642,648      L1-dcache-loads                                               (42.81%)
    15.197566620          4,027,612      L1-dcache-load-misses     #    3.45% of all L1-dcache accesses  (39.78%)
    15.197566620             52,752      L2-loads                                                      (31.83%)
    15.197566620              6,309      L2-load-misses            #   11.80% of all LL-cache accesses  (31.83%)
    15.197566620             54,141      LLC-loads                                                     (31.83%)
    15.197566620              6,073      LLC-load-misses           #   11.36% of all LL-cache accesses  (33.31%)
    15.247848689        172,374,199      mem_inst_retired.any                                          (31.82%)
    15.247848689            157,839      branch-misses                                                 (36.76%)
    15.247848689        322,987,519      instructions              #    2.48  insn per cycle           (52.27%)
    15.247848689        130,274,791      cycles                                                        (52.27%)
    15.247848689              9,931      L1-icache-load-misses                                         (52.27%)
    15.247848689        116,402,266      L1-dcache-loads                                               (52.27%)
    15.247848689          4,202,964      L1-dcache-load-misses     #    3.61% of all L1-dcache accesses  (47.35%)
    15.247848689             53,045      L2-loads                                                      (31.82%)
    15.247848689              6,857      L2-load-misses            #   12.72% of all LL-cache accesses  (31.82%)
    15.247848689             54,781      LLC-loads                                                     (31.82%)
    15.247848689              9,258      LLC-load-misses           #   17.17% of all LL-cache accesses  (31.82%)
    15.298127737        172,712,853      mem_inst_retired.any                                          (31.82%)
    15.298127737            155,780      branch-misses                                                 (31.82%)
    15.298127737        325,649,193      instructions              #    2.50  insn per cycle           (40.17%)
    15.298127737        130,242,393      cycles                                                        (48.12%)
    15.298127737             10,267      L1-icache-load-misses                                         (52.26%)
    15.298127737        117,003,822      L1-dcache-loads                                               (52.26%)
    15.298127737          3,486,083      L1-dcache-load-misses     #    2.98% of all L1-dcache accesses  (52.26%)
    15.298127737             57,224      L2-loads                                                      (35.98%)
    15.298127737              7,016      L2-load-misses            #   12.14% of all LL-cache accesses  (31.82%)
    15.298127737             58,352      LLC-loads                                                     (31.83%)
    15.298127737              6,428      LLC-load-misses           #   11.12% of all LL-cache accesses  (31.83%)
    15.348420607        173,161,650      mem_inst_retired.any                                          (31.81%)
    15.348420607            161,851      branch-misses                                                 (31.81%)
    15.348420607        323,660,733      instructions              #    2.48  insn per cycle           (39.77%)
    15.348420607        130,288,171      cycles                                                        (39.77%)
    15.348420607             11,195      L1-icache-load-misses                                         (43.58%)
    15.348420607        116,541,874      L1-dcache-loads                                               (51.53%)
    15.348420607          3,812,868      L1-dcache-load-misses     #    3.27% of all L1-dcache accesses  (52.28%)
    15.348420607             51,263      L2-loads                                                      (44.32%)
    15.348420607              6,132      L2-load-misses            #   12.39% of all LL-cache accesses  (40.52%)
    15.348420607             47,692      LLC-loads                                                     (32.57%)
    15.348420607              6,286      LLC-load-misses           #   12.70% of all LL-cache accesses  (31.81%)
    15.398698243        172,552,997      mem_inst_retired.any                                          (31.82%)
    15.398698243            166,701      branch-misses                                                 (31.82%)
    15.398698243        323,734,356      instructions              #    2.49  insn per cycle           (39.78%)
    15.398698243        130,252,849      cycles                                                        (39.78%)
    15.398698243              9,379      L1-icache-load-misses                                         (39.78%)
    15.398698243        116,417,008      L1-dcache-loads                                               (39.78%)
    15.398698243          4,041,798      L1-dcache-load-misses     #    3.47% of all L1-dcache accesses  (46.99%)
    15.398698243             56,101      L2-loads                                                      (44.31%)
    15.398698243              6,725      L2-load-misses            #   12.47% of all LL-cache accesses  (44.31%)
    15.398698243             51,769      LLC-loads                                                     (44.31%)
    15.398698243              6,119      LLC-load-misses           #   11.35% of all LL-cache accesses  (37.11%)
    15.448969274        174,049,603      mem_inst_retired.any                                          (41.61%)
    15.448969274            152,852      branch-misses                                                 (33.66%)
    15.448969274        325,271,343      instructions              #    2.50  insn per cycle           (41.62%)
    15.448969274        130,239,504      cycles                                                        (39.78%)
    15.448969274             10,731      L1-icache-load-misses                                         (39.78%)
    15.448969274        117,658,307      L1-dcache-loads                                               (39.78%)
    15.448969274          3,888,635      L1-dcache-load-misses     #    3.31% of all L1-dcache accesses  (39.78%)
    15.448969274             45,583      L2-loads                                                      (34.50%)
    15.448969274              6,469      L2-load-misses            #   13.99% of all LL-cache accesses  (42.46%)
    15.448969274             46,920      LLC-loads                                                     (44.30%)
    15.448969274              6,561      LLC-load-misses           #   14.19% of all LL-cache accesses  (44.30%)
    15.499241321        176,118,210      mem_inst_retired.any                                          (44.30%)
    15.499241321            166,120      branch-misses                                                 (44.30%)
    15.499241321        330,962,535      instructions              #    2.54  insn per cycle           (52.26%)
    15.499241321        130,235,154      cycles                                                        (46.14%)
    15.499241321              9,205      L1-icache-load-misses                                         (39.78%)
    15.499241321        119,497,475      L1-dcache-loads                                               (39.78%)
    15.499241321          3,698,063      L1-dcache-load-misses     #    3.09% of all L1-dcache accesses  (39.78%)
    15.499241321             58,928      L2-loads                                                      (31.83%)
    15.499241321              6,601      L2-load-misses            #   11.82% of all LL-cache accesses  (31.83%)
    15.499241321             52,766      LLC-loads                                                     (37.93%)
    15.499241321              5,787      LLC-load-misses           #   10.36% of all LL-cache accesses  (44.31%)
    15.549526999        176,057,798      mem_inst_retired.any                                          (41.38%)
    15.549526999            162,161      branch-misses                                                 (44.32%)
    15.549526999        330,488,845      instructions              #    2.54  insn per cycle           (52.27%)
    15.549526999        130,261,269      cycles                                                        (52.27%)
    15.549526999              9,567      L1-icache-load-misses                                         (50.68%)
    15.549526999        118,916,443      L1-dcache-loads                                               (42.73%)
    15.549526999          4,209,803      L1-dcache-load-misses     #    3.54% of all L1-dcache accesses  (39.77%)
    15.549526999             47,896      L2-loads                                                      (31.82%)
    15.549526999              7,228      L2-load-misses            #   16.07% of all LL-cache accesses  (31.82%)
    15.549526999             42,066      LLC-loads                                                     (31.82%)
    15.549526999              8,853      LLC-load-misses           #   19.68% of all LL-cache accesses  (33.40%)
    15.599807463        176,493,571      mem_inst_retired.any                                          (31.82%)
    15.599807463            165,127      branch-misses                                                 (36.83%)
    15.599807463        330,960,181      instructions              #    2.54  insn per cycle           (52.27%)
    15.599807463        130,254,485      cycles                                                        (52.26%)
    15.599807463              9,386      L1-icache-load-misses                                         (52.27%)
    15.599807463        119,111,379      L1-dcache-loads                                               (52.27%)
    15.599807463          4,160,108      L1-dcache-load-misses     #    3.49% of all L1-dcache accesses  (47.27%)
    15.599807463             50,922      L2-loads                                                      (31.82%)
    15.599807463              6,331      L2-load-misses            #   12.58% of all LL-cache accesses  (31.82%)
    15.599807463             49,719      LLC-loads                                                     (31.82%)
    15.599807463              6,665      LLC-load-misses           #   13.25% of all LL-cache accesses  (31.82%)
    15.650083439        175,729,427      mem_inst_retired.any                                          (31.82%)
    15.650083439            156,074      branch-misses                                                 (31.82%)
    15.650083439        327,529,462      instructions              #    2.52  insn per cycle           (40.25%)
    15.650083439        130,225,048      cycles                                                        (48.21%)
    15.650083439             12,324      L1-icache-load-misses                                         (52.26%)
    15.650083439        117,395,859      L1-dcache-loads                                               (52.26%)
    15.650083439          4,068,012      L1-dcache-load-misses     #    3.47% of all L1-dcache accesses  (52.26%)
    15.650083439             53,366      L2-loads                                                      (35.90%)
    15.650083439              6,567      L2-load-misses            #   12.73% of all LL-cache accesses  (31.83%)
    15.650083439             49,772      LLC-loads                                                     (31.82%)
    15.650083439              6,984      LLC-load-misses           #   13.54% of all LL-cache accesses  (31.83%)
    15.700464610        172,617,461      mem_inst_retired.any                                          (31.77%)
    15.700464610            132,461      branch-misses                                                 (31.76%)
    15.700464610        320,756,956      instructions              #    2.46  insn per cycle           (39.70%)
    15.700464610        130,385,349      cycles                                                        (39.70%)
    15.700464610             30,641      L1-icache-load-misses                                         (43.56%)
    15.700464610        127,677,192      L1-dcache-loads                                               (51.50%)
    15.700464610          6,179,757      L1-dcache-load-misses     #    4.84% of all L1-dcache accesses  (52.36%)
    15.700464610             48,488      L2-loads                                                      (44.41%)
    15.700464610              9,748      L2-load-misses            #   19.44% of all LL-cache accesses  (40.57%)
    15.700464610             51,814      LLC-loads                                                     (32.63%)
    15.700464610              8,728      LLC-load-misses           #   17.40% of all LL-cache accesses  (31.77%)
    15.750926952        135,803,057      mem_inst_retired.any                                          (31.78%)
    15.750926952             86,615      branch-misses                                                 (31.78%)
    15.750926952        253,860,112      instructions              #    1.96  insn per cycle           (39.77%)
    15.750926952        129,474,793      cycles                                                        (39.77%)
    15.750926952            110,199      L1-icache-load-misses                                         (39.75%)
    15.750926952        106,238,384      L1-dcache-loads                                               (39.39%)
    15.750926952          6,472,757      L1-dcache-load-misses     #    6.09% of all L1-dcache accesses  (46.53%)
    15.750926952             81,275      L2-loads                                                      (44.41%)
    15.750926952              8,335      L2-load-misses            #   10.61% of all LL-cache accesses  (44.39%)
    15.750926952             75,795      LLC-loads                                                     (44.65%)
    15.750926952             10,306      LLC-load-misses           #   13.12% of all LL-cache accesses  (37.56%)
    15.801225825        118,124,904      mem_inst_retired.any                                          (41.79%)
    15.801225825             75,777      branch-misses                                                 (33.74%)
    15.801225825        210,345,129      instructions              #    1.64  insn per cycle           (41.74%)
    15.801225825        127,935,168      cycles                                                        (39.76%)
    15.801225825             83,892      L1-icache-load-misses                                         (39.65%)
    15.801225825        117,662,552      L1-dcache-loads                                               (40.03%)
    15.801225825          6,573,358      L1-dcache-load-misses     #    5.59% of all L1-dcache accesses  (39.87%)
    15.801225825             86,990      L2-loads                                                      (34.11%)
    15.801225825              8,472      L2-load-misses            #    8.79% of all LL-cache accesses  (42.29%)
    15.801225825            105,743      LLC-loads                                                     (44.29%)
    15.801225825              8,514      LLC-load-misses           #    8.84% of all LL-cache accesses  (44.43%)
    15.851534518        167,629,173      mem_inst_retired.any                                          (44.34%)
    15.851534518            105,336      branch-misses                                                 (44.34%)
    15.851534518        332,221,777      instructions              #    2.55  insn per cycle           (52.29%)
    15.851534518        130,180,055      cycles                                                        (46.70%)
    15.851534518             33,866      L1-icache-load-misses                                         (39.75%)
    15.851534518        144,914,250      L1-dcache-loads                                               (39.75%)
    15.851534518          7,386,018      L1-dcache-load-misses     #    5.10% of all L1-dcache accesses  (39.76%)
    15.851534518             38,086      L2-loads                                                      (31.81%)
    15.851534518              8,780      L2-load-misses            #   23.89% of all LL-cache accesses  (31.81%)
    15.851534518             35,410      LLC-loads                                                     (37.39%)
    15.851534518             10,010      LLC-load-misses           #   27.24% of all LL-cache accesses  (44.35%)
    15.901853762        177,012,100      mem_inst_retired.any                                          (40.80%)
    15.901853762            107,007      branch-misses                                                 (44.51%)
    15.901853762        343,670,706      instructions              #    2.65  insn per cycle           (52.49%)
    15.901853762        129,808,209      cycles                                                        (52.49%)
    15.901853762             27,647      L1-icache-load-misses                                         (51.48%)
    15.901853762        142,233,638      L1-dcache-loads                                               (43.45%)
    15.901853762          7,205,799      L1-dcache-load-misses     #    5.07% of all L1-dcache accesses  (39.83%)
    15.901853762             45,517      L2-loads                                                      (31.66%)
    15.901853762              7,121      L2-load-misses            #   16.30% of all LL-cache accesses  (31.55%)
    15.901853762             41,881      LLC-loads                                                     (31.62%)
    15.901853762              6,829      LLC-load-misses           #   15.63% of all LL-cache accesses  (32.61%)
    15.952143384        177,153,968      mem_inst_retired.any                                          (31.83%)
    15.952143384            140,512      branch-misses                                                 (36.19%)
    15.952143384        340,994,336      instructions              #    2.62  insn per cycle           (52.08%)
    15.952143384        130,127,928      cycles                                                        (52.25%)
    15.952143384             33,647      L1-icache-load-misses                                         (52.26%)
    15.952143384        138,541,889      L1-dcache-loads                                               (52.26%)
    15.952143384          6,586,387      L1-dcache-load-misses     #    4.75% of all L1-dcache accesses  (47.92%)
    15.952143384             33,809      L2-loads                                                      (31.83%)
    15.952143384              6,104      L2-load-misses            #   18.85% of all LL-cache accesses  (31.83%)
    15.952143384             30,956      LLC-loads                                                     (31.83%)
    15.952143384              6,506      LLC-load-misses           #   20.09% of all LL-cache accesses  (31.83%)
    16.002434070        174,370,890      mem_inst_retired.any                                          (31.72%)
    16.002434070            235,693      branch-misses                                                 (31.77%)
    16.002434070        339,073,838      instructions              #    2.61  insn per cycle           (39.64%)
    16.002434070        129,791,293      cycles                                                        (47.43%)
    16.002434070             30,820      L1-icache-load-misses                                         (52.19%)
    16.002434070        130,033,681      L1-dcache-loads                                               (52.33%)
    16.002434070          3,972,201      L1-dcache-load-misses     #    3.05% of all L1-dcache accesses  (52.33%)
    16.002434070             60,680      L2-loads                                                      (36.69%)
    16.002434070             10,705      L2-load-misses            #   17.47% of all LL-cache accesses  (31.85%)
    16.002434070             61,894      LLC-loads                                                     (31.85%)
    16.002434070              9,808      LLC-load-misses           #   16.00% of all LL-cache accesses  (31.85%)
    16.052738129        175,291,919      mem_inst_retired.any                                          (31.81%)
    16.052738129            235,606      branch-misses                                                 (31.81%)
    16.052738129        339,387,683      instructions              #    2.61  insn per cycle           (39.76%)
    16.052738129        130,256,262      cycles                                                        (39.76%)
    16.052738129             24,962      L1-icache-load-misses                                         (42.96%)
    16.052738129        130,804,840      L1-dcache-loads                                               (50.91%)
    16.052738129          4,000,846      L1-dcache-load-misses     #    3.06% of all L1-dcache accesses  (52.29%)
    16.052738129             51,529      L2-loads                                                      (44.33%)
    16.052738129             12,134      L2-load-misses            #   22.81% of all LL-cache accesses  (41.15%)
    16.052738129             54,840      LLC-loads                                                     (33.20%)
    16.052738129             10,226      LLC-load-misses           #   19.23% of all LL-cache accesses  (31.80%)
    16.103033408        176,981,012      mem_inst_retired.any                                          (31.93%)
    16.103033408            234,001      branch-misses                                                 (31.87%)
    16.103033408        339,070,190      instructions              #    2.61  insn per cycle           (39.85%)
    16.103033408        129,687,452      cycles                                                        (39.67%)
    16.103033408             32,349      L1-icache-load-misses                                         (39.68%)
    16.103033408        131,608,108      L1-dcache-loads                                               (39.68%)
    16.103033408          3,528,536      L1-dcache-load-misses     #    2.68% of all L1-dcache accesses  (46.19%)
    16.103033408             59,148      L2-loads                                                      (44.36%)
    16.103033408             12,313      L2-load-misses            #   20.18% of all LL-cache accesses  (44.36%)
    16.103033408             62,864      LLC-loads                                                     (44.36%)
    16.103033408             12,130      LLC-load-misses           #   19.88% of all LL-cache accesses  (37.92%)
    16.153329282        177,045,411      mem_inst_retired.any                                          (42.31%)
    16.153329282            222,071      branch-misses                                                 (34.36%)
    16.153329282        340,402,573      instructions              #    2.61  insn per cycle           (42.32%)
    16.153329282        130,251,036      cycles                                                        (39.76%)
    16.153329282             27,497      L1-icache-load-misses                                         (39.76%)
    16.153329282        132,661,553      L1-dcache-loads                                               (39.76%)
    16.153329282          3,716,932      L1-dcache-load-misses     #    2.80% of all L1-dcache accesses  (39.76%)
    16.153329282             64,924      L2-loads                                                      (33.81%)
    16.153329282             11,039      L2-load-misses            #   17.68% of all LL-cache accesses  (41.76%)
    16.153329282             59,923      LLC-loads                                                     (44.33%)
    16.153329282              9,738      LLC-load-misses           #   15.60% of all LL-cache accesses  (44.33%)
    16.203901362        174,660,071      mem_inst_retired.any                                          (44.74%)
    16.203901362            224,158      branch-misses                                                 (44.75%)
    16.203901362        338,444,937      instructions              #    2.59  insn per cycle           (52.68%)
    16.203901362        130,642,376      cycles                                                        (47.30%)
    16.203901362             25,704      L1-icache-load-misses                                         (39.59%)
    16.203901362        132,216,083      L1-dcache-loads                                               (39.59%)
    16.203901362          3,772,885      L1-dcache-load-misses     #    2.85% of all L1-dcache accesses  (39.59%)
    16.203901362             59,728      L2-loads                                                      (31.47%)
    16.203901362             11,750      L2-load-misses            #   20.19% of all LL-cache accesses  (31.52%)
    16.203901362             56,671      LLC-loads                                                     (36.89%)
    16.203901362             12,636      LLC-load-misses           #   21.71% of all LL-cache accesses  (44.55%)
    16.254191990        165,182,971      mem_inst_retired.any                                          (40.06%)
    16.254191990            223,705      branch-misses                                                 (44.32%)
    16.254191990        320,090,684      instructions              #    2.46  insn per cycle           (52.27%)
    16.254191990        130,145,960      cycles                                                        (52.27%)
    16.254191990             29,838      L1-icache-load-misses                                         (52.00%)
    16.254191990        126,261,470      L1-dcache-loads                                               (44.06%)
    16.254191990          3,658,935      L1-dcache-load-misses     #    2.90% of all L1-dcache accesses  (39.77%)
    16.254191990             87,292      L2-loads                                                      (31.82%)
    16.254191990             12,760      L2-load-misses            #   15.26% of all LL-cache accesses  (31.82%)
    16.254191990             79,944      LLC-loads                                                     (31.82%)
    16.254191990             11,656      LLC-load-misses           #   13.94% of all LL-cache accesses  (32.08%)
    16.304491839        167,031,881      mem_inst_retired.any                                          (31.73%)
    16.304491839            217,282      branch-misses                                                 (35.49%)
    16.304491839        315,981,115      instructions              #    2.44  insn per cycle           (51.29%)
    16.304491839        129,660,979      cycles                                                        (52.17%)
    16.304491839             50,400      L1-icache-load-misses                                         (52.17%)
    16.304491839        123,880,682      L1-dcache-loads                                               (52.30%)
    16.304491839          4,005,616      L1-dcache-load-misses     #    3.23% of all L1-dcache accesses  (48.63%)
    16.304491839             72,644      L2-loads                                                      (31.93%)
    16.304491839             12,063      L2-load-misses            #   16.09% of all LL-cache accesses  (31.86%)
    16.304491839             77,327      LLC-loads                                                     (31.87%)
    16.304491839             11,742      LLC-load-misses           #   15.66% of all LL-cache accesses  (31.87%)
    16.354786575        172,658,180      mem_inst_retired.any                                          (31.81%)
    16.354786575            225,632      branch-misses                                                 (31.81%)
    16.354786575        337,283,531      instructions              #    2.59  insn per cycle           (39.76%)
    16.354786575        130,242,076      cycles                                                        (46.83%)
    16.354786575             31,522      L1-icache-load-misses                                         (52.28%)
    16.354786575        128,924,146      L1-dcache-loads                                               (52.28%)
    16.354786575          3,909,524      L1-dcache-load-misses     #    3.03% of all L1-dcache accesses  (52.28%)
    16.354786575             68,255      L2-loads                                                      (37.28%)
    16.354786575             10,794      L2-load-misses            #   16.04% of all LL-cache accesses  (31.81%)
    16.354786575             66,322      LLC-loads                                                     (31.81%)
    16.354786575             12,228      LLC-load-misses           #   18.17% of all LL-cache accesses  (31.81%)
#           time             counts unit events
    16.405093433        144,818,520      mem_inst_retired.any                                          (31.95%)
    16.405093433            552,446      branch-misses                                                 (31.89%)
    16.405093433        308,037,183      instructions              #    2.38  insn per cycle           (39.87%)
    16.405093433        129,580,894      cycles                                                        (39.73%)
    16.405093433             82,932      L1-icache-load-misses                                         (42.22%)
    16.405093433         96,883,194      L1-dcache-loads                                               (49.98%)
    16.405093433          5,403,937      L1-dcache-load-misses     #    5.58% of all L1-dcache accesses  (52.14%)
    16.405093433             55,331      L2-loads                                                      (44.29%)
    16.405093433              8,436      L2-load-misses            #   12.29% of all LL-cache accesses  (41.82%)
    16.405093433             81,925      LLC-loads                                                     (34.07%)
    16.405093433             18,540      LLC-load-misses           #   27.02% of all LL-cache accesses  (31.95%)
    16.455534704        114,148,655      mem_inst_retired.any                                          (31.71%)
    16.455534704            589,211      branch-misses                                                 (31.72%)
    16.455534704        302,003,135      instructions              #    2.31  insn per cycle           (39.64%)
    16.455534704        130,467,269      cycles                                                        (39.64%)
    16.455534704             36,462      L1-icache-load-misses                                         (39.65%)
    16.455534704        112,383,387      L1-dcache-loads                                               (39.65%)
    16.455534704          7,437,539      L1-dcache-load-misses     #    6.62% of all L1-dcache accesses  (45.49%)
    16.455534704             42,052      L2-loads                                                      (44.50%)
    16.455534704              9,655      L2-load-misses            #   19.41% of all LL-cache accesses  (44.49%)
    16.455534704             57,424      LLC-loads                                                     (44.49%)
    16.455534704             10,441      LLC-load-misses           #   20.99% of all LL-cache accesses  (38.66%)
    16.505830176        140,338,715      mem_inst_retired.any                                          (43.39%)
    16.505830176            669,244      branch-misses                                                 (35.43%)
    16.505830176        354,065,192      instructions              #    2.72  insn per cycle           (43.39%)
    16.505830176        130,021,606      cycles                                                        (39.83%)
    16.505830176             27,178      L1-icache-load-misses                                         (39.77%)
    16.505830176        115,991,173      L1-dcache-loads                                               (39.77%)
    16.505830176          7,379,597      L1-dcache-load-misses     #    6.36% of all L1-dcache accesses  (39.77%)
    16.505830176             34,236      L2-loads                                                      (32.69%)
    16.505830176              5,174      L2-load-misses            #   14.99% of all LL-cache accesses  (40.72%)
    16.505830176             34,817      LLC-loads                                                     (44.29%)
    16.505830176              5,407      LLC-load-misses           #   15.66% of all LL-cache accesses  (44.29%)
    16.556130883        140,653,977      mem_inst_retired.any                                          (44.22%)
    16.556130883            674,837      branch-misses                                                 (44.22%)
    16.556130883        352,331,847      instructions              #    2.71  insn per cycle           (52.19%)
    16.556130883        129,960,076      cycles                                                        (47.93%)
    16.556130883             25,764      L1-icache-load-misses                                         (40.02%)
    16.556130883        114,473,550      L1-dcache-loads                                               (39.84%)
    16.556130883          7,482,847      L1-dcache-load-misses     #    6.54% of all L1-dcache accesses  (39.84%)
    16.556130883             37,566      L2-loads                                                      (31.87%)
    16.556130883              4,803      L2-load-misses            #   13.45% of all LL-cache accesses  (31.87%)
    16.556130883             33,878      LLC-loads                                                     (36.12%)
    16.556130883              4,290      LLC-load-misses           #   12.01% of all LL-cache accesses  (44.03%)
    16.606442185        140,507,232      mem_inst_retired.any                                          (39.48%)
    16.606442185            678,678      branch-misses                                                 (44.30%)
    16.606442185        355,015,116      instructions              #    2.73  insn per cycle           (52.27%)
    16.606442185        130,033,188      cycles                                                        (52.27%)
    16.606442185             21,018      L1-icache-load-misses                                         (52.39%)
    16.606442185        116,225,514      L1-dcache-loads                                               (44.61%)
    16.606442185          7,415,885      L1-dcache-load-misses     #    6.38% of all L1-dcache accesses  (39.82%)
    16.606442185             34,854      L2-loads                                                      (31.86%)
    16.606442185              5,194      L2-load-misses            #   16.19% of all LL-cache accesses  (31.80%)
    16.606442185             29,315      LLC-loads                                                     (31.80%)
    16.606442185              5,603      LLC-load-misses           #   17.46% of all LL-cache accesses  (31.68%)
    16.656735133        140,003,029      mem_inst_retired.any                                          (31.86%)
    16.656735133            712,433      branch-misses                                                 (35.05%)
    16.656735133        351,255,627      instructions              #    2.70  insn per cycle           (50.84%)
    16.656735133        130,033,966      cycles                                                        (52.21%)
    16.656735133             26,722      L1-icache-load-misses                                         (52.21%)
    16.656735133        115,031,714      L1-dcache-loads                                               (52.21%)
    16.656735133          7,305,178      L1-dcache-load-misses     #    6.35% of all L1-dcache accesses  (49.04%)
    16.656735133             25,396      L2-loads                                                      (31.86%)
    16.656735133              3,713      L2-load-misses            #   14.76% of all LL-cache accesses  (31.86%)
    16.656735133             24,900      LLC-loads                                                     (31.86%)
    16.656735133              3,587      LLC-load-misses           #   14.26% of all LL-cache accesses  (31.86%)
    16.707018427        114,726,500      mem_inst_retired.any                                          (31.83%)
    16.707018427            922,527      branch-misses                                                 (31.82%)
    16.707018427        343,907,886      instructions              #    2.65  insn per cycle           (39.79%)
    16.707018427        129,942,724      cycles                                                        (46.27%)
    16.707018427             30,518      L1-icache-load-misses                                         (52.19%)
    16.707018427         97,188,249      L1-dcache-loads                                               (52.25%)
    16.707018427          4,535,700      L1-dcache-load-misses     #    4.67% of all L1-dcache accesses  (52.25%)
    16.707018427             37,743      L2-loads                                                      (37.81%)
    16.707018427             10,283      L2-load-misses            #   25.50% of all LL-cache accesses  (31.87%)
    16.707018427             42,898      LLC-loads                                                     (31.87%)
    16.707018427              6,816      LLC-load-misses           #   16.90% of all LL-cache accesses  (31.86%)
    16.757304030        115,901,102      mem_inst_retired.any                                          (31.89%)
    16.757304030            903,530      branch-misses                                                 (31.89%)
    16.757304030        346,620,929      instructions              #    2.67  insn per cycle           (39.87%)
    16.757304030        129,937,181      cycles                                                        (39.87%)
    16.757304030             25,954      L1-icache-load-misses                                         (41.91%)
    16.757304030         92,236,437      L1-dcache-loads                                               (49.75%)
    16.757304030          4,021,583      L1-dcache-load-misses     #    4.36% of all L1-dcache accesses  (52.27%)
    16.757304030             48,698      L2-loads                                                      (44.19%)
    16.757304030              5,206      L2-load-misses            #    9.24% of all LL-cache accesses  (42.16%)
    16.757304030             64,026      LLC-loads                                                     (34.32%)
    16.757304030              5,373      LLC-load-misses           #    9.53% of all LL-cache accesses  (31.79%)
    16.807598758        115,222,870      mem_inst_retired.any                                          (31.89%)
    16.807598758            881,753      branch-misses                                                 (31.89%)
    16.807598758        346,119,311      instructions              #    2.66  insn per cycle           (39.86%)
    16.807598758        129,936,044      cycles                                                        (39.86%)
    16.807598758             27,539      L1-icache-load-misses                                         (39.80%)
    16.807598758         92,527,382      L1-dcache-loads                                               (39.80%)
    16.807598758          3,888,631      L1-dcache-load-misses     #    4.20% of all L1-dcache accesses  (45.07%)
    16.807598758             45,799      L2-loads                                                      (44.19%)
    16.807598758              5,646      L2-load-misses            #   12.22% of all LL-cache accesses  (44.26%)
    16.807598758             46,613      LLC-loads                                                     (44.26%)
    16.807598758              7,143      LLC-load-misses           #   15.46% of all LL-cache accesses  (39.00%)
    16.857902468        116,162,160      mem_inst_retired.any                                          (43.44%)
    16.857902468            907,872      branch-misses                                                 (35.50%)
    16.857902468        347,693,729      instructions              #    2.67  insn per cycle           (43.45%)
    16.857902468        130,297,661      cycles                                                        (39.76%)
    16.857902468             17,614      L1-icache-load-misses                                         (39.76%)
    16.857902468         92,958,590      L1-dcache-loads                                               (39.76%)
    16.857902468          3,978,585      L1-dcache-load-misses     #    4.28% of all L1-dcache accesses  (39.76%)
    16.857902468             47,839      L2-loads                                                      (32.69%)
    16.857902468              6,007      L2-load-misses            #   11.59% of all LL-cache accesses  (40.63%)
    16.857902468             55,794      LLC-loads                                                     (44.34%)
    16.857902468              6,825      LLC-load-misses           #   13.17% of all LL-cache accesses  (44.34%)
    16.908185098        115,574,995      mem_inst_retired.any                                          (44.19%)
    16.908185098            900,602      branch-misses                                                 (44.25%)
    16.908185098        345,076,709      instructions              #    2.66  insn per cycle           (52.23%)
    16.908185098        129,934,172      cycles                                                        (48.12%)
    16.908185098             22,818      L1-icache-load-misses                                         (40.15%)
    16.908185098         92,727,319      L1-dcache-loads                                               (39.86%)
    16.908185098          4,007,885      L1-dcache-load-misses     #    4.32% of all L1-dcache accesses  (39.86%)
    16.908185098             49,301      L2-loads                                                      (31.89%)
    16.908185098              6,708      L2-load-misses            #   13.07% of all LL-cache accesses  (31.83%)
    16.908185098             53,326      LLC-loads                                                     (35.93%)
    16.908185098              4,856      LLC-load-misses           #    9.46% of all LL-cache accesses  (43.90%)
    16.958465252        116,947,505      mem_inst_retired.any                                          (39.51%)
    16.958465252            876,947      branch-misses                                                 (44.31%)
    16.958465252        350,964,681      instructions              #    2.70  insn per cycle           (52.27%)
    16.958465252        130,220,665      cycles                                                        (52.27%)
    16.958465252             17,679      L1-icache-load-misses                                         (52.27%)
    16.958465252         94,167,390      L1-dcache-loads                                               (44.59%)
    16.958465252          3,721,660      L1-dcache-load-misses     #    3.95% of all L1-dcache accesses  (39.77%)
    16.958465252             52,146      L2-loads                                                      (31.82%)
    16.958465252              2,549      L2-load-misses            #    4.90% of all LL-cache accesses  (31.82%)
    16.958465252             51,908      LLC-loads                                                     (31.83%)
    16.958465252              1,709      LLC-load-misses           #    3.28% of all LL-cache accesses  (31.83%)
    17.008733266        116,444,438      mem_inst_retired.any                                          (31.79%)
    17.008733266            830,357      branch-misses                                                 (34.94%)
    17.008733266        354,704,917      instructions              #    2.73  insn per cycle           (50.85%)
    17.008733266        130,043,133      cycles                                                        (52.22%)
    17.008733266             30,074      L1-icache-load-misses                                         (52.22%)
    17.008733266         94,952,645      L1-dcache-loads                                               (52.28%)
    17.008733266          3,470,318      L1-dcache-load-misses     #    3.65% of all L1-dcache accesses  (49.15%)
    17.008733266             33,175      L2-loads                                                      (31.85%)
    17.008733266              2,106      L2-load-misses            #    5.72% of all LL-cache accesses  (31.85%)
    17.008733266             40,489      LLC-loads                                                     (31.85%)
    17.008733266              4,360      LLC-load-misses           #   11.84% of all LL-cache accesses  (31.85%)
    17.059041035        116,845,410      mem_inst_retired.any                                          (31.87%)
    17.059041035            847,298      branch-misses                                                 (31.87%)
    17.059041035        352,958,549      instructions              #    2.72  insn per cycle           (39.84%)
    17.059041035        129,997,160      cycles                                                        (46.27%)
    17.059041035             27,958      L1-icache-load-misses                                         (52.19%)
    17.059041035         93,256,347      L1-dcache-loads                                               (52.19%)
    17.059041035          3,734,688      L1-dcache-load-misses     #    4.00% of all L1-dcache accesses  (52.19%)
    17.059041035             48,176      L2-loads                                                      (37.81%)
    17.059041035              6,199      L2-load-misses            #   12.96% of all LL-cache accesses  (31.87%)
    17.059041035             47,466      LLC-loads                                                     (31.88%)
    17.059041035              5,782      LLC-load-misses           #   12.09% of all LL-cache accesses  (31.87%)
    17.109329516        115,446,597      mem_inst_retired.any                                          (31.84%)
    17.109329516            872,273      branch-misses                                                 (31.83%)
    17.109329516        349,612,452      instructions              #    2.69  insn per cycle           (39.79%)
    17.109329516        130,182,561      cycles                                                        (39.79%)
    17.109329516             27,492      L1-icache-load-misses                                         (41.73%)
    17.109329516         93,207,653      L1-dcache-loads                                               (49.68%)
    17.109329516          3,947,692      L1-dcache-load-misses     #    4.24% of all L1-dcache accesses  (52.25%)
    17.109329516             56,222      L2-loads                                                      (44.29%)
    17.109329516              7,000      L2-load-misses            #   13.07% of all LL-cache accesses  (42.37%)
    17.109329516             50,929      LLC-loads                                                     (34.41%)
    17.109329516              5,600      LLC-load-misses           #   10.45% of all LL-cache accesses  (31.84%)
    17.159615226        116,069,315      mem_inst_retired.any                                          (31.88%)
    17.159615226            896,047      branch-misses                                                 (31.90%)
    17.159615226        346,982,606      instructions              #    2.67  insn per cycle           (39.88%)
    17.159615226        129,898,394      cycles                                                        (39.87%)
    17.159615226             17,594      L1-icache-load-misses                                         (39.88%)
    17.159615226         93,778,052      L1-dcache-loads                                               (39.84%)
    17.159615226          3,715,513      L1-dcache-load-misses     #    3.96% of all L1-dcache accesses  (52.26%)
    17.159615226             48,343      L2-loads                                                      (44.19%)
    17.159615226              7,054      L2-load-misses            #   14.44% of all LL-cache accesses  (44.17%)
    17.159615226             49,328      LLC-loads                                                     (44.21%)
    17.159615226              7,684      LLC-load-misses           #   15.73% of all LL-cache accesses  (31.79%)
    17.209921139        118,046,590      mem_inst_retired.any                                          (35.53%)
    17.209921139            858,768      branch-misses                                                 (31.80%)
    17.209921139        352,579,969      instructions              #    2.71  insn per cycle           (39.76%)
    17.209921139        130,314,653      cycles                                                        (39.75%)
    17.209921139             10,501      L1-icache-load-misses                                         (39.76%)
    17.209921139         95,212,726      L1-dcache-loads                                               (39.76%)
    17.209921139          3,653,839      L1-dcache-load-misses     #    3.84% of all L1-dcache accesses  (40.61%)
    17.209921139             44,428      L2-loads                                                      (40.60%)
    17.209921139              3,741      L2-load-misses            #    7.91% of all LL-cache accesses  (44.34%)
    17.209921139             50,160      LLC-loads                                                     (44.34%)
    17.209921139              4,507      LLC-load-misses           #    9.53% of all LL-cache accesses  (43.50%)
    17.260193533        117,080,485      mem_inst_retired.any                                          (44.31%)
    17.260193533            855,319      branch-misses                                                 (40.09%)
    17.260193533        348,406,538      instructions              #    2.68  insn per cycle           (48.05%)
    17.260193533        130,110,861      cycles                                                        (40.09%)
    17.260193533             59,507      L1-icache-load-misses                                         (39.79%)
    17.260193533         75,542,442      L1-dcache-loads                                               (39.78%)
    17.260193533          4,099,843      L1-dcache-load-misses     #    5.43% of all L1-dcache accesses  (39.77%)
    17.260193533            100,778      L2-loads                                                      (31.81%)
    17.260193533             28,476      L2-load-misses            #   35.19% of all LL-cache accesses  (36.03%)
    17.260193533             61,069      LLC-loads                                                     (43.99%)
    17.260193533             16,213      LLC-load-misses           #   20.03% of all LL-cache accesses  (44.31%)
    17.310493337        116,167,312      mem_inst_retired.any                                          (44.34%)
    17.310493337            867,223      branch-misses                                                 (44.34%)
    17.310493337        353,045,327      instructions              #    2.71  insn per cycle           (52.29%)
    17.310493337        130,277,252      cycles                                                        (52.29%)
    17.310493337             11,867      L1-icache-load-misses                                         (44.64%)
    17.310493337         93,441,385      L1-dcache-loads                                               (39.76%)
    17.310493337          3,832,810      L1-dcache-load-misses     #    4.10% of all L1-dcache accesses  (39.76%)
    17.310493337             48,216      L2-loads                                                      (31.81%)
    17.310493337             13,723      L2-load-misses            #   28.92% of all LL-cache accesses  (31.81%)
    17.310493337             46,682      LLC-loads                                                     (31.81%)
    17.310493337             12,549      LLC-load-misses           #   26.45% of all LL-cache accesses  (39.44%)
    17.360791990        115,809,648      mem_inst_retired.any                                          (34.90%)
    17.360791990            922,170      branch-misses                                                 (42.85%)
    17.360791990        340,000,217      instructions              #    2.61  insn per cycle           (52.28%)
    17.360791990        130,233,630      cycles                                                        (52.28%)
    17.360791990             18,202      L1-icache-load-misses                                         (52.28%)
    17.360791990         92,604,247      L1-dcache-loads                                               (49.21%)
    17.360791990          3,924,532      L1-dcache-load-misses     #    4.24% of all L1-dcache accesses  (41.26%)
    17.360791990             47,837      L2-loads                                                      (31.81%)
    17.360791990              9,848      L2-load-misses            #   21.75% of all LL-cache accesses  (31.81%)
    17.360791990             42,713      LLC-loads                                                     (31.81%)
    17.360791990              7,072      LLC-load-misses           #   15.62% of all LL-cache accesses  (31.81%)
    17.411095733        110,747,711      mem_inst_retired.any                                          (31.81%)
    17.411095733            868,556      branch-misses                                                 (31.81%)
    17.411095733        336,779,281      instructions              #    2.58  insn per cycle           (46.23%)
    17.411095733        130,310,440      cycles                                                        (52.29%)
    17.411095733             12,051      L1-icache-load-misses                                         (52.29%)
    17.411095733         93,208,817      L1-dcache-loads                                               (52.29%)
    17.411095733          3,730,966      L1-dcache-load-misses     #    4.00% of all L1-dcache accesses  (52.29%)
    17.411095733             39,141      L2-loads                                                      (31.81%)
    17.411095733              3,222      L2-load-misses            #    8.14% of all LL-cache accesses  (31.81%)
    17.411095733             39,978      LLC-loads                                                     (31.81%)
    17.411095733              3,923      LLC-load-misses           #    9.92% of all LL-cache accesses  (31.81%)
    17.461370835        116,123,832      mem_inst_retired.any                                          (31.83%)
    17.461370835            853,682      branch-misses                                                 (31.83%)
    17.461370835        354,914,690      instructions              #    2.73  insn per cycle           (39.78%)
    17.461370835        130,225,128      cycles                                                        (41.67%)
    17.461370835             14,718      L1-icache-load-misses                                         (49.63%)
    17.461370835         93,555,426      L1-dcache-loads                                               (52.26%)
    17.461370835          3,841,625      L1-dcache-load-misses     #    4.11% of all L1-dcache accesses  (52.26%)
    17.461370835             36,110      L2-loads                                                      (42.43%)
    17.461370835              4,043      L2-load-misses            #   10.68% of all LL-cache accesses  (34.47%)
    17.461370835             39,579      LLC-loads                                                     (31.83%)
    17.461370835              5,523      LLC-load-misses           #   14.59% of all LL-cache accesses  (31.83%)
    17.511641346        116,721,273      mem_inst_retired.any                                          (31.83%)
    17.511641346            868,575      branch-misses                                                 (31.83%)
    17.511641346        349,702,197      instructions              #    2.69  insn per cycle           (39.78%)
    17.511641346        130,224,852      cycles                                                        (39.78%)
    17.511641346             11,854      L1-icache-load-misses                                         (39.78%)
    17.511641346         93,082,902      L1-dcache-loads                                               (45.10%)
    17.511641346          4,052,725      L1-dcache-load-misses     #    4.35% of all L1-dcache accesses  (52.26%)
    17.511641346             47,154      L2-loads                                                      (44.30%)
    17.511641346              5,198      L2-load-misses            #   11.21% of all LL-cache accesses  (44.30%)
    17.511641346             45,598      LLC-loads                                                     (39.00%)
    17.511641346              4,650      LLC-load-misses           #   10.03% of all LL-cache accesses  (31.83%)
    17.561939346        114,631,328      mem_inst_retired.any                                          (35.57%)
    17.561939346            798,866      branch-misses                                                 (31.81%)
    17.561939346        329,885,070      instructions              #    2.53  insn per cycle           (39.76%)
    17.561939346        130,239,237      cycles                                                        (39.76%)
    17.561939346             24,983      L1-icache-load-misses                                         (39.76%)
    17.561939346        114,870,651      L1-dcache-loads                                               (39.76%)
    17.561939346          9,843,739      L1-dcache-load-misses     #    8.57% of all L1-dcache accesses  (40.56%)
    17.561939346             71,152      L2-loads                                                      (40.55%)
    17.561939346              8,106      L2-load-misses            #   12.77% of all LL-cache accesses  (44.34%)
    17.561939346             55,772      LLC-loads                                                     (44.34%)
    17.561939346              5,903      LLC-load-misses           #    9.30% of all LL-cache accesses  (43.55%)
    17.612339066        146,321,019      mem_inst_retired.any                                          (44.45%)
    17.612339066             99,903      branch-misses                                                 (40.27%)
    17.612339066        304,974,426      instructions              #    2.34  insn per cycle           (48.21%)
    17.612339066        130,383,618      cycles                                                        (40.27%)
    17.612339066             28,872      L1-icache-load-misses                                         (39.68%)
    17.612339066        140,306,966      L1-dcache-loads                                               (39.68%)
    17.612339066         11,242,576      L1-dcache-load-misses     #    8.01% of all L1-dcache accesses  (39.69%)
    17.612339066             39,306      L2-loads                                                      (31.74%)
    17.612339066              8,562      L2-load-misses            #   13.90% of all LL-cache accesses  (35.90%)
    17.612339066             83,858      LLC-loads                                                     (43.84%)
    17.612339066             10,795      LLC-load-misses           #   17.53% of all LL-cache accesses  (44.44%)
#           time             counts unit events
    17.662625886        177,418,177      mem_inst_retired.any                                          (44.32%)
    17.662625886            115,188      branch-misses                                                 (44.32%)
    17.662625886        352,952,906      instructions              #    2.71  insn per cycle           (52.27%)
    17.662625886        130,262,333      cycles                                                        (52.27%)
    17.662625886             12,404      L1-icache-load-misses                                         (44.91%)
    17.662625886        141,527,598      L1-dcache-loads                                               (39.77%)
    17.662625886         10,699,518      L1-dcache-load-misses     #    7.56% of all L1-dcache accesses  (39.77%)
    17.662625886             38,401      L2-loads                                                      (31.82%)
    17.662625886              6,945      L2-load-misses            #   19.06% of all LL-cache accesses  (31.82%)
    17.662625886             34,485      LLC-loads                                                     (31.82%)
    17.662625886              7,235      LLC-load-misses           #   19.85% of all LL-cache accesses  (39.17%)
    17.712926239        164,508,515      mem_inst_retired.any                                          (34.63%)
    17.712926239            112,989      branch-misses                                                 (42.58%)
    17.712926239        336,593,410      instructions              #    2.58  insn per cycle           (52.28%)
    17.712926239        130,216,265      cycles                                                        (52.28%)
    17.712926239             18,741      L1-icache-load-misses                                         (52.28%)
    17.712926239        141,444,467      L1-dcache-loads                                               (49.48%)
    17.712926239         10,651,953      L1-dcache-load-misses     #    7.53% of all L1-dcache accesses  (41.53%)
    17.712926239             46,238      L2-loads                                                      (31.81%)
    17.712926239              8,090      L2-load-misses            #   13.80% of all LL-cache accesses  (31.81%)
    17.712926239             71,026      LLC-loads                                                     (31.81%)
    17.712926239             11,513      LLC-load-misses           #   19.64% of all LL-cache accesses  (31.81%)
    17.763223651        177,695,506      mem_inst_retired.any                                          (31.81%)
    17.763223651            113,802      branch-misses                                                 (31.81%)
    17.763223651        342,666,895      instructions              #    2.63  insn per cycle           (45.96%)
    17.763223651        130,243,026      cycles                                                        (52.28%)
    17.763223651             22,416      L1-icache-load-misses                                         (52.28%)
    17.763223651        132,683,590      L1-dcache-loads                                               (52.28%)
    17.763223651          9,343,278      L1-dcache-load-misses     #    7.04% of all L1-dcache accesses  (52.28%)
    17.763223651             43,623      L2-loads                                                      (31.81%)
    17.763223651              6,754      L2-load-misses            #   16.63% of all LL-cache accesses  (31.81%)
    17.763223651             37,624      LLC-loads                                                     (31.81%)
    17.763223651              7,622      LLC-load-misses           #   18.76% of all LL-cache accesses  (31.81%)
    17.813520746        166,814,264      mem_inst_retired.any                                          (31.81%)
    17.813520746            200,423      branch-misses                                                 (31.81%)
    17.813520746        316,647,219      instructions              #    2.43  insn per cycle           (39.76%)
    17.813520746        130,265,292      cycles                                                        (41.39%)
    17.813520746             21,946      L1-icache-load-misses                                         (49.34%)
    17.813520746        114,823,158      L1-dcache-loads                                               (52.28%)
    17.813520746          5,017,596      L1-dcache-load-misses     #    4.37% of all L1-dcache accesses  (52.28%)
    17.813520746             72,097      L2-loads                                                      (42.72%)
    17.813520746             13,194      L2-load-misses            #   19.74% of all LL-cache accesses  (34.77%)
    17.813520746             61,607      LLC-loads                                                     (31.81%)
    17.813520746             12,736      LLC-load-misses           #   19.05% of all LL-cache accesses  (31.81%)
    17.863820347        158,529,623      mem_inst_retired.any                                          (31.82%)
    17.863820347            192,335      branch-misses                                                 (31.82%)
    17.863820347        306,806,117      instructions              #    2.36  insn per cycle           (39.77%)
    17.863820347        130,130,268      cycles                                                        (39.77%)
    17.863820347             30,732      L1-icache-load-misses                                         (39.77%)
    17.863820347        111,658,369      L1-dcache-loads                                               (44.76%)
    17.863820347          5,176,406      L1-dcache-load-misses     #    4.64% of all L1-dcache accesses  (52.27%)
    17.863820347             74,566      L2-loads                                                      (44.31%)
    17.863820347             21,135      L2-load-misses            #   25.75% of all LL-cache accesses  (44.32%)
    17.863820347             89,576      LLC-loads                                                     (39.35%)
    17.863820347             18,469      LLC-load-misses           #   22.50% of all LL-cache accesses  (31.82%)
    17.914126942        165,958,354      mem_inst_retired.any                                          (35.95%)
    17.914126942            194,802      branch-misses                                                 (31.81%)
    17.914126942        314,714,321      instructions              #    2.42  insn per cycle           (39.75%)
    17.914126942        130,191,665      cycles                                                        (39.75%)
    17.914126942             14,046      L1-icache-load-misses                                         (39.75%)
    17.914126942        115,323,892      L1-dcache-loads                                               (39.75%)
    17.914126942          4,782,268      L1-dcache-load-misses     #    4.15% of all L1-dcache accesses  (40.19%)
    17.914126942             75,520      L2-loads                                                      (40.19%)
    17.914126942             22,830      L2-load-misses            #   32.41% of all LL-cache accesses  (44.35%)
    17.914126942             65,373      LLC-loads                                                     (44.35%)
    17.914126942             21,716      LLC-load-misses           #   30.83% of all LL-cache accesses  (43.93%)
    17.964428041        164,901,396      mem_inst_retired.any                                          (44.40%)
    17.964428041            189,300      branch-misses                                                 (40.46%)
    17.964428041        312,468,028      instructions              #    2.41  insn per cycle           (48.37%)
    17.964428041        129,749,908      cycles                                                        (40.39%)
    17.964428041             16,384      L1-icache-load-misses                                         (39.68%)
    17.964428041        116,055,996      L1-dcache-loads                                               (39.68%)
    17.964428041          4,407,229      L1-dcache-load-misses     #    3.80% of all L1-dcache accesses  (39.80%)
    17.964428041             63,058      L2-loads                                                      (31.86%)
    17.964428041             21,075      L2-load-misses            #   32.81% of all LL-cache accesses  (35.66%)
    17.964428041             65,399      LLC-loads                                                     (43.64%)
    17.964428041             22,716      LLC-load-misses           #   35.37% of all LL-cache accesses  (44.36%)
    18.014722250        165,763,045      mem_inst_retired.any                                          (44.33%)
    18.014722250            200,524      branch-misses                                                 (44.33%)
    18.014722250        313,666,716      instructions              #    2.41  insn per cycle           (52.28%)
    18.014722250        130,244,381      cycles                                                        (52.28%)
    18.014722250             12,332      L1-icache-load-misses                                         (45.10%)
    18.014722250        115,880,485      L1-dcache-loads                                               (39.76%)
    18.014722250          4,722,327      L1-dcache-load-misses     #    4.08% of all L1-dcache accesses  (39.76%)
    18.014722250             70,268      L2-loads                                                      (31.81%)
    18.014722250             22,243      L2-load-misses            #   33.18% of all LL-cache accesses  (31.81%)
    18.014722250             63,803      LLC-loads                                                     (31.81%)
    18.014722250             20,944      LLC-load-misses           #   31.24% of all LL-cache accesses  (38.98%)
    18.065025618        167,214,581      mem_inst_retired.any                                          (34.44%)
    18.065025618            185,986      branch-misses                                                 (42.39%)
    18.065025618        316,531,543      instructions              #    2.43  insn per cycle           (52.28%)
    18.065025618        130,213,450      cycles                                                        (52.28%)
    18.065025618             12,022      L1-icache-load-misses                                         (52.28%)
    18.065025618        115,702,099      L1-dcache-loads                                               (49.67%)
    18.065025618          4,704,461      L1-dcache-load-misses     #    4.07% of all L1-dcache accesses  (41.72%)
    18.065025618             67,067      L2-loads                                                      (31.81%)
    18.065025618             20,483      L2-load-misses            #   29.97% of all LL-cache accesses  (31.81%)
    18.065025618             69,607      LLC-loads                                                     (31.81%)
    18.065025618             20,346      LLC-load-misses           #   29.77% of all LL-cache accesses  (31.81%)
    18.115327319        165,732,474      mem_inst_retired.any                                          (31.81%)
    18.115327319            195,790      branch-misses                                                 (31.81%)
    18.115327319        314,313,228      instructions              #    2.41  insn per cycle           (45.76%)
    18.115327319        130,260,945      cycles                                                        (52.29%)
    18.115327319             11,306      L1-icache-load-misses                                         (52.29%)
    18.115327319        115,786,539      L1-dcache-loads                                               (52.29%)
    18.115327319          4,640,223      L1-dcache-load-misses     #    4.01% of all L1-dcache accesses  (52.29%)
    18.115327319             53,377      L2-loads                                                      (31.81%)
    18.115327319             20,774      L2-load-misses            #   35.50% of all LL-cache accesses  (31.81%)
    18.115327319             63,667      LLC-loads                                                     (31.81%)
    18.115327319             22,101      LLC-load-misses           #   37.77% of all LL-cache accesses  (31.81%)
    18.165651886        166,758,173      mem_inst_retired.any                                          (31.79%)
    18.165651886            200,090      branch-misses                                                 (31.79%)
    18.165651886        315,954,746      instructions              #    2.42  insn per cycle           (39.74%)
    18.165651886        130,304,548      cycles                                                        (41.16%)
    18.165651886             13,054      L1-icache-load-misses                                         (49.11%)
    18.165651886        116,267,568      L1-dcache-loads                                               (52.31%)
    18.165651886          5,139,759      L1-dcache-load-misses     #    4.42% of all L1-dcache accesses  (52.31%)
    18.165651886             63,322      L2-loads                                                      (42.95%)
    18.165651886             23,726      L2-load-misses            #   39.42% of all LL-cache accesses  (35.01%)
    18.165651886             57,066      LLC-loads                                                     (31.79%)
    18.165651886             21,532      LLC-load-misses           #   35.77% of all LL-cache accesses  (31.79%)
    18.215956143        165,930,446      mem_inst_retired.any                                          (31.81%)
    18.215956143            196,096      branch-misses                                                 (31.80%)
    18.215956143        315,591,936      instructions              #    2.42  insn per cycle           (39.75%)
    18.215956143        130,264,212      cycles                                                        (39.75%)
    18.215956143             11,339      L1-icache-load-misses                                         (39.75%)
    18.215956143        117,245,250      L1-dcache-loads                                               (44.51%)
    18.215956143          4,987,027      L1-dcache-load-misses     #    4.25% of all L1-dcache accesses  (52.29%)
    18.215956143             57,551      L2-loads                                                      (44.34%)
    18.215956143             17,060      L2-load-misses            #   30.13% of all LL-cache accesses  (44.34%)
    18.215956143             55,680      LLC-loads                                                     (39.60%)
    18.215956143             20,782      LLC-load-misses           #   36.71% of all LL-cache accesses  (31.81%)
    18.266251315        166,952,376      mem_inst_retired.any                                          (36.20%)
    18.266251315            196,751      branch-misses                                                 (31.81%)
    18.266251315        314,641,647      instructions              #    2.42  insn per cycle           (39.76%)
    18.266251315        130,209,035      cycles                                                        (39.76%)
    18.266251315             11,046      L1-icache-load-misses                                         (39.76%)
    18.266251315        115,945,098      L1-dcache-loads                                               (39.76%)
    18.266251315          6,005,518      L1-dcache-load-misses     #    5.18% of all L1-dcache accesses  (39.93%)
    18.266251315             84,196      L2-loads                                                      (39.93%)
    18.266251315             30,797      L2-load-misses            #   38.86% of all LL-cache accesses  (44.34%)
    18.266251315             74,308      LLC-loads                                                     (44.33%)
    18.266251315             22,502      LLC-load-misses           #   28.39% of all LL-cache accesses  (44.18%)
    18.316605341        145,578,313      mem_inst_retired.any                                          (44.40%)
    18.316605341            124,404      branch-misses                                                 (40.84%)
    18.316605341        276,521,157      instructions              #    2.12  insn per cycle           (48.78%)
    18.316605341        130,145,256      cycles                                                        (40.84%)
    18.316605341             50,220      L1-icache-load-misses                                         (39.72%)
    18.316605341         88,634,955      L1-dcache-loads                                               (39.71%)
    18.316605341          7,839,124      L1-dcache-load-misses     #    8.84% of all L1-dcache accesses  (39.71%)
    18.316605341             77,123      L2-loads                                                      (31.77%)
    18.316605341             16,600      L2-load-misses            #   25.15% of all LL-cache accesses  (35.31%)
    18.316605341             54,880      LLC-loads                                                     (43.26%)
    18.316605341             19,068      LLC-load-misses           #   28.89% of all LL-cache accesses  (44.39%)
    18.366910449        168,537,383      mem_inst_retired.any                                          (44.34%)
    18.366910449            150,984      branch-misses                                                 (44.34%)
    18.366910449        357,681,208      instructions              #    2.75  insn per cycle           (52.29%)
    18.366910449        130,237,832      cycles                                                        (52.29%)
    18.366910449             12,473      L1-icache-load-misses                                         (45.46%)
    18.366910449        137,370,091      L1-dcache-loads                                               (39.75%)
    18.366910449          9,820,240      L1-dcache-load-misses     #    7.15% of all L1-dcache accesses  (39.76%)
    18.366910449             39,143      L2-loads                                                      (31.81%)
    18.366910449             15,512      L2-load-misses            #   39.30% of all LL-cache accesses  (31.81%)
    18.366910449             39,806      LLC-loads                                                     (31.81%)
    18.366910449             16,280      LLC-load-misses           #   41.24% of all LL-cache accesses  (38.62%)
    18.417236977        169,694,691      mem_inst_retired.any                                          (34.05%)
    18.417236977            149,420      branch-misses                                                 (41.99%)
    18.417236977        359,477,061      instructions              #    2.76  insn per cycle           (52.31%)
    18.417236977        130,284,152      cycles                                                        (52.31%)
    18.417236977             12,632      L1-icache-load-misses                                         (52.31%)
    18.417236977        137,556,598      L1-dcache-loads                                               (50.07%)
    18.417236977          9,996,485      L1-dcache-load-misses     #    7.27% of all L1-dcache accesses  (42.13%)
    18.417236977             47,657      L2-loads                                                      (31.79%)
    18.417236977             14,947      L2-load-misses            #   31.80% of all LL-cache accesses  (31.79%)
    18.417236977             46,358      LLC-loads                                                     (31.79%)
    18.417236977             15,172      LLC-load-misses           #   32.28% of all LL-cache accesses  (31.79%)
    18.467649802        156,101,297      mem_inst_retired.any                                          (31.74%)
    18.467649802            291,167      branch-misses                                                 (31.74%)
    18.467649802        331,263,851      instructions              #    2.54  insn per cycle           (45.24%)
    18.467649802        130,530,494      cycles                                                        (52.39%)
    18.467649802             12,005      L1-icache-load-misses                                         (52.39%)
    18.467649802        130,319,483      L1-dcache-loads                                               (52.39%)
    18.467649802          8,517,750      L1-dcache-load-misses     #    6.54% of all L1-dcache accesses  (52.39%)
    18.467649802             37,195      L2-loads                                                      (31.74%)
    18.467649802             19,174      L2-load-misses            #   45.37% of all LL-cache accesses  (31.74%)
    18.467649802             47,335      LLC-loads                                                     (31.74%)
    18.467649802             21,575      LLC-load-misses           #   51.05% of all LL-cache accesses  (31.74%)
    18.518071434        156,420,588      mem_inst_retired.any                                          (31.73%)
    18.518071434            288,406      branch-misses                                                 (31.73%)
    18.518071434        329,069,603      instructions              #    2.52  insn per cycle           (39.66%)
    18.518071434        130,552,207      cycles                                                        (40.44%)
    18.518071434             14,397      L1-icache-load-misses                                         (48.38%)
    18.518071434        121,511,578      L1-dcache-loads                                               (52.40%)
    18.518071434          4,839,328      L1-dcache-load-misses     #    3.98% of all L1-dcache accesses  (52.40%)
    18.518071434             66,213      L2-loads                                                      (43.71%)
    18.518071434             20,015      L2-load-misses            #   31.37% of all LL-cache accesses  (35.77%)
    18.518071434             61,385      LLC-loads                                                     (31.73%)
    18.518071434             21,104      LLC-load-misses           #   33.08% of all LL-cache accesses  (31.73%)
    18.568491853        156,322,342      mem_inst_retired.any                                          (31.73%)
    18.568491853            279,771      branch-misses                                                 (31.73%)
    18.568491853        328,120,121      instructions              #    2.51  insn per cycle           (39.67%)
    18.568491853        130,565,919      cycles                                                        (39.66%)
    18.568491853             13,772      L1-icache-load-misses                                         (39.67%)
    18.568491853        121,580,988      L1-dcache-loads                                               (43.57%)
    18.568491853          4,510,121      L1-dcache-load-misses     #    3.71% of all L1-dcache accesses  (51.50%)
    18.568491853             58,540      L2-loads                                                      (44.47%)
    18.568491853             17,129      L2-load-misses            #   28.70% of all LL-cache accesses  (44.47%)
    18.568491853             60,837      LLC-loads                                                     (40.58%)
    18.568491853             20,605      LLC-load-misses           #   34.52% of all LL-cache accesses  (32.64%)
    18.618898267        157,103,695      mem_inst_retired.any                                          (37.40%)
    18.618898267            285,486      branch-misses                                                 (31.74%)
    18.618898267        328,918,201      instructions              #    2.52  insn per cycle           (39.66%)
    18.618898267        130,513,093      cycles                                                        (39.67%)
    18.618898267             15,111      L1-icache-load-misses                                         (39.67%)
    18.618898267        121,383,616      L1-dcache-loads                                               (39.67%)
    18.618898267          4,775,569      L1-dcache-load-misses     #    3.93% of all L1-dcache accesses  (39.67%)
    18.618898267             65,751      L2-loads                                                      (38.79%)
    18.618898267             20,913      L2-load-misses            #   33.40% of all LL-cache accesses  (44.46%)
    18.618898267             59,493      LLC-loads                                                     (44.46%)
    18.618898267             19,258      LLC-load-misses           #   30.75% of all LL-cache accesses  (44.46%)
    18.669301773        156,203,461      mem_inst_retired.any                                          (44.45%)
    18.669301773            286,764      branch-misses                                                 (42.18%)
    18.669301773        329,332,348      instructions              #    2.52  insn per cycle           (50.12%)
    18.669301773        130,517,555      cycles                                                        (42.19%)
    18.669301773             15,425      L1-icache-load-misses                                         (39.67%)
    18.669301773        121,667,136      L1-dcache-loads                                               (39.68%)
    18.669301773          4,317,399      L1-dcache-load-misses     #    3.55% of all L1-dcache accesses  (39.68%)
    18.669301773             60,055      L2-loads                                                      (31.74%)
    18.669301773             24,276      L2-load-misses            #   39.95% of all LL-cache accesses  (34.00%)
    18.669301773             61,467      LLC-loads                                                     (41.93%)
    18.669301773             22,326      LLC-load-misses           #   36.74% of all LL-cache accesses  (44.45%)
    18.719752684        156,259,713      mem_inst_retired.any                                          (44.50%)
    18.719752684            279,047      branch-misses                                                 (44.50%)
    18.719752684        328,040,522      instructions              #    2.51  insn per cycle           (52.43%)
    18.719752684        130,621,552      cycles                                                        (52.42%)
    18.719752684             11,403      L1-icache-load-misses                                         (47.01%)
    18.719752684        120,958,308      L1-dcache-loads                                               (39.64%)
    18.719752684          4,853,808      L1-dcache-load-misses     #    4.01% of all L1-dcache accesses  (39.64%)
    18.719752684             58,949      L2-loads                                                      (31.72%)
    18.719752684             25,895      L2-load-misses            #   41.96% of all LL-cache accesses  (31.72%)
    18.719752684             64,477      LLC-loads                                                     (31.72%)
    18.719752684             24,824      LLC-load-misses           #   40.22% of all LL-cache accesses  (37.13%)
    18.770171673        152,247,964      mem_inst_retired.any                                          (32.31%)
    18.770171673            284,840      branch-misses                                                 (40.24%)
    18.770171673        327,999,756      instructions              #    2.51  insn per cycle           (52.39%)
    18.770171673        130,504,562      cycles                                                        (52.40%)
    18.770171673             15,321      L1-icache-load-misses                                         (52.40%)
    18.770171673        121,017,363      L1-dcache-loads                                               (51.84%)
    18.770171673          4,762,714      L1-dcache-load-misses     #    3.94% of all L1-dcache accesses  (43.91%)
    18.770171673             65,223      L2-loads                                                      (31.74%)
    18.770171673             27,456      L2-load-misses            #   38.07% of all LL-cache accesses  (31.74%)
    18.770171673             79,014      LLC-loads                                                     (31.73%)
    18.770171673             28,797      LLC-load-misses           #   39.93% of all LL-cache accesses  (31.73%)
    18.820584452        148,906,180      mem_inst_retired.any                                          (31.74%)
    18.820584452             79,657      branch-misses                                                 (31.74%)
    18.820584452        263,664,102      instructions              #    2.02  insn per cycle           (43.38%)
    18.820584452        130,391,253      cycles                                                        (51.31%)
    18.820584452             45,561      L1-icache-load-misses                                         (52.38%)
    18.820584452         94,570,502      L1-dcache-loads                                               (52.38%)
    18.820584452          4,675,623      L1-dcache-load-misses     #    4.94% of all L1-dcache accesses  (52.40%)
    18.820584452             50,530      L2-loads                                                      (32.85%)
    18.820584452             14,873      L2-load-misses            #   36.50% of all LL-cache accesses  (31.73%)
    18.820584452             30,964      LLC-loads                                                     (31.73%)
    18.820584452             13,536      LLC-load-misses           #   33.22% of all LL-cache accesses  (31.73%)
    18.871032517        180,365,196      mem_inst_retired.any                                          (31.71%)
    18.871032517             91,877      branch-misses                                                 (31.72%)
    18.871032517        350,445,329      instructions              #    2.68  insn per cycle           (39.64%)
    18.871032517        130,565,341      cycles                                                        (39.64%)
    18.871032517             19,716      L1-icache-load-misses                                         (46.51%)
    18.871032517        129,320,566      L1-dcache-loads                                               (52.43%)
    18.871032517          6,645,441      L1-dcache-load-misses     #    5.14% of all L1-dcache accesses  (52.41%)
    18.871032517             56,710      L2-loads                                                      (44.48%)
    18.871032517             13,413      L2-load-misses            #   28.20% of all LL-cache accesses  (37.67%)
    18.871032517             38,401      LLC-loads                                                     (31.73%)
    18.871032517             11,472      LLC-load-misses           #   24.12% of all LL-cache accesses  (31.73%)
#           time             counts unit events
    18.921441753        180,658,858      mem_inst_retired.any                                          (31.74%)
    18.921441753             97,232      branch-misses                                                 (31.74%)
    18.921441753        350,044,185      instructions              #    2.68  insn per cycle           (39.67%)
    18.921441753        130,504,342      cycles                                                        (39.67%)
    18.921441753             12,565      L1-icache-load-misses                                         (39.67%)
    18.921441753        145,550,258      L1-dcache-loads                                               (41.67%)
    18.921441753          7,107,404      L1-dcache-load-misses     #    4.88% of all L1-dcache accesses  (49.61%)
    18.921441753             27,786      L2-loads                                                      (44.45%)
    18.921441753              9,774      L2-load-misses            #   33.99% of all LL-cache accesses  (44.45%)
    18.921441753             29,717      LLC-loads                                                     (42.47%)
    18.921441753             12,902      LLC-load-misses           #   44.87% of all LL-cache accesses  (34.54%)
    18.971817733        184,969,997      mem_inst_retired.any                                          (39.24%)
    18.971817733             96,408      branch-misses                                                 (31.75%)
    18.971817733        357,901,256      instructions              #    2.74  insn per cycle           (39.70%)
    18.971817733        130,461,129      cycles                                                        (39.69%)
    18.971817733             13,723      L1-icache-load-misses                                         (39.71%)
    18.971817733        147,190,643      L1-dcache-loads                                               (39.71%)
    18.971817733          7,171,149      L1-dcache-load-misses     #    4.87% of all L1-dcache accesses  (39.71%)
    18.971817733             25,597      L2-loads                                                      (36.93%)
    18.971817733              6,850      L2-load-misses            #   27.28% of all LL-cache accesses  (44.42%)
    18.971817733             24,626      LLC-loads                                                     (44.42%)
    18.971817733              6,469      LLC-load-misses           #   25.76% of all LL-cache accesses  (44.41%)
    19.022203285        183,266,661      mem_inst_retired.any                                          (44.43%)
    19.022203285             96,109      branch-misses                                                 (43.97%)
    19.022203285        355,753,342      instructions              #    2.73  insn per cycle           (51.91%)
    19.022203285        130,519,687      cycles                                                        (43.98%)
    19.022203285             12,287      L1-icache-load-misses                                         (39.69%)
    19.022203285        147,312,778      L1-dcache-loads                                               (39.69%)
    19.022203285          7,209,781      L1-dcache-load-misses     #    4.89% of all L1-dcache accesses  (39.69%)
    19.022203285             20,976      L2-loads                                                      (31.75%)
    19.022203285              6,205      L2-load-misses            #   31.88% of all LL-cache accesses  (32.20%)
    19.022203285             17,957      LLC-loads                                                     (40.13%)
    19.022203285              6,223      LLC-load-misses           #   31.97% of all LL-cache accesses  (44.43%)
    19.072603859        182,887,251      mem_inst_retired.any                                          (43.34%)
    19.072603859            246,146      branch-misses                                                 (44.44%)
    19.072603859        345,559,992      instructions              #    2.65  insn per cycle           (52.38%)
    19.072603859        130,553,065      cycles                                                        (52.38%)
    19.072603859              9,442      L1-icache-load-misses                                         (48.74%)
    19.072603859        135,626,418      L1-dcache-loads                                               (40.80%)
    19.072603859          3,986,567      L1-dcache-load-misses     #    2.94% of all L1-dcache accesses  (39.68%)
    19.072603859             58,174      L2-loads                                                      (31.74%)
    19.072603859              7,711      L2-load-misses            #   13.25% of all LL-cache accesses  (31.74%)
    19.072603859             58,212      LLC-loads                                                     (31.74%)
    19.072603859              9,118      LLC-load-misses           #   15.67% of all LL-cache accesses  (35.38%)
    19.123006912        182,833,543      mem_inst_retired.any                                          (31.74%)
    19.123006912            246,262      branch-misses                                                 (38.58%)
    19.123006912        344,580,262      instructions              #    2.64  insn per cycle           (52.38%)
    19.123006912        130,506,451      cycles                                                        (52.38%)
    19.123006912             10,106      L1-icache-load-misses                                         (52.38%)
    19.123006912        134,497,143      L1-dcache-loads                                               (52.38%)
    19.123006912          4,035,795      L1-dcache-load-misses     #    3.00% of all L1-dcache accesses  (45.57%)
    19.123006912             53,222      L2-loads                                                      (31.74%)
    19.123006912             22,444      L2-load-misses            #   43.57% of all LL-cache accesses  (31.74%)
    19.123006912             49,812      LLC-loads                                                     (31.74%)
    19.123006912             19,773      LLC-load-misses           #   38.38% of all LL-cache accesses  (31.74%)
    19.173410964        179,805,351      mem_inst_retired.any                                          (31.75%)
    19.173410964            234,307      branch-misses                                                 (31.74%)
    19.173410964        340,988,967      instructions              #    2.61  insn per cycle           (41.74%)
    19.173410964        130,499,147      cycles                                                        (49.67%)
    19.173410964             12,717      L1-icache-load-misses                                         (52.38%)
    19.173410964        135,186,447      L1-dcache-loads                                               (52.38%)
    19.173410964          3,736,035      L1-dcache-load-misses     #    2.76% of all L1-dcache accesses  (52.38%)
    19.173410964             68,234      L2-loads                                                      (34.47%)
    19.173410964             20,303      L2-load-misses            #   31.74% of all LL-cache accesses  (31.75%)
    19.173410964             59,715      LLC-loads                                                     (31.75%)
    19.173410964             21,167      LLC-load-misses           #   33.09% of all LL-cache accesses  (31.75%)
    19.223833190        179,722,252      mem_inst_retired.any                                          (31.73%)
    19.223833190            237,922      branch-misses                                                 (31.73%)
    19.223833190        337,814,482      instructions              #    2.59  insn per cycle           (39.66%)
    19.223833190        130,551,014      cycles                                                        (39.66%)
    19.223833190             11,498      L1-icache-load-misses                                         (44.88%)
    19.223833190        133,615,319      L1-dcache-loads                                               (52.40%)
    19.223833190          3,846,603      L1-dcache-load-misses     #    2.88% of all L1-dcache accesses  (52.40%)
    19.223833190             52,913      L2-loads                                                      (44.47%)
    19.223833190             19,971      L2-load-misses            #   37.74% of all LL-cache accesses  (39.27%)
    19.223833190             52,916      LLC-loads                                                     (31.73%)
    19.223833190             21,587      LLC-load-misses           #   40.80% of all LL-cache accesses  (31.73%)
    19.274142600        179,612,650      mem_inst_retired.any                                          (31.81%)
    19.274142600            239,551      branch-misses                                                 (31.81%)
    19.274142600        338,291,664      instructions              #    2.60  insn per cycle           (39.76%)
    19.274142600        130,222,802      cycles                                                        (39.76%)
    19.274142600             18,252      L1-icache-load-misses                                         (39.76%)
    19.274142600        126,337,197      L1-dcache-loads                                               (40.17%)
    19.274142600          3,702,361      L1-dcache-load-misses     #    2.93% of all L1-dcache accesses  (48.12%)
    19.274142600             70,885      L2-loads                                                      (44.33%)
    19.274142600             24,307      L2-load-misses            #   37.96% of all LL-cache accesses  (44.34%)
    19.274142600             57,192      LLC-loads                                                     (43.94%)
    19.274142600             20,048      LLC-load-misses           #   31.31% of all LL-cache accesses  (36.00%)
    19.324440125        147,555,156      mem_inst_retired.any                                          (40.54%)
    19.324440125            197,826      branch-misses                                                 (32.59%)
    19.324440125        276,856,671      instructions              #    2.13  insn per cycle           (40.55%)
    19.324440125        130,015,467      cycles                                                        (39.76%)
    19.324440125             56,192      L1-icache-load-misses                                         (39.76%)
    19.324440125         97,821,147      L1-dcache-loads                                               (39.76%)
    19.324440125          3,813,340      L1-dcache-load-misses     #    3.90% of all L1-dcache accesses  (39.76%)
    19.324440125            108,584      L2-loads                                                      (35.58%)
    19.324440125             26,018      L2-load-misses            #   24.63% of all LL-cache accesses  (43.53%)
    19.324440125            102,714      LLC-loads                                                     (44.33%)
    19.324440125             24,478      LLC-load-misses           #   23.17% of all LL-cache accesses  (44.33%)
    19.374752306        110,322,405      mem_inst_retired.any                                          (44.35%)
    19.374752306            155,279      branch-misses                                                 (44.35%)
    19.374752306        209,750,556      instructions              #    1.61  insn per cycle           (52.30%)
    19.374752306        129,959,897      cycles                                                        (45.14%)
    19.374752306             85,946      L1-icache-load-misses                                         (39.75%)
    19.374752306         82,605,787      L1-dcache-loads                                               (39.75%)
    19.374752306          4,352,728      L1-dcache-load-misses     #    5.27% of all L1-dcache accesses  (39.75%)
    19.374752306            161,563      L2-loads                                                      (31.80%)
    19.374752306             26,353      L2-load-misses            #   16.71% of all LL-cache accesses  (31.79%)
    19.374752306            153,933      LLC-loads                                                     (38.94%)
    19.374752306             23,335      LLC-load-misses           #   14.79% of all LL-cache accesses  (44.35%)
    19.425070461        149,240,588      mem_inst_retired.any                                          (42.33%)
    19.425070461            192,839      branch-misses                                                 (44.35%)
    19.425070461        255,774,655      instructions              #    1.97  insn per cycle           (52.30%)
    19.425070461        130,013,204      cycles                                                        (52.30%)
    19.425070461            103,103      L1-icache-load-misses                                         (49.75%)
    19.425070461         83,288,957      L1-dcache-loads                                               (41.80%)
    19.425070461          4,243,963      L1-dcache-load-misses     #    5.10% of all L1-dcache accesses  (39.74%)
    19.425070461            114,589      L2-loads                                                      (31.80%)
    19.425070461             28,897      L2-load-misses            #   29.82% of all LL-cache accesses  (31.80%)
    19.425070461             79,202      LLC-loads                                                     (31.80%)
    19.425070461             31,547      LLC-load-misses           #   32.56% of all LL-cache accesses  (34.34%)
    19.475506397        167,124,135      mem_inst_retired.any                                          (31.73%)
    19.475506397            216,947      branch-misses                                                 (37.62%)
    19.475506397        304,697,162      instructions              #    2.34  insn per cycle           (52.42%)
    19.475506397        130,381,724      cycles                                                        (52.42%)
    19.475506397             47,263      L1-icache-load-misses                                         (52.41%)
    19.475506397        112,958,382      L1-dcache-loads                                               (52.41%)
    19.475506397          3,982,266      L1-dcache-load-misses     #    3.53% of all L1-dcache accesses  (46.54%)
    19.475506397            115,233      L2-loads                                                      (31.72%)
    19.475506397             33,140      L2-load-misses            #   30.70% of all LL-cache accesses  (31.72%)
    19.475506397            100,666      LLC-loads                                                     (31.72%)
    19.475506397             36,475      LLC-load-misses           #   33.79% of all LL-cache accesses  (31.72%)
    19.525827142        139,520,268      mem_inst_retired.any                                          (31.81%)
    19.525827142             65,883      branch-misses                                                 (31.80%)
    19.525827142        266,889,694      instructions              #    2.05  insn per cycle           (40.82%)
    19.525827142        130,057,193      cycles                                                        (48.76%)
    19.525827142             64,280      L1-icache-load-misses                                         (52.31%)
    19.525827142        102,165,558      L1-dcache-loads                                               (52.32%)
    19.525827142          5,640,168      L1-dcache-load-misses     #    5.52% of all L1-dcache accesses  (52.29%)
    19.525827142             97,956      L2-loads                                                      (35.35%)
    19.525827142             46,707      L2-load-misses            #   55.98% of all LL-cache accesses  (31.78%)
    19.525827142             68,922      LLC-loads                                                     (31.78%)
    19.525827142             17,353      LLC-load-misses           #   20.80% of all LL-cache accesses  (31.81%)
    19.576239219        178,167,601      mem_inst_retired.any                                          (31.74%)
    19.576239219             83,695      branch-misses                                                 (31.72%)
    19.576239219        347,562,211      instructions              #    2.67  insn per cycle           (39.66%)
    19.576239219        130,348,657      cycles                                                        (39.66%)
    19.576239219             33,088      L1-icache-load-misses                                         (44.06%)
    19.576239219        125,259,913      L1-dcache-loads                                               (51.99%)
    19.576239219          7,172,126      L1-dcache-load-misses     #    5.73% of all L1-dcache accesses  (52.41%)
    19.576239219             85,960      L2-loads                                                      (44.46%)
    19.576239219             17,791      L2-load-misses            #   20.12% of all LL-cache accesses  (40.09%)
    19.576239219             90,857      LLC-loads                                                     (32.15%)
    19.576239219             16,719      LLC-load-misses           #   18.91% of all LL-cache accesses  (31.74%)
    19.626552629        179,332,827      mem_inst_retired.any                                          (31.80%)
    19.626552629             78,662      branch-misses                                                 (31.80%)
    19.626552629        348,768,599      instructions              #    2.68  insn per cycle           (39.75%)
    19.626552629        130,200,777      cycles                                                        (39.75%)
    19.626552629             22,653      L1-icache-load-misses                                         (39.75%)
    19.626552629        133,078,379      L1-dcache-loads                                               (39.75%)
    19.626552629          7,241,356      L1-dcache-load-misses     #    5.44% of all L1-dcache accesses  (47.30%)
    19.626552629             47,173      L2-loads                                                      (44.35%)
    19.626552629             12,873      L2-load-misses            #   26.60% of all LL-cache accesses  (44.35%)
    19.626552629             49,627      LLC-loads                                                     (44.35%)
    19.626552629             11,494      LLC-load-misses           #   23.75% of all LL-cache accesses  (36.82%)
    19.676875599        179,619,622      mem_inst_retired.any                                          (41.39%)
    19.676875599             81,942      branch-misses                                                 (33.45%)
    19.676875599        346,869,830      instructions              #    2.66  insn per cycle           (41.40%)
    19.676875599        130,213,951      cycles                                                        (39.74%)
    19.676875599             20,945      L1-icache-load-misses                                         (39.74%)
    19.676875599        133,690,201      L1-dcache-loads                                               (39.74%)
    19.676875599          7,582,184      L1-dcache-load-misses     #    5.67% of all L1-dcache accesses  (39.74%)
    19.676875599             47,361      L2-loads                                                      (34.74%)
    19.676875599             13,403      L2-load-misses            #   27.54% of all LL-cache accesses  (42.68%)
    19.676875599             49,977      LLC-loads                                                     (44.36%)
    19.676875599             13,664      LLC-load-misses           #   28.08% of all LL-cache accesses  (44.36%)
    19.727238602        177,970,039      mem_inst_retired.any                                          (44.41%)
    19.727238602             78,115      branch-misses                                                 (44.40%)
    19.727238602        344,380,801      instructions              #    2.64  insn per cycle           (52.35%)
    19.727238602        130,319,233      cycles                                                        (46.07%)
    19.727238602             28,001      L1-icache-load-misses                                         (39.70%)
    19.727238602        133,563,188      L1-dcache-loads                                               (39.70%)
    19.727238602          7,320,218      L1-dcache-load-misses     #    5.48% of all L1-dcache accesses  (39.71%)
    19.727238602             51,166      L2-loads                                                      (31.77%)
    19.727238602             13,852      L2-load-misses            #   26.77% of all LL-cache accesses  (31.77%)
    19.727238602             52,339      LLC-loads                                                     (38.03%)
    19.727238602             15,165      LLC-load-misses           #   29.30% of all LL-cache accesses  (44.41%)
    19.777582735        143,510,547      mem_inst_retired.any                                          (41.32%)
    19.777582735             65,404      branch-misses                                                 (44.37%)
    19.777582735        289,642,877      instructions              #    2.23  insn per cycle           (52.32%)
    19.777582735        130,130,825      cycles                                                        (52.32%)
    19.777582735             37,767      L1-icache-load-misses                                         (50.76%)
    19.777582735        123,804,926      L1-dcache-loads                                               (42.81%)
    19.777582735          7,365,952      L1-dcache-load-misses     #    5.95% of all L1-dcache accesses  (39.73%)
    19.777582735             84,035      L2-loads                                                      (31.78%)
    19.777582735             17,621      L2-load-misses            #   21.26% of all LL-cache accesses  (31.78%)
    19.777582735             81,757      LLC-loads                                                     (31.78%)
    19.777582735             16,029      LLC-load-misses           #   19.34% of all LL-cache accesses  (33.33%)
    19.828007773        165,742,177      mem_inst_retired.any                                          (31.73%)
    19.828007773             93,773      branch-misses                                                 (36.61%)
    19.828007773        307,207,957      instructions              #    2.36  insn per cycle           (52.40%)
    19.828007773        130,404,598      cycles                                                        (52.40%)
    19.828007773             41,343      L1-icache-load-misses                                         (52.40%)
    19.828007773        118,742,658      L1-dcache-loads                                               (52.40%)
    19.828007773          6,713,652      L1-dcache-load-misses     #    5.65% of all L1-dcache accesses  (47.55%)
    19.828007773             54,001      L2-loads                                                      (31.74%)
    19.828007773             15,602      L2-load-misses            #   27.29% of all LL-cache accesses  (31.74%)
    19.828007773             60,352      LLC-loads                                                     (31.74%)
    19.828007773             15,256      LLC-load-misses           #   26.68% of all LL-cache accesses  (31.74%)
    19.878340459        159,758,019      mem_inst_retired.any                                          (31.79%)
    19.878340459            151,712      branch-misses                                                 (31.78%)
    19.878340459        290,699,355      instructions              #    2.24  insn per cycle           (39.80%)
    19.878340459        130,052,331      cycles                                                        (47.75%)
    19.878340459             49,397      L1-icache-load-misses                                         (52.31%)
    19.878340459        102,149,888      L1-dcache-loads                                               (52.31%)
    19.878340459          4,078,731      L1-dcache-load-misses     #    3.99% of all L1-dcache accesses  (52.32%)
    19.878340459             93,337      L2-loads                                                      (36.39%)
    19.878340459             33,580      L2-load-misses            #   39.39% of all LL-cache accesses  (31.79%)
    19.878340459             77,163      LLC-loads                                                     (31.79%)
    19.878340459             34,011      LLC-load-misses           #   39.90% of all LL-cache accesses  (31.78%)
    19.928647604        156,865,484      mem_inst_retired.any                                          (31.80%)
    19.928647604            145,596      branch-misses                                                 (31.81%)
    19.928647604        297,924,339      instructions              #    2.29  insn per cycle           (39.76%)
    19.928647604        130,090,714      cycles                                                        (39.76%)
    19.928647604             33,282      L1-icache-load-misses                                         (43.14%)
    19.928647604        106,964,464      L1-dcache-loads                                               (51.09%)
    19.928647604          3,883,450      L1-dcache-load-misses     #    3.63% of all L1-dcache accesses  (52.27%)
    19.928647604             73,139      L2-loads                                                      (44.33%)
    19.928647604             26,613      L2-load-misses            #   36.61% of all LL-cache accesses  (40.98%)
    19.928647604             72,248      LLC-loads                                                     (33.03%)
    19.928647604             30,166      LLC-load-misses           #   41.50% of all LL-cache accesses  (31.82%)
    19.978953381        163,331,359      mem_inst_retired.any                                          (31.80%)
    19.978953381            154,991      branch-misses                                                 (31.81%)
    19.978953381        302,386,926      instructions              #    2.32  insn per cycle           (39.75%)
    19.978953381        130,094,604      cycles                                                        (39.75%)
    19.978953381             30,572      L1-icache-load-misses                                         (39.75%)
    19.978953381        107,470,840      L1-dcache-loads                                               (39.75%)
    19.978953381          4,280,427      L1-dcache-load-misses     #    3.98% of all L1-dcache accesses  (46.50%)
    19.978953381             96,739      L2-loads                                                      (44.35%)
    19.978953381             24,572      L2-load-misses            #   26.51% of all LL-cache accesses  (44.35%)
    19.978953381             88,668      LLC-loads                                                     (44.35%)
    19.978953381             24,649      LLC-load-misses           #   26.59% of all LL-cache accesses  (37.62%)
    20.029262916        164,996,161      mem_inst_retired.any                                          (42.17%)
    20.029262916            156,470      branch-misses                                                 (34.23%)
    20.029262916        309,442,598      instructions              #    2.38  insn per cycle           (42.18%)
    20.029262916        130,165,049      cycles                                                        (39.75%)
    20.029262916             26,475      L1-icache-load-misses                                         (39.75%)
    20.029262916        109,456,139      L1-dcache-loads                                               (39.75%)
    20.029262916          3,869,003      L1-dcache-load-misses     #    3.53% of all L1-dcache accesses  (39.75%)
    20.029262916             91,559      L2-loads                                                      (33.95%)
    20.029262916             24,014      L2-load-misses            #   27.08% of all LL-cache accesses  (41.90%)
    20.029262916             85,804      LLC-loads                                                     (44.34%)
    20.029262916             25,401      LLC-load-misses           #   28.64% of all LL-cache accesses  (44.34%)
    20.079574987        165,230,756      mem_inst_retired.any                                          (44.35%)
    20.079574987            150,034      branch-misses                                                 (44.35%)
    20.079574987        307,500,746      instructions              #    2.36  insn per cycle           (52.29%)
    20.079574987        130,150,084      cycles                                                        (46.77%)
    20.079574987             21,444      L1-icache-load-misses                                         (39.74%)
    20.079574987        112,707,934      L1-dcache-loads                                               (39.75%)
    20.079574987          3,385,451      L1-dcache-load-misses     #    3.00% of all L1-dcache accesses  (39.75%)
    20.079574987             51,252      L2-loads                                                      (31.80%)
    20.079574987             25,415      L2-load-misses            #   46.53% of all LL-cache accesses  (31.80%)
    20.079574987             57,981      LLC-loads                                                     (37.31%)
    20.079574987             24,844      LLC-load-misses           #   45.49% of all LL-cache accesses  (44.35%)
    20.129891905        166,527,563      mem_inst_retired.any                                          (40.69%)
    20.129891905            157,444      branch-misses                                                 (44.35%)
    20.129891905        313,114,621      instructions              #    2.41  insn per cycle           (52.30%)
    20.129891905        130,157,960      cycles                                                        (52.30%)
    20.129891905             14,036      L1-icache-load-misses                                         (51.38%)
    20.129891905        112,876,713      L1-dcache-loads                                               (43.43%)
    20.129891905          3,822,587      L1-dcache-load-misses     #    3.39% of all L1-dcache accesses  (39.75%)
    20.129891905             67,540      L2-loads                                                      (31.80%)
    20.129891905             35,954      L2-load-misses            #   54.14% of all LL-cache accesses  (31.80%)
    20.129891905             65,287      LLC-loads                                                     (31.80%)
    20.129891905             30,153      LLC-load-misses           #   45.40% of all LL-cache accesses  (32.71%)
#           time             counts unit events
    20.180188673        161,770,560      mem_inst_retired.any                                          (31.81%)
    20.180188673            161,135      branch-misses                                                 (36.09%)
    20.180188673        302,340,905      instructions              #    2.32  insn per cycle           (52.00%)
    20.180188673        130,095,877      cycles                                                        (52.27%)
    20.180188673             26,795      L1-icache-load-misses                                         (52.28%)
    20.180188673        111,872,213      L1-dcache-loads                                               (52.28%)
    20.180188673          4,022,421      L1-dcache-load-misses     #    3.60% of all L1-dcache accesses  (48.02%)
    20.180188673             67,471      L2-loads                                                      (31.82%)
    20.180188673             25,235      L2-load-misses            #   33.97% of all LL-cache accesses  (31.82%)
    20.180188673             81,091      LLC-loads                                                     (31.82%)
    20.180188673             23,384      LLC-load-misses           #   31.48% of all LL-cache accesses  (31.81%)
    20.230589232        173,311,521      mem_inst_retired.any                                          (31.75%)
    20.230589232            145,223      branch-misses                                                 (31.75%)
    20.230589232        325,096,355      instructions              #    2.49  insn per cycle           (39.68%)
    20.230589232        130,538,296      cycles                                                        (47.34%)
    20.230589232             24,071      L1-icache-load-misses                                         (52.38%)
    20.230589232        113,533,053      L1-dcache-loads                                               (52.38%)
    20.230589232          3,781,473      L1-dcache-load-misses     #    3.33% of all L1-dcache accesses  (52.38%)
    20.230589232             64,824      L2-loads                                                      (36.80%)
    20.230589232             20,420      L2-load-misses            #   32.31% of all LL-cache accesses  (31.74%)
    20.230589232             61,558      LLC-loads                                                     (31.74%)
    20.230589232             11,361      LLC-load-misses           #   17.98% of all LL-cache accesses  (31.75%)
    20.280930270        171,724,878      mem_inst_retired.any                                          (31.79%)
    20.280930270            165,140      branch-misses                                                 (31.79%)
    20.280930270        322,754,324      instructions              #    2.48  insn per cycle           (39.73%)
    20.280930270        130,380,703      cycles                                                        (39.73%)
    20.280930270             18,609      L1-icache-load-misses                                         (42.62%)
    20.280930270        114,503,259      L1-dcache-loads                                               (50.56%)
    20.280930270          3,791,362      L1-dcache-load-misses     #    3.31% of all L1-dcache accesses  (52.32%)
    20.280930270             53,607      L2-loads                                                      (44.37%)
    20.280930270             15,952      L2-load-misses            #   28.68% of all LL-cache accesses  (41.50%)
    20.280930270             57,630      LLC-loads                                                     (33.56%)
    20.280930270             13,104      LLC-load-misses           #   23.56% of all LL-cache accesses  (31.78%)
    20.331220813        171,795,420      mem_inst_retired.any                                          (31.82%)
    20.331220813            156,107      branch-misses                                                 (31.81%)
    20.331220813        323,362,501      instructions              #    2.48  insn per cycle           (39.77%)
    20.331220813        130,261,008      cycles                                                        (39.77%)
    20.331220813             12,522      L1-icache-load-misses                                         (39.77%)
    20.331220813        117,726,524      L1-dcache-loads                                               (39.77%)
    20.331220813          4,347,432      L1-dcache-load-misses     #    3.69% of all L1-dcache accesses  (45.96%)
    20.331220813             48,991      L2-loads                                                      (44.32%)
    20.331220813              8,620      L2-load-misses            #   17.13% of all LL-cache accesses  (44.32%)
    20.331220813             51,623      LLC-loads                                                     (44.32%)
    20.331220813              7,968      LLC-load-misses           #   15.84% of all LL-cache accesses  (38.15%)
    20.381511455        172,667,344      mem_inst_retired.any                                          (42.68%)
    20.381511455            164,450      branch-misses                                                 (34.73%)
    20.381511455        325,015,247      instructions              #    2.49  insn per cycle           (42.68%)
    20.381511455        130,291,103      cycles                                                        (39.77%)
    20.381511455             10,687      L1-icache-load-misses                                         (39.77%)
    20.381511455        116,794,378      L1-dcache-loads                                               (39.77%)
    20.381511455          3,958,695      L1-dcache-load-misses     #    3.39% of all L1-dcache accesses  (39.77%)
    20.381511455             47,086      L2-loads                                                      (33.45%)
    20.381511455              7,321      L2-load-misses            #   15.76% of all LL-cache accesses  (41.40%)
    20.381511455             45,818      LLC-loads                                                     (44.32%)
    20.381511455              7,282      LLC-load-misses           #   15.68% of all LL-cache accesses  (44.32%)
    20.431787605        170,173,778      mem_inst_retired.any                                          (44.31%)
    20.431787605            154,534      branch-misses                                                 (44.31%)
    20.431787605        321,186,218      instructions              #    2.47  insn per cycle           (52.27%)
    20.431787605        130,252,534      cycles                                                        (47.24%)
    20.431787605             14,517      L1-icache-load-misses                                         (39.77%)
    20.431787605        117,223,787      L1-dcache-loads                                               (39.77%)
    20.431787605          4,141,339      L1-dcache-load-misses     #    3.53% of all L1-dcache accesses  (39.77%)
    20.431787605             55,037      L2-loads                                                      (31.81%)
    20.431787605              6,635      L2-load-misses            #   12.35% of all LL-cache accesses  (31.81%)
    20.431787605             52,416      LLC-loads                                                     (36.84%)
    20.431787605              9,996      LLC-load-misses           #   18.61% of all LL-cache accesses  (44.33%)
    20.482103171        143,109,550      mem_inst_retired.any                                          (40.26%)
    20.482103171            111,124      branch-misses                                                 (44.34%)
    20.482103171        288,471,352      instructions              #    2.22  insn per cycle           (52.29%)
    20.482103171        130,195,834      cycles                                                        (52.28%)
    20.482103171             23,567      L1-icache-load-misses                                         (51.81%)
    20.482103171        112,234,583      L1-dcache-loads                                               (43.87%)
    20.482103171          5,708,264      L1-dcache-load-misses     #    5.09% of all L1-dcache accesses  (39.76%)
    20.482103171             61,852      L2-loads                                                      (31.81%)
    20.482103171             19,348      L2-load-misses            #   40.59% of all LL-cache accesses  (31.81%)
    20.482103171             33,484      LLC-loads                                                     (31.81%)
    20.482103171             10,534      LLC-load-misses           #   22.10% of all LL-cache accesses  (32.27%)
    20.532557673        180,961,807      mem_inst_retired.any                                          (31.72%)
    20.532557673            103,037      branch-misses                                                 (35.57%)
    20.532557673        338,511,965      instructions              #    2.59  insn per cycle           (51.42%)
    20.532557673        130,592,239      cycles                                                        (52.44%)
    20.532557673             49,727      L1-icache-load-misses                                         (52.43%)
    20.532557673        123,161,247      L1-dcache-loads                                               (52.43%)
    20.532557673          6,740,134      L1-dcache-load-misses     #    5.47% of all L1-dcache accesses  (48.60%)
    20.532557673             67,641      L2-loads                                                      (31.70%)
    20.532557673              8,020      L2-load-misses            #   16.48% of all LL-cache accesses  (31.71%)
    20.532557673             29,717      LLC-loads                                                     (31.71%)
    20.532557673              6,384      LLC-load-misses           #   13.11% of all LL-cache accesses  (31.72%)
    20.582850688        179,422,379      mem_inst_retired.any                                          (31.81%)
    20.582850688            111,623      branch-misses                                                 (31.81%)
    20.582850688        351,879,335      instructions              #    2.70  insn per cycle           (39.77%)
    20.582850688        130,279,834      cycles                                                        (46.70%)
    20.582850688             16,072      L1-icache-load-misses                                         (52.27%)
    20.582850688        145,498,208      L1-dcache-loads                                               (52.27%)
    20.582850688          7,237,712      L1-dcache-load-misses     #    4.97% of all L1-dcache accesses  (52.27%)
    20.582850688             26,891      L2-loads                                                      (37.41%)
    20.582850688              6,245      L2-load-misses            #   24.30% of all LL-cache accesses  (31.82%)
    20.582850688             24,505      LLC-loads                                                     (31.82%)
    20.582850688              6,405      LLC-load-misses           #   24.92% of all LL-cache accesses  (31.82%)
    20.633123335        178,129,229      mem_inst_retired.any                                          (31.83%)
    20.633123335            103,960      branch-misses                                                 (31.82%)
    20.633123335        350,183,158      instructions              #    2.69  insn per cycle           (39.78%)
    20.633123335        130,145,218      cycles                                                        (39.78%)
    20.633123335             22,176      L1-icache-load-misses                                         (42.16%)
    20.633123335        143,748,505      L1-dcache-loads                                               (50.11%)
    20.633123335          7,246,465      L1-dcache-load-misses     #    5.04% of all L1-dcache accesses  (52.26%)
    20.633123335             35,339      L2-loads                                                      (44.31%)
    20.633123335             10,504      L2-load-misses            #   31.00% of all LL-cache accesses  (41.94%)
    20.633123335             32,433      LLC-loads                                                     (33.99%)
    20.633123335              9,235      LLC-load-misses           #   27.25% of all LL-cache accesses  (31.82%)
    20.683417780        180,838,087      mem_inst_retired.any                                          (31.81%)
    20.683417780            109,961      branch-misses                                                 (31.81%)
    20.683417780        349,818,218      instructions              #    2.69  insn per cycle           (39.77%)
    20.683417780        130,227,259      cycles                                                        (39.77%)
    20.683417780             38,024      L1-icache-load-misses                                         (39.76%)
    20.683417780        139,516,734      L1-dcache-loads                                               (39.76%)
    20.683417780          7,136,749      L1-dcache-load-misses     #    5.12% of all L1-dcache accesses  (45.56%)
    20.683417780             38,839      L2-loads                                                      (44.32%)
    20.683417780              7,798      L2-load-misses            #   20.71% of all LL-cache accesses  (44.33%)
    20.683417780             36,469      LLC-loads                                                     (44.33%)
    20.683417780              7,684      LLC-load-misses           #   20.41% of all LL-cache accesses  (38.54%)
    20.733714642        179,070,206      mem_inst_retired.any                                          (43.08%)
    20.733714642            192,637      branch-misses                                                 (35.13%)
    20.733714642        347,578,484      instructions              #    2.67  insn per cycle           (43.08%)
    20.733714642        130,263,214      cycles                                                        (39.76%)
    20.733714642             16,174      L1-icache-load-misses                                         (39.76%)
    20.733714642        133,700,381      L1-dcache-loads                                               (39.76%)
    20.733714642          3,929,256      L1-dcache-load-misses     #    2.94% of all L1-dcache accesses  (39.76%)
    20.733714642             50,398      L2-loads                                                      (33.05%)
    20.733714642              7,563      L2-load-misses            #   16.88% of all LL-cache accesses  (41.00%)
    20.733714642             39,206      LLC-loads                                                     (44.33%)
    20.733714642              8,477      LLC-load-misses           #   18.92% of all LL-cache accesses  (44.33%)
    20.783990052        177,084,173      mem_inst_retired.any                                          (44.31%)
    20.783990052            237,156      branch-misses                                                 (44.31%)
    20.783990052        341,491,195      instructions              #    2.62  insn per cycle           (52.27%)
    20.783990052        130,211,524      cycles                                                        (47.64%)
    20.783990052             25,267      L1-icache-load-misses                                         (39.78%)
    20.783990052        127,143,117      L1-dcache-loads                                               (39.78%)
    20.783990052          3,956,462      L1-dcache-load-misses     #    3.11% of all L1-dcache accesses  (39.77%)
    20.783990052             70,709      L2-loads                                                      (31.82%)
    20.783990052             16,535      L2-load-misses            #   25.88% of all LL-cache accesses  (31.82%)
    20.783990052             57,081      LLC-loads                                                     (36.44%)
    20.783990052             10,116      LLC-load-misses           #   15.83% of all LL-cache accesses  (44.31%)
    20.834287922        177,005,287      mem_inst_retired.any                                          (39.88%)
    20.834287922            240,054      branch-misses                                                 (44.33%)
    20.834287922        341,912,682      instructions              #    2.63  insn per cycle           (52.28%)
    20.834287922        130,245,036      cycles                                                        (52.28%)
    20.834287922             19,760      L1-icache-load-misses                                         (52.18%)
    20.834287922        132,767,170      L1-dcache-loads                                               (44.24%)
    20.834287922          3,957,825      L1-dcache-load-misses     #    2.98% of all L1-dcache accesses  (39.76%)
    20.834287922             52,177      L2-loads                                                      (31.81%)
    20.834287922             10,206      L2-load-misses            #   19.44% of all LL-cache accesses  (31.81%)
    20.834287922             52,805      LLC-loads                                                     (31.81%)
    20.834287922              8,636      LLC-load-misses           #   16.45% of all LL-cache accesses  (31.90%)
    20.884572610        178,276,695      mem_inst_retired.any                                          (31.82%)
    20.884572610            231,119      branch-misses                                                 (35.32%)
    20.884572610        341,515,278      instructions              #    2.62  insn per cycle           (51.23%)
    20.884572610        130,227,684      cycles                                                        (52.27%)
    20.884572610             16,404      L1-icache-load-misses                                         (52.27%)
    20.884572610        133,137,066      L1-dcache-loads                                               (52.27%)
    20.884572610          3,489,244      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (48.79%)
    20.884572610             46,982      L2-loads                                                      (31.82%)
    20.884572610              7,815      L2-load-misses            #   16.39% of all LL-cache accesses  (31.82%)
    20.884572610             48,365      LLC-loads                                                     (31.82%)
    20.884572610              9,207      LLC-load-misses           #   19.31% of all LL-cache accesses  (31.82%)
    20.934847918        178,033,780      mem_inst_retired.any                                          (31.82%)
    20.934847918            242,825      branch-misses                                                 (31.82%)
    20.934847918        341,428,382      instructions              #    2.62  insn per cycle           (39.78%)
    20.934847918        130,219,621      cycles                                                        (46.69%)
    20.934847918             16,433      L1-icache-load-misses                                         (52.26%)
    20.934847918        132,086,838      L1-dcache-loads                                               (52.26%)
    20.934847918          3,738,080      L1-dcache-load-misses     #    2.83% of all L1-dcache accesses  (52.26%)
    20.934847918             51,254      L2-loads                                                      (37.41%)
    20.934847918              8,191      L2-load-misses            #   15.08% of all LL-cache accesses  (31.83%)
    20.934847918             57,411      LLC-loads                                                     (31.83%)
    20.934847918             10,331      LLC-load-misses           #   19.01% of all LL-cache accesses  (31.83%)
    20.985120326        177,220,591      mem_inst_retired.any                                          (31.83%)
    20.985120326            219,050      branch-misses                                                 (31.83%)
    20.985120326        325,077,560      instructions              #    2.50  insn per cycle           (39.78%)
    20.985120326        130,157,971      cycles                                                        (39.78%)
    20.985120326             31,150      L1-icache-load-misses                                         (42.16%)
    20.985120326        127,077,471      L1-dcache-loads                                               (50.11%)
    20.985120326          3,677,495      L1-dcache-load-misses     #    2.89% of all L1-dcache accesses  (52.26%)
    20.985120326             49,381      L2-loads                                                      (44.31%)
    20.985120326              8,056      L2-load-misses            #   17.29% of all LL-cache accesses  (41.94%)
    20.985120326             43,802      LLC-loads                                                     (33.99%)
    20.985120326              6,274      LLC-load-misses           #   13.47% of all LL-cache accesses  (31.83%)
    21.035427921        179,457,600      mem_inst_retired.any                                          (31.80%)
    21.035427921            248,200      branch-misses                                                 (31.80%)
    21.035427921        347,787,742      instructions              #    2.67  insn per cycle           (39.75%)
    21.035427921        130,308,661      cycles                                                        (39.75%)
    21.035427921             11,248      L1-icache-load-misses                                         (39.76%)
    21.035427921        134,850,876      L1-dcache-loads                                               (39.76%)
    21.035427921          3,960,183      L1-dcache-load-misses     #    2.94% of all L1-dcache accesses  (45.57%)
    21.035427921             50,838      L2-loads                                                      (44.34%)
    21.035427921              9,005      L2-load-misses            #   18.53% of all LL-cache accesses  (44.34%)
    21.035427921             46,353      LLC-loads                                                     (44.34%)
    21.035427921              8,968      LLC-load-misses           #   18.45% of all LL-cache accesses  (38.55%)
    21.085700891        179,850,579      mem_inst_retired.any                                          (43.07%)
    21.085700891            240,266      branch-misses                                                 (35.12%)
    21.085700891        346,950,063      instructions              #    2.66  insn per cycle           (43.07%)
    21.085700891        130,246,667      cycles                                                        (39.78%)
    21.085700891              9,090      L1-icache-load-misses                                         (39.78%)
    21.085700891        134,321,550      L1-dcache-loads                                               (39.78%)
    21.085700891          3,923,945      L1-dcache-load-misses     #    2.92% of all L1-dcache accesses  (39.78%)
    21.085700891             46,759      L2-loads                                                      (33.05%)
    21.085700891              7,707      L2-load-misses            #   17.27% of all LL-cache accesses  (41.00%)
    21.085700891             42,480      LLC-loads                                                     (44.30%)
    21.085700891              7,730      LLC-load-misses           #   17.32% of all LL-cache accesses  (44.30%)
    21.136461036        156,037,726      mem_inst_retired.any                                          (44.84%)
    21.136461036            189,441      branch-misses                                                 (44.84%)
    21.136461036        329,516,183      instructions              #    2.51  insn per cycle           (52.72%)
    21.136461036        131,440,871      cycles                                                        (48.11%)
    21.136461036             13,667      L1-icache-load-misses                                         (40.23%)
    21.136461036        129,105,129      L1-dcache-loads                                               (39.40%)
    21.136461036          6,714,047      L1-dcache-load-misses     #    5.20% of all L1-dcache accesses  (39.40%)
    21.136461036             63,937      L2-loads                                                      (31.52%)
    21.136461036             18,203      L2-load-misses            #   31.70% of all LL-cache accesses  (31.52%)
    21.136461036             50,921      LLC-loads                                                     (36.12%)
    21.136461036             11,166      LLC-load-misses           #   19.44% of all LL-cache accesses  (44.00%)
    21.186873026        165,610,494      mem_inst_retired.any                                          (38.86%)
    21.186873026            123,492      branch-misses                                                 (44.46%)
    21.186873026        320,074,007      instructions              #    2.45  insn per cycle           (52.39%)
    21.186873026        130,511,215      cycles                                                        (52.39%)
    21.186873026             34,014      L1-icache-load-misses                                         (52.39%)
    21.186873026        115,570,994      L1-dcache-loads                                               (45.30%)
    21.186873026          9,641,876      L1-dcache-load-misses     #    8.34% of all L1-dcache accesses  (39.67%)
    21.186873026             31,947      L2-loads                                                      (31.74%)
    21.186873026             11,086      L2-load-misses            #   26.45% of all LL-cache accesses  (31.74%)
    21.186873026             51,891      LLC-loads                                                     (31.74%)
    21.186873026              9,954      LLC-load-misses           #   23.75% of all LL-cache accesses  (31.74%)
    21.237225742        174,580,473      mem_inst_retired.any                                          (31.78%)
    21.237225742            136,808      branch-misses                                                 (34.10%)
    21.237225742        360,530,927      instructions              #    2.77  insn per cycle           (49.98%)
    21.237225742        130,379,520      cycles                                                        (52.33%)
    21.237225742             16,832      L1-icache-load-misses                                         (52.33%)
    21.237225742        138,936,939      L1-dcache-loads                                               (52.33%)
    21.237225742         10,224,642      L1-dcache-load-misses     #    7.36% of all L1-dcache accesses  (50.03%)
    21.237225742             40,983      L2-loads                                                      (31.78%)
    21.237225742              9,041      L2-load-misses            #   21.87% of all LL-cache accesses  (31.78%)
    21.237225742             41,715      LLC-loads                                                     (31.78%)
    21.237225742              8,899      LLC-load-misses           #   21.52% of all LL-cache accesses  (31.78%)
    21.287524331        173,920,476      mem_inst_retired.any                                          (31.81%)
    21.287524331            140,878      branch-misses                                                 (31.81%)
    21.287524331        366,735,667      instructions              #    2.81  insn per cycle           (39.76%)
    21.287524331        130,292,798      cycles                                                        (45.36%)
    21.287524331             13,690      L1-icache-load-misses                                         (52.28%)
    21.287524331        136,224,631      L1-dcache-loads                                               (52.28%)
    21.287524331          9,222,875      L1-dcache-load-misses     #    6.77% of all L1-dcache accesses  (52.28%)
    21.287524331             30,911      L2-loads                                                      (38.75%)
    21.287524331              8,699      L2-load-misses            #   27.93% of all LL-cache accesses  (31.82%)
    21.287524331             31,391      LLC-loads                                                     (31.82%)
    21.287524331              8,498      LLC-load-misses           #   27.28% of all LL-cache accesses  (31.82%)
    21.337804439        156,443,539      mem_inst_retired.any                                          (31.83%)
    21.337804439            295,069      branch-misses                                                 (31.82%)
    21.337804439        323,315,407      instructions              #    2.48  insn per cycle           (39.77%)
    21.337804439        130,196,280      cycles                                                        (39.77%)
    21.337804439             17,560      L1-icache-load-misses                                         (40.81%)
    21.337804439        118,220,795      L1-dcache-loads                                               (48.76%)
    21.337804439          4,868,250      L1-dcache-load-misses     #    4.12% of all L1-dcache accesses  (52.26%)
    21.337804439             67,734      L2-loads                                                      (44.31%)
    21.337804439             11,548      L2-load-misses            #   16.48% of all LL-cache accesses  (43.29%)
    21.337804439             72,403      LLC-loads                                                     (35.34%)
    21.337804439             10,086      LLC-load-misses           #   14.39% of all LL-cache accesses  (31.82%)
    21.388121844        156,431,005      mem_inst_retired.any                                          (31.94%)
    21.388121844            307,322      branch-misses                                                 (31.80%)
    21.388121844        325,151,508      instructions              #    2.49  insn per cycle           (39.75%)
    21.388121844        130,341,563      cycles                                                        (39.75%)
    21.388121844             12,098      L1-icache-load-misses                                         (39.75%)
    21.388121844        120,483,367      L1-dcache-loads                                               (39.75%)
    21.388121844          4,772,794      L1-dcache-load-misses     #    3.96% of all L1-dcache accesses  (44.20%)
    21.388121844             81,718      L2-loads                                                      (44.19%)
    21.388121844             11,125      L2-load-misses            #   14.73% of all LL-cache accesses  (44.35%)
    21.388121844             69,365      LLC-loads                                                     (44.35%)
    21.388121844             10,098      LLC-load-misses           #   13.37% of all LL-cache accesses  (39.92%)
#           time             counts unit events
    21.438399618        151,290,327      mem_inst_retired.any                                          (44.31%)
    21.438399618            287,313      branch-misses                                                 (36.50%)
    21.438399618        316,171,301      instructions              #    2.43  insn per cycle           (44.46%)
    21.438399618        130,235,898      cycles                                                        (39.78%)
    21.438399618             15,959      L1-icache-load-misses                                         (39.78%)
    21.438399618        120,729,545      L1-dcache-loads                                               (39.78%)
    21.438399618          4,653,818      L1-dcache-load-misses     #    3.85% of all L1-dcache accesses  (39.78%)
    21.438399618             67,263      L2-loads                                                      (31.82%)
    21.438399618              8,881      L2-load-misses            #   12.81% of all LL-cache accesses  (39.62%)
    21.438399618             71,429      LLC-loads                                                     (44.31%)
    21.438399618              9,007      LLC-load-misses           #   12.99% of all LL-cache accesses  (44.31%)
    21.488676811        149,865,653      mem_inst_retired.any                                          (44.31%)
    21.488676811            280,669      branch-misses                                                 (44.31%)
    21.488676811        313,070,856      instructions              #    2.40  insn per cycle           (52.27%)
    21.488676811        130,180,299      cycles                                                        (48.99%)
    21.488676811             18,033      L1-icache-load-misses                                         (41.04%)
    21.488676811        114,627,889      L1-dcache-loads                                               (39.77%)
    21.488676811          4,769,717      L1-dcache-load-misses     #    4.16% of all L1-dcache accesses  (39.78%)
    21.488676811             67,081      L2-loads                                                      (31.82%)
    21.488676811             11,661      L2-load-misses            #   17.12% of all LL-cache accesses  (31.82%)
    21.488676811             69,117      LLC-loads                                                     (35.09%)
    21.488676811             11,057      LLC-load-misses           #   16.24% of all LL-cache accesses  (43.04%)
    21.538977303        155,111,983      mem_inst_retired.any                                          (38.51%)
    21.538977303            299,676      branch-misses                                                 (44.33%)
    21.538977303        323,127,365      instructions              #    2.48  insn per cycle           (52.28%)
    21.538977303        130,292,717      cycles                                                        (52.28%)
    21.538977303             12,449      L1-icache-load-misses                                         (52.28%)
    21.538977303        120,718,695      L1-dcache-loads                                               (45.60%)
    21.538977303          4,499,738      L1-dcache-load-misses     #    3.73% of all L1-dcache accesses  (39.76%)
    21.538977303             70,832      L2-loads                                                      (31.81%)
    21.538977303              9,685      L2-load-misses            #   14.06% of all LL-cache accesses  (31.81%)
    21.538977303             66,967      LLC-loads                                                     (31.81%)
    21.538977303              9,031      LLC-load-misses           #   13.11% of all LL-cache accesses  (31.81%)
    21.589254859        147,861,603      mem_inst_retired.any                                          (31.82%)
    21.589254859            291,446      branch-misses                                                 (33.94%)
    21.589254859        320,654,694      instructions              #    2.46  insn per cycle           (49.85%)
    21.589254859        130,197,251      cycles                                                        (52.26%)
    21.589254859             17,887      L1-icache-load-misses                                         (52.27%)
    21.589254859        119,904,874      L1-dcache-loads                                               (52.27%)
    21.589254859          4,781,302      L1-dcache-load-misses     #    3.99% of all L1-dcache accesses  (50.16%)
    21.589254859             60,284      L2-loads                                                      (31.83%)
    21.589254859             12,212      L2-load-misses            #   17.17% of all LL-cache accesses  (31.83%)
    21.589254859             81,960      LLC-loads                                                     (31.82%)
    21.589254859             18,535      LLC-load-misses           #   26.06% of all LL-cache accesses  (31.82%)
    21.639580758        151,077,401      mem_inst_retired.any                                          (31.79%)
    21.639580758            411,234      branch-misses                                                 (31.79%)
    21.639580758        325,225,322      instructions              #    2.50  insn per cycle           (39.74%)
    21.639580758        130,329,571      cycles                                                        (45.28%)
    21.639580758             39,032      L1-icache-load-misses                                         (52.31%)
    21.639580758        111,120,386      L1-dcache-loads                                               (52.31%)
    21.639580758          6,028,091      L1-dcache-load-misses     #    5.42% of all L1-dcache accesses  (52.31%)
    21.639580758             65,348      L2-loads                                                      (38.84%)
    21.639580758             10,750      L2-load-misses            #   17.53% of all LL-cache accesses  (31.79%)
    21.639580758             57,266      LLC-loads                                                     (31.79%)
    21.639580758             20,230      LLC-load-misses           #   33.00% of all LL-cache accesses  (31.79%)
    21.689903713        124,052,579      mem_inst_retired.any                                          (31.79%)
    21.689903713            554,097      branch-misses                                                 (31.79%)
    21.689903713        321,904,126      instructions              #    2.47  insn per cycle           (39.74%)
    21.689903713        130,274,362      cycles                                                        (39.75%)
    21.689903713             15,912      L1-icache-load-misses                                         (40.66%)
    21.689903713        116,041,679      L1-dcache-loads                                               (48.61%)
    21.689903713          7,799,125      L1-dcache-load-misses     #    6.72% of all L1-dcache accesses  (52.31%)
    21.689903713             62,732      L2-loads                                                      (44.35%)
    21.689903713              7,549      L2-load-misses            #   10.11% of all LL-cache accesses  (43.46%)
    21.689903713             86,569      LLC-loads                                                     (35.51%)
    21.689903713              7,752      LLC-load-misses           #   10.38% of all LL-cache accesses  (31.79%)
    21.740210765        148,504,219      mem_inst_retired.any                                          (32.11%)
    21.740210765            608,023      branch-misses                                                 (31.81%)
    21.740210765        348,647,326      instructions              #    2.68  insn per cycle           (39.78%)
    21.740210765        129,941,516      cycles                                                        (39.70%)
    21.740210765             24,681      L1-icache-load-misses                                         (39.64%)
    21.740210765        120,323,340      L1-dcache-loads                                               (39.71%)
    21.740210765          8,257,851      L1-dcache-load-misses     #    6.86% of all L1-dcache accesses  (43.96%)
    21.740210765             60,831      L2-loads                                                      (44.05%)
    21.740210765              3,487      L2-load-misses            #    7.19% of all LL-cache accesses  (44.42%)
    21.740210765             36,198      LLC-loads                                                     (44.42%)
    21.740210765              4,114      LLC-load-misses           #    8.48% of all LL-cache accesses  (40.18%)
    21.790505423        150,714,354      mem_inst_retired.any                                          (44.33%)
    21.790505423            565,441      branch-misses                                                 (36.70%)
    21.790505423        353,681,136      instructions              #    2.71  insn per cycle           (44.66%)
    21.790505423        130,281,780      cycles                                                        (39.76%)
    21.790505423             10,892      L1-icache-load-misses                                         (39.76%)
    21.790505423        121,141,247      L1-dcache-loads                                               (39.76%)
    21.790505423          8,360,100      L1-dcache-load-misses     #    6.90% of all L1-dcache accesses  (39.76%)
    21.790505423             29,902      L2-loads                                                      (31.81%)
    21.790505423              3,259      L2-load-misses            #   11.77% of all LL-cache accesses  (39.43%)
    21.790505423             25,487      LLC-loads                                                     (44.34%)
    21.790505423              3,516      LLC-load-misses           #   12.70% of all LL-cache accesses  (44.33%)
    21.840828022        149,342,152      mem_inst_retired.any                                          (44.37%)
    21.840828022            595,332      branch-misses                                                 (44.37%)
    21.840828022        350,219,060      instructions              #    2.69  insn per cycle           (52.34%)
    21.840828022        129,971,256      cycles                                                        (49.37%)
    21.840828022             12,633      L1-icache-load-misses                                         (41.36%)
    21.840828022        119,780,057      L1-dcache-loads                                               (39.78%)
    21.840828022          8,323,448      L1-dcache-load-misses     #    6.95% of all L1-dcache accesses  (39.78%)
    21.840828022             47,290      L2-loads                                                      (31.72%)
    21.840828022              3,577      L2-load-misses            #    8.54% of all LL-cache accesses  (31.78%)
    21.840828022             36,483      LLC-loads                                                     (34.74%)
    21.840828022              3,810      LLC-load-misses           #    9.10% of all LL-cache accesses  (42.69%)
    21.891131479        150,033,273      mem_inst_retired.any                                          (38.21%)
    21.891131479            596,313      branch-misses                                                 (44.34%)
    21.891131479        350,846,414      instructions              #    2.69  insn per cycle           (52.30%)
    21.891131479        130,281,009      cycles                                                        (52.30%)
    21.891131479             11,498      L1-icache-load-misses                                         (52.28%)
    21.891131479        120,316,758      L1-dcache-loads                                               (45.90%)
    21.891131479          8,337,080      L1-dcache-load-misses     #    6.93% of all L1-dcache accesses  (39.75%)
    21.891131479             35,522      L2-loads                                                      (31.80%)
    21.891131479              4,274      L2-load-misses            #   12.92% of all LL-cache accesses  (31.82%)
    21.891131479             30,660      LLC-loads                                                     (31.82%)
    21.891131479              4,180      LLC-load-misses           #   12.63% of all LL-cache accesses  (31.82%)
    21.941408528        147,934,439      mem_inst_retired.any                                          (39.61%)
    21.941408528            619,422      branch-misses                                                 (41.49%)
    21.941408528        348,508,982      instructions              #    2.68  insn per cycle           (52.18%)
    21.941408528        129,820,197      cycles                                                        (52.18%)
    21.941408528             12,869      L1-icache-load-misses                                         (44.43%)
    21.941408528        120,321,525      L1-dcache-loads                                               (44.43%)
    21.941408528          8,273,729      L1-dcache-load-misses     #    6.88% of all L1-dcache accesses  (42.62%)
    21.941408528             32,252      L2-loads                                                      (31.92%)
    21.941408528              3,195      L2-load-misses            #   10.22% of all LL-cache accesses  (31.86%)
    21.941408528             30,253      LLC-loads                                                     (31.86%)
    21.941408528              3,117      LLC-load-misses           #    9.97% of all LL-cache accesses  (39.61%)
    21.991692042        124,729,626      mem_inst_retired.any                                          (31.82%)
    21.991692042            797,974      branch-misses                                                 (31.82%)
    21.991692042        337,236,676      instructions              #    2.59  insn per cycle           (45.02%)
    21.991692042        130,263,482      cycles                                                        (52.28%)
    21.991692042              9,849      L1-icache-load-misses                                         (52.27%)
    21.991692042        107,040,202      L1-dcache-loads                                               (52.27%)
    21.991692042          6,501,883      L1-dcache-load-misses     #    6.07% of all L1-dcache accesses  (52.27%)
    21.991692042             35,194      L2-loads                                                      (31.81%)
    21.991692042              9,885      L2-load-misses            #   25.96% of all LL-cache accesses  (31.82%)
    21.991692042             40,970      LLC-loads                                                     (31.82%)
    21.991692042              8,639      LLC-load-misses           #   22.69% of all LL-cache accesses  (31.82%)
    22.042026961        125,082,229      mem_inst_retired.any                                          (31.80%)
    22.042026961            782,879      branch-misses                                                 (31.80%)
    22.042026961        335,461,943      instructions              #    2.58  insn per cycle           (39.57%)
    22.042026961        129,938,097      cycles                                                        (40.27%)
    22.042026961             16,544      L1-icache-load-misses                                         (48.31%)
    22.042026961         93,105,538      L1-dcache-loads                                               (52.26%)
    22.042026961          4,194,261      L1-dcache-load-misses     #    4.50% of all L1-dcache accesses  (52.26%)
    22.042026961             46,094      L2-loads                                                      (43.80%)
    22.042026961              5,519      L2-load-misses            #   11.21% of all LL-cache accesses  (35.83%)
    22.042026961             52,405      LLC-loads                                                     (31.88%)
    22.042026961              3,147      LLC-load-misses           #    6.39% of all LL-cache accesses  (31.80%)
    22.092293121        125,665,798      mem_inst_retired.any                                          (31.83%)
    22.092293121            725,873      branch-misses                                                 (31.83%)
    22.092293121        336,141,110      instructions              #    2.58  insn per cycle           (39.79%)
    22.092293121        130,188,398      cycles                                                        (39.79%)
    22.092293121             16,662      L1-icache-load-misses                                         (39.79%)
    22.092293121         92,189,115      L1-dcache-loads                                               (43.81%)
    22.092293121          4,295,137      L1-dcache-load-misses     #    4.66% of all L1-dcache accesses  (51.76%)
    22.092293121             54,386      L2-loads                                                      (44.29%)
    22.092293121              5,369      L2-load-misses            #   10.16% of all LL-cache accesses  (44.29%)
    22.092293121             51,282      LLC-loads                                                     (40.29%)
    22.092293121              3,219      LLC-load-misses           #    6.09% of all LL-cache accesses  (32.33%)
    22.142571092        124,873,667      mem_inst_retired.any                                          (36.91%)
    22.142571092            755,112      branch-misses                                                 (31.88%)
    22.142571092        340,891,730      instructions              #    2.62  insn per cycle           (39.85%)
    22.142571092        129,965,775      cycles                                                        (39.79%)
    22.142571092             12,936      L1-icache-load-misses                                         (39.79%)
    22.142571092         93,696,565      L1-dcache-loads                                               (39.71%)
    22.142571092          4,506,277      L1-dcache-load-misses     #    4.81% of all L1-dcache accesses  (39.66%)
    22.142571092             58,520      L2-loads                                                      (39.23%)
    22.142571092              4,596      L2-load-misses            #    7.50% of all LL-cache accesses  (44.27%)
    22.142571092             64,076      LLC-loads                                                     (44.35%)
    22.142571092              4,047      LLC-load-misses           #    6.60% of all LL-cache accesses  (44.40%)
    22.192843082        126,097,214      mem_inst_retired.any                                          (44.30%)
    22.192843082            770,768      branch-misses                                                 (41.37%)
    22.192843082        338,574,815      instructions              #    2.60  insn per cycle           (49.33%)
    22.192843082        130,217,100      cycles                                                        (41.37%)
    22.192843082             10,580      L1-icache-load-misses                                         (39.78%)
    22.192843082         93,964,630      L1-dcache-loads                                               (39.78%)
    22.192843082          4,566,007      L1-dcache-load-misses     #    4.86% of all L1-dcache accesses  (39.78%)
    22.192843082             49,533      L2-loads                                                      (31.82%)
    22.192843082              4,653      L2-load-misses            #    9.67% of all LL-cache accesses  (34.75%)
    22.192843082             46,696      LLC-loads                                                     (42.71%)
    22.192843082              4,376      LLC-load-misses           #    9.09% of all LL-cache accesses  (44.31%)
    22.243129883        124,859,192      mem_inst_retired.any                                          (44.27%)
    22.243129883            772,339      branch-misses                                                 (44.27%)
    22.243129883        337,258,290      instructions              #    2.59  insn per cycle           (52.24%)
    22.243129883        130,021,790      cycles                                                        (52.32%)
    22.243129883              7,876      L1-icache-load-misses                                         (45.99%)
    22.243129883         93,920,988      L1-dcache-loads                                               (39.84%)
    22.243129883          4,376,422      L1-dcache-load-misses     #    4.66% of all L1-dcache accesses  (39.79%)
    22.243129883             53,840      L2-loads                                                      (31.82%)
    22.243129883              8,773      L2-load-misses            #   16.02% of all LL-cache accesses  (31.82%)
    22.243129883             55,670      LLC-loads                                                     (31.74%)
    22.243129883              5,347      LLC-load-misses           #    9.77% of all LL-cache accesses  (38.11%)
    22.293404323        126,654,167      mem_inst_retired.any                                          (33.65%)
    22.293404323            744,159      branch-misses                                                 (41.61%)
    22.293404323        339,642,182      instructions              #    2.61  insn per cycle           (52.26%)
    22.293404323        130,210,960      cycles                                                        (52.26%)
    22.293404323             10,796      L1-icache-load-misses                                         (52.26%)
    22.293404323         94,556,415      L1-dcache-loads                                               (50.45%)
    22.293404323          4,328,062      L1-dcache-load-misses     #    4.58% of all L1-dcache accesses  (42.50%)
    22.293404323             57,313      L2-loads                                                      (31.83%)
    22.293404323              5,291      L2-load-misses            #    8.96% of all LL-cache accesses  (31.83%)
    22.293404323             60,805      LLC-loads                                                     (31.83%)
    22.293404323              3,779      LLC-load-misses           #    6.40% of all LL-cache accesses  (31.83%)
    22.343677934        127,469,403      mem_inst_retired.any                                          (31.84%)
    22.343677934            705,852      branch-misses                                                 (31.84%)
    22.343677934        345,629,956      instructions              #    2.66  insn per cycle           (44.92%)
    22.343677934        129,875,562      cycles                                                        (52.15%)
    22.343677934             15,213      L1-icache-load-misses                                         (52.21%)
    22.343677934         94,129,001      L1-dcache-loads                                               (52.21%)
    22.343677934          4,096,125      L1-dcache-load-misses     #    4.35% of all L1-dcache accesses  (52.21%)
    22.343677934             56,903      L2-loads                                                      (31.90%)
    22.343677934              4,574      L2-load-misses            #    8.46% of all LL-cache accesses  (31.90%)
    22.343677934             51,224      LLC-loads                                                     (31.90%)
    22.343677934              3,960      LLC-load-misses           #    7.32% of all LL-cache accesses  (31.84%)
    22.393983404        126,716,265      mem_inst_retired.any                                          (31.80%)
    22.393983404            713,351      branch-misses                                                 (31.80%)
    22.393983404        344,509,268      instructions              #    2.64  insn per cycle           (39.75%)
    22.393983404        130,299,368      cycles                                                        (40.48%)
    22.393983404             12,988      L1-icache-load-misses                                         (48.44%)
    22.393983404         94,193,571      L1-dcache-loads                                               (52.29%)
    22.393983404          4,242,457      L1-dcache-load-misses     #    4.50% of all L1-dcache accesses  (52.30%)
    22.393983404             55,296      L2-loads                                                      (43.63%)
    22.393983404             10,154      L2-load-misses            #   19.99% of all LL-cache accesses  (35.68%)
    22.393983404             46,309      LLC-loads                                                     (31.80%)
    22.393983404             14,596      LLC-load-misses           #   28.73% of all LL-cache accesses  (31.80%)
    22.444309031        126,197,698      mem_inst_retired.any                                          (31.86%)
    22.444309031            733,951      branch-misses                                                 (31.86%)
    22.444309031        343,128,404      instructions              #    2.64  insn per cycle           (39.76%)
    22.444309031        130,052,697      cycles                                                        (39.71%)
    22.444309031             15,317      L1-icache-load-misses                                         (39.71%)
    22.444309031         93,808,384      L1-dcache-loads                                               (43.72%)
    22.444309031          4,372,471      L1-dcache-load-misses     #    4.66% of all L1-dcache accesses  (51.69%)
    22.444309031             59,044      L2-loads                                                      (44.35%)
    22.444309031              5,898      L2-load-misses            #    9.94% of all LL-cache accesses  (44.35%)
    22.444309031             59,666      LLC-loads                                                     (40.36%)
    22.444309031              5,025      LLC-load-misses           #    8.47% of all LL-cache accesses  (32.40%)
    22.494591206        125,888,654      mem_inst_retired.any                                          (36.91%)
    22.494591206            765,592      branch-misses                                                 (31.85%)
    22.494591206        340,294,432      instructions              #    2.61  insn per cycle           (39.81%)
    22.494591206        130,149,769      cycles                                                        (39.81%)
    22.494591206              9,631      L1-icache-load-misses                                         (39.81%)
    22.494591206         93,515,612      L1-dcache-loads                                               (39.81%)
    22.494591206          4,269,955      L1-dcache-load-misses     #    4.57% of all L1-dcache accesses  (39.80%)
    22.494591206             54,531      L2-loads                                                      (39.19%)
    22.494591206             12,044      L2-load-misses            #   22.83% of all LL-cache accesses  (44.27%)
    22.494591206             50,990      LLC-loads                                                     (44.27%)
    22.494591206              6,534      LLC-load-misses           #   12.38% of all LL-cache accesses  (44.27%)
    22.544898058        126,715,987      mem_inst_retired.any                                          (44.32%)
    22.544898058            742,985      branch-misses                                                 (41.43%)
    22.544898058        339,345,398      instructions              #    2.61  insn per cycle           (49.39%)
    22.544898058        130,095,725      cycles                                                        (41.52%)
    22.544898058              8,948      L1-icache-load-misses                                         (39.82%)
    22.544898058         94,184,955      L1-dcache-loads                                               (39.82%)
    22.544898058          4,519,130      L1-dcache-load-misses     #    4.80% of all L1-dcache accesses  (39.75%)
    22.544898058             54,654      L2-loads                                                      (31.79%)
    22.544898058              5,197      L2-load-misses            #    9.44% of all LL-cache accesses  (34.67%)
    22.544898058             55,454      LLC-loads                                                     (42.54%)
    22.544898058              6,230      LLC-load-misses           #   11.32% of all LL-cache accesses  (44.32%)
    22.595177207        126,816,253      mem_inst_retired.any                                          (44.26%)
    22.595177207            749,159      branch-misses                                                 (44.26%)
    22.595177207        342,108,256      instructions              #    2.63  insn per cycle           (52.23%)
    22.595177207        130,115,988      cycles                                                        (52.23%)
    22.595177207             11,848      L1-icache-load-misses                                         (45.97%)
    22.595177207         94,070,148      L1-dcache-loads                                               (39.81%)
    22.595177207          4,322,033      L1-dcache-load-misses     #    4.59% of all L1-dcache accesses  (39.81%)
    22.595177207             53,624      L2-loads                                                      (31.85%)
    22.595177207             13,476      L2-load-misses            #   26.12% of all LL-cache accesses  (31.85%)
    22.595177207             49,565      LLC-loads                                                     (31.85%)
    22.595177207             10,836      LLC-load-misses           #   21.00% of all LL-cache accesses  (38.09%)
    22.645474692        128,640,200      mem_inst_retired.any                                          (33.52%)
    22.645474692            727,672      branch-misses                                                 (41.40%)
    22.645474692        339,805,942      instructions              #    2.61  insn per cycle           (52.21%)
    22.645474692        130,024,410      cycles                                                        (52.20%)
    22.645474692             12,495      L1-icache-load-misses                                         (52.27%)
    22.645474692         94,780,152      L1-dcache-loads                                               (50.57%)
    22.645474692          4,105,963      L1-dcache-load-misses     #    4.33% of all L1-dcache accesses  (42.69%)
    22.645474692             58,394      L2-loads                                                      (31.86%)
    22.645474692              6,477      L2-load-misses            #   12.52% of all LL-cache accesses  (31.86%)
    22.645474692             45,109      LLC-loads                                                     (31.86%)
    22.645474692              5,180      LLC-load-misses           #   10.01% of all LL-cache accesses  (31.79%)
#           time             counts unit events
    22.695769183        125,700,332      mem_inst_retired.any                                          (31.80%)
    22.695769183            751,053      branch-misses                                                 (31.80%)
    22.695769183        341,714,350      instructions              #    2.63  insn per cycle           (44.90%)
    22.695769183        129,870,059      cycles                                                        (52.33%)
    22.695769183             18,674      L1-icache-load-misses                                         (52.19%)
    22.695769183         92,391,586      L1-dcache-loads                                               (52.25%)
    22.695769183          3,902,797      L1-dcache-load-misses     #    4.22% of all L1-dcache accesses  (52.25%)
    22.695769183             56,595      L2-loads                                                      (31.72%)
    22.695769183             15,379      L2-load-misses            #   28.07% of all LL-cache accesses  (31.85%)
    22.695769183             52,972      LLC-loads                                                     (31.90%)
    22.695769183             10,586      LLC-load-misses           #   19.32% of all LL-cache accesses  (31.90%)
    22.746076771        126,310,381      mem_inst_retired.any                                          (31.83%)
    22.746076771            776,937      branch-misses                                                 (31.83%)
    22.746076771        339,531,585      instructions              #    2.61  insn per cycle           (39.79%)
    22.746076771        130,190,447      cycles                                                        (40.27%)
    22.746076771             18,108      L1-icache-load-misses                                         (48.21%)
    22.746076771         94,286,622      L1-dcache-loads                                               (52.25%)
    22.746076771          4,419,187      L1-dcache-load-misses     #    4.69% of all L1-dcache accesses  (52.25%)
    22.746076771             45,554      L2-loads                                                      (43.83%)
    22.746076771              5,079      L2-load-misses            #   10.64% of all LL-cache accesses  (35.89%)
    22.746076771             49,895      LLC-loads                                                     (31.83%)
    22.746076771              5,564      LLC-load-misses           #   11.66% of all LL-cache accesses  (31.83%)
    22.796403470        124,995,649      mem_inst_retired.any                                          (31.78%)
    22.796403470            808,166      branch-misses                                                 (31.84%)
    22.796403470        334,870,667      instructions              #    2.57  insn per cycle           (39.80%)
    22.796403470        130,168,609      cycles                                                        (39.80%)
    22.796403470              9,407      L1-icache-load-misses                                         (39.80%)
    22.796403470         93,675,499      L1-dcache-loads                                               (43.62%)
    22.796403470          4,490,517      L1-dcache-load-misses     #    4.79% of all L1-dcache accesses  (51.58%)
    22.796403470             47,359      L2-loads                                                      (44.34%)
    22.796403470             14,131      L2-load-misses            #   29.19% of all LL-cache accesses  (44.28%)
    22.796403470             49,449      LLC-loads                                                     (40.47%)
    22.796403470             10,133      LLC-load-misses           #   20.93% of all LL-cache accesses  (32.51%)
    22.846718147        125,643,286      mem_inst_retired.any                                          (37.13%)
    22.846718147            763,575      branch-misses                                                 (31.82%)
    22.846718147        341,056,418      instructions              #    2.62  insn per cycle           (39.78%)
    22.846718147        130,243,058      cycles                                                        (39.78%)
    22.846718147             11,645      L1-icache-load-misses                                         (39.78%)
    22.846718147         93,877,314      L1-dcache-loads                                               (39.78%)
    22.846718147          4,270,609      L1-dcache-load-misses     #    4.55% of all L1-dcache accesses  (39.71%)
    22.846718147             46,381      L2-loads                                                      (38.99%)
    22.846718147              7,858      L2-load-misses            #   16.81% of all LL-cache accesses  (44.31%)
    22.846718147             47,110      LLC-loads                                                     (44.31%)
    22.846718147              9,320      LLC-load-misses           #   19.94% of all LL-cache accesses  (44.38%)
    22.897005896        124,688,814      mem_inst_retired.any                                          (44.23%)
    22.897005896            740,430      branch-misses                                                 (41.58%)
    22.897005896        343,330,863      instructions              #    2.64  insn per cycle           (49.55%)
    22.897005896        130,011,877      cycles                                                        (41.68%)
    22.897005896             13,601      L1-icache-load-misses                                         (39.83%)
    22.897005896         93,658,010      L1-dcache-loads                                               (39.83%)
    22.897005896          4,492,529      L1-dcache-load-misses     #    4.80% of all L1-dcache accesses  (39.83%)
    22.897005896             41,373      L2-loads                                                      (31.87%)
    22.897005896              5,901      L2-load-misses            #   13.08% of all LL-cache accesses  (34.50%)
    22.897005896             48,881      LLC-loads                                                     (42.37%)
    22.897005896              4,709      LLC-load-misses           #   10.43% of all LL-cache accesses  (44.23%)
    22.947282460        124,827,491      mem_inst_retired.any                                          (44.28%)
    22.947282460            738,371      branch-misses                                                 (44.27%)
    22.947282460        345,607,062      instructions              #    2.66  insn per cycle           (52.24%)
    22.947282460        130,133,500      cycles                                                        (52.24%)
    22.947282460             10,981      L1-icache-load-misses                                         (46.26%)
    22.947282460         94,168,530      L1-dcache-loads                                               (39.80%)
    22.947282460          4,449,947      L1-dcache-load-misses     #    4.73% of all L1-dcache accesses  (39.80%)
    22.947282460             53,433      L2-loads                                                      (31.84%)
    22.947282460              5,537      L2-load-misses            #   10.60% of all LL-cache accesses  (31.84%)
    22.947282460             51,070      LLC-loads                                                     (31.85%)
    22.947282460              4,587      LLC-load-misses           #    8.78% of all LL-cache accesses  (37.82%)
    22.997554792        125,593,650      mem_inst_retired.any                                          (33.39%)
    22.997554792            800,123      branch-misses                                                 (41.27%)
    22.997554792        333,911,736      instructions              #    2.57  insn per cycle           (52.19%)
    22.997554792        129,941,192      cycles                                                        (52.19%)
    22.997554792             13,603      L1-icache-load-misses                                         (52.19%)
    22.997554792         93,499,001      L1-dcache-loads                                               (50.69%)
    22.997554792          4,567,945      L1-dcache-load-misses     #    4.89% of all L1-dcache accesses  (42.82%)
    22.997554792             53,526      L2-loads                                                      (31.88%)
    22.997554792              5,539      L2-load-misses            #   10.13% of all LL-cache accesses  (31.86%)
    22.997554792             55,847      LLC-loads                                                     (31.86%)
    22.997554792              4,064      LLC-load-misses           #    7.43% of all LL-cache accesses  (31.86%)
    23.047911616        123,064,793      mem_inst_retired.any                                          (31.81%)
    23.047911616            127,596      branch-misses                                                 (31.81%)
    23.047911616        285,593,961      instructions              #    2.19  insn per cycle           (44.58%)
    23.047911616        130,158,882      cycles                                                        (52.28%)
    23.047911616             38,051      L1-icache-load-misses                                         (52.28%)
    23.047911616        105,073,034      L1-dcache-loads                                               (52.29%)
    23.047911616          7,928,320      L1-dcache-load-misses     #    7.55% of all L1-dcache accesses  (52.29%)
    23.047911616             60,360      L2-loads                                                      (31.81%)
    23.047911616             10,084      L2-load-misses            #   18.61% of all LL-cache accesses  (31.81%)
    23.047911616             47,988      LLC-loads                                                     (31.81%)
    23.047911616             13,292      LLC-load-misses           #   24.54% of all LL-cache accesses  (31.81%)
    23.098335411        110,543,649      mem_inst_retired.any                                          (31.83%)
    23.098335411            115,697      branch-misses                                                 (31.83%)
    23.098335411        252,981,526      instructions              #    1.95  insn per cycle           (39.80%)
    23.098335411        129,860,751      cycles                                                        (40.05%)
    23.098335411             18,123      L1-icache-load-misses                                         (48.03%)
    23.098335411         87,506,366      L1-dcache-loads                                               (52.33%)
    23.098335411          7,228,365      L1-dcache-load-misses     #    8.26% of all L1-dcache accesses  (52.23%)
    23.098335411             86,115      L2-loads                                                      (44.05%)
    23.098335411             14,611      L2-load-misses            #   15.95% of all LL-cache accesses  (36.08%)
    23.098335411             97,136      LLC-loads                                                     (31.76%)
    23.098335411             16,840      LLC-load-misses           #   18.38% of all LL-cache accesses  (31.83%)
    23.148764943        173,900,282      mem_inst_retired.any                                          (31.77%)
    23.148764943            156,165      branch-misses                                                 (31.77%)
    23.148764943        370,273,916      instructions              #    2.84  insn per cycle           (39.71%)
    23.148764943        130,473,479      cycles                                                        (39.71%)
    23.148764943             12,511      L1-icache-load-misses                                         (39.69%)
    23.148764943        137,129,760      L1-dcache-loads                                               (43.08%)
    23.148764943          9,913,148      L1-dcache-load-misses     #    7.23% of all L1-dcache accesses  (50.92%)
    23.148764943             42,573      L2-loads                                                      (44.40%)
    23.148764943              8,629      L2-load-misses            #   20.74% of all LL-cache accesses  (44.42%)
    23.148764943             40,619      LLC-loads                                                     (41.05%)
    23.148764943              8,583      LLC-load-misses           #   20.63% of all LL-cache accesses  (33.21%)
    23.199050099        172,186,374      mem_inst_retired.any                                          (37.72%)
    23.199050099            152,750      branch-misses                                                 (31.73%)
    23.199050099        368,488,054      instructions              #    2.83  insn per cycle           (39.69%)
    23.199050099        130,088,626      cycles                                                        (39.81%)
    23.199050099             11,902      L1-icache-load-misses                                         (39.81%)
    23.199050099        141,405,484      L1-dcache-loads                                               (39.81%)
    23.199050099         10,393,766      L1-dcache-load-misses     #    7.35% of all L1-dcache accesses  (39.82%)
    23.199050099             27,621      L2-loads                                                      (38.39%)
    23.199050099             10,388      L2-load-misses            #   31.30% of all LL-cache accesses  (44.38%)
    23.199050099             38,750      LLC-loads                                                     (44.26%)
    23.199050099             10,505      LLC-load-misses           #   31.66% of all LL-cache accesses  (44.26%)
    23.249359304        161,361,154      mem_inst_retired.any                                          (44.31%)
    23.249359304            303,272      branch-misses                                                 (42.33%)
    23.249359304        338,767,288      instructions              #    2.60  insn per cycle           (50.29%)
    23.249359304        130,215,032      cycles                                                        (42.33%)
    23.249359304              9,513      L1-icache-load-misses                                         (39.78%)
    23.249359304        125,161,382      L1-dcache-loads                                               (39.78%)
    23.249359304          4,903,521      L1-dcache-load-misses     #    3.92% of all L1-dcache accesses  (39.78%)
    23.249359304             65,337      L2-loads                                                      (31.82%)
    23.249359304             10,194      L2-load-misses            #   16.22% of all LL-cache accesses  (33.79%)
    23.249359304             60,369      LLC-loads                                                     (41.74%)
    23.249359304             11,760      LLC-load-misses           #   18.71% of all LL-cache accesses  (44.31%)
    23.299645309        160,006,441      mem_inst_retired.any                                          (44.44%)
    23.299645309            297,091      branch-misses                                                 (44.35%)
    23.299645309        337,060,927      instructions              #    2.59  insn per cycle           (52.33%)
    23.299645309        129,912,132      cycles                                                        (52.33%)
    23.299645309             12,632      L1-icache-load-misses                                         (46.85%)
    23.299645309        124,138,056      L1-dcache-loads                                               (39.61%)
    23.299645309          5,010,171      L1-dcache-load-misses     #    4.04% of all L1-dcache accesses  (39.70%)
    23.299645309             66,137      L2-loads                                                      (31.72%)
    23.299645309             23,719      L2-load-misses            #   37.07% of all LL-cache accesses  (31.85%)
    23.299645309             61,823      LLC-loads                                                     (31.90%)
    23.299645309             23,237      LLC-load-misses           #   36.32% of all LL-cache accesses  (37.24%)
    23.349957412        161,320,929      mem_inst_retired.any                                          (32.60%)
    23.349957412            292,378      branch-misses                                                 (40.54%)
    23.349957412        337,254,887      instructions              #    2.59  insn per cycle           (52.29%)
    23.349957412        130,304,049      cycles                                                        (52.29%)
    23.349957412             11,590      L1-icache-load-misses                                         (52.29%)
    23.349957412        124,724,387      L1-dcache-loads                                               (51.52%)
    23.349957412          4,426,155      L1-dcache-load-misses     #    3.55% of all L1-dcache accesses  (43.57%)
    23.349957412             54,489      L2-loads                                                      (31.80%)
    23.349957412              9,860      L2-load-misses            #   17.33% of all LL-cache accesses  (31.80%)
    23.349957412             59,325      LLC-loads                                                     (31.80%)
    23.349957412             10,445      LLC-load-misses           #   18.35% of all LL-cache accesses  (31.80%)
    23.400280208        160,930,893      mem_inst_retired.any                                          (31.83%)
    23.400280208            284,763      branch-misses                                                 (31.83%)
    23.400280208        338,219,639      instructions              #    2.60  insn per cycle           (43.88%)
    23.400280208        129,926,824      cycles                                                        (51.92%)
    23.400280208             13,196      L1-icache-load-misses                                         (52.39%)
    23.400280208        124,579,028      L1-dcache-loads                                               (52.30%)
    23.400280208          4,719,978      L1-dcache-load-misses     #    3.79% of all L1-dcache accesses  (52.30%)
    23.400280208             72,796      L2-loads                                                      (32.21%)
    23.400280208             15,425      L2-load-misses            #   22.01% of all LL-cache accesses  (31.73%)
    23.400280208             67,374      LLC-loads                                                     (31.75%)
    23.400280208             11,945      LLC-load-misses           #   17.04% of all LL-cache accesses  (31.75%)
    23.450583819        161,616,004      mem_inst_retired.any                                          (31.81%)
    23.450583819            297,351      branch-misses                                                 (31.81%)
    23.450583819        339,346,828      instructions              #    2.60  insn per cycle           (39.76%)
    23.450583819        130,316,022      cycles                                                        (39.76%)
    23.450583819              9,330      L1-icache-load-misses                                         (47.24%)
    23.450583819        125,237,005      L1-dcache-loads                                               (52.29%)
    23.450583819          4,808,145      L1-dcache-load-misses     #    3.84% of all L1-dcache accesses  (52.29%)
    23.450583819             59,021      L2-loads                                                      (44.33%)
    23.450583819              9,900      L2-load-misses            #   16.68% of all LL-cache accesses  (36.87%)
    23.450583819             59,706      LLC-loads                                                     (31.81%)
    23.450583819              9,208      LLC-load-misses           #   15.51% of all LL-cache accesses  (31.81%)
    23.500854670        161,043,420      mem_inst_retired.any                                          (31.73%)
    23.500854670            302,295      branch-misses                                                 (31.76%)
    23.500854670        336,809,273      instructions              #    2.60  insn per cycle           (39.74%)
    23.500854670        129,750,516      cycles                                                        (39.74%)
    23.500854670             16,826      L1-icache-load-misses                                         (39.74%)
    23.500854670        123,460,772      L1-dcache-loads                                               (42.75%)
    23.500854670          4,933,248      L1-dcache-load-misses     #    4.00% of all L1-dcache accesses  (50.75%)
    23.500854670             62,788      L2-loads                                                      (44.39%)
    23.500854670             11,944      L2-load-misses            #   19.24% of all LL-cache accesses  (44.30%)
    23.500854670             61,361      LLC-loads                                                     (41.40%)
    23.500854670              9,420      LLC-load-misses           #   15.18% of all LL-cache accesses  (33.47%)
    23.544693875        141,320,970      mem_inst_retired.any                                          (36.53%)
    23.544693875            254,537      branch-misses                                                 (36.53%)
    23.544693875        286,989,556      instructions              #    2.53  insn per cycle           (45.66%)
    23.544693875        113,461,331      cycles                                                        (45.66%)
    23.544693875             75,348      L1-icache-load-misses                                         (45.67%)
    23.544693875         67,490,049      L1-dcache-loads                                               (45.67%)
    23.544693875          1,892,552      L1-dcache-load-misses     #    2.80% of all L1-dcache accesses  (45.67%)
    23.544693875            394,189      L2-loads                                                      (36.07%)
    23.544693875            223,190      L2-load-misses            #   74.60% of all LL-cache accesses  (36.06%)
    23.544693875            204,187      LLC-loads                                                     (36.06%)
    23.544693875             21,502      LLC-load-misses           #    7.19% of all LL-cache accesses  (36.06%)
