>>>>> Testing passed

E:\Xilinx\Vitis\LabB\solution1\sim\verilog>set PATH= 

E:\Xilinx\Vitis\LabB\solution1\sim\verilog>call D:/tool/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_blockmatmul_top glbl -Oenable_linking_all_libraries  -prj blockmatmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s blockmatmul -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/tool/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_blockmatmul_top glbl -Oenable_linking_all_libraries -prj blockmatmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s blockmatmul -debug wave 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_autofifo_Arows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Arows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_autofifo_Bcols.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Bcols
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_blockmatmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_AB_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_AB_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_AB_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_AB_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_1_proc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_1_proc1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_1_proc1_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_1_proc1_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_1_proc1_Pipeline_partialsum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_1_proc1_Pipeline_partialsum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_1_proc1_Pipeline_VITIS_LOOP_15_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_1_proc1_Pipeline_VITIS_LOOP_15_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_1_proc1_tmp_a_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_1_proc1_tmp_a_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_writeoutput_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_writeoutput_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.blockmatmul_AB_RAM_AUTO_1R1W_mem...
Compiling module xil_defaultlib.blockmatmul_AB_RAM_AUTO_1R1W(Add...
Compiling module xil_defaultlib.blockmatmul_Loop_1_proc1_blockma...
Compiling module xil_defaultlib.blockmatmul_Loop_1_proc1_tmp_a_R...
Compiling module xil_defaultlib.blockmatmul_flow_control_loop_pi...
Compiling module xil_defaultlib.blockmatmul_Loop_1_proc1_Pipelin...
Compiling module xil_defaultlib.blockmatmul_Loop_1_proc1_Pipelin...
Compiling module xil_defaultlib.blockmatmul_mul_32s_32s_32_2_1(N...
Compiling module xil_defaultlib.blockmatmul_Loop_1_proc1_Pipelin...
Compiling module xil_defaultlib.blockmatmul_Loop_1_proc1
Compiling module xil_defaultlib.blockmatmul_flow_control_loop_pi...
Compiling module xil_defaultlib.blockmatmul_Loop_writeoutput_pro...
Compiling module xil_defaultlib.blockmatmul
Compiling module xil_defaultlib.AESL_autofifo_Arows
Compiling module xil_defaultlib.AESL_autofifo_Bcols
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=23)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_blockmatmul_top
Compiling module work.glbl
Built simulation snapshot blockmatmul

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/blockmatmul/xsim_script.tcl
# xsim {blockmatmul} -view {{blockmatmul_dataflow_ana.wcfg}} -tclbatch {blockmatmul.tcl} -protoinst {blockmatmul.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file blockmatmul.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_blockmatmul_top/AESL_inst_blockmatmul//AESL_inst_blockmatmul_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_blockmatmul_top/AESL_inst_blockmatmul/Loop_1_proc1_U0/Loop_1_proc1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_blockmatmul_top/AESL_inst_blockmatmul/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_1_fu_356/grp_Loop_1_proc1_Pipeline_1_fu_356_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_blockmatmul_top/AESL_inst_blockmatmul/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_15_1_fu_362/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_15_1_fu_362_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_blockmatmul_top/AESL_inst_blockmatmul/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_partialsum_fu_376/grp_Loop_1_proc1_Pipeline_partialsum_fu_376_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_blockmatmul_top/AESL_inst_blockmatmul/Loop_writeoutput_proc_U0/Loop_writeoutput_proc_U0_activity
Time resolution is 1 ps
open_wave_config blockmatmul_dataflow_ana.wcfg
source blockmatmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinoutgroup]
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ABpartial_o_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ABpartial_o -into $return_group -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ABpartial_i -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(fifo) -into $cinputgroup]
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/it -into $return_group -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/Bcols_read -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/Bcols_empty_n -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/Bcols_dout -into $return_group -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/Arows_read -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/Arows_empty_n -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/Arows_dout -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ap_start -into $blocksiggroup
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ap_done -into $blocksiggroup
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ap_ready -into $blocksiggroup
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_blockmatmul_top/AESL_inst_blockmatmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_blockmatmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_blockmatmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_blockmatmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_blockmatmul_top/LENGTH_Arows -into $tb_portdepth_group -radix hex
## add_wave /apatb_blockmatmul_top/LENGTH_Bcols -into $tb_portdepth_group -radix hex
## add_wave /apatb_blockmatmul_top/LENGTH_ABpartial -into $tb_portdepth_group -radix hex
## add_wave /apatb_blockmatmul_top/LENGTH_it -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinoutgroup]
## add_wave /apatb_blockmatmul_top/ABpartial_o_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/ABpartial_o -into $tb_return_group -radix hex
## add_wave /apatb_blockmatmul_top/ABpartial_i -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(fifo) -into $tbcinputgroup]
## add_wave /apatb_blockmatmul_top/it -into $tb_return_group -radix hex
## add_wave /apatb_blockmatmul_top/Bcols_read -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/Bcols_empty_n -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/Bcols_dout -into $tb_return_group -radix hex
## add_wave /apatb_blockmatmul_top/Arows_read -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/Arows_empty_n -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_blockmatmul_top/Arows_dout -into $tb_return_group -radix hex
## save_wave_config blockmatmul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "125000"
// RTL Simulation : 1 / 4 [100.00%] @ "1375000"
// RTL Simulation : 2 / 4 [100.00%] @ "1975000"
// RTL Simulation : 3 / 4 [100.00%] @ "3215000"
// RTL Simulation : 4 / 4 [100.00%] @ "3815000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3875 ns : File "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul.autotb.v" Line 454
## quit
INFO: [Common 17-206] Exiting xsim at Tue Apr 11 15:26:08 2023...
>>>>> Testing passed
