begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2013-2017, Mellanox Technologies, Ltd.  All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS `AS IS' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|MLX5_IFC_H
end_ifndef

begin_define
define|#
directive|define
name|MLX5_IFC_H
end_define

begin_enum
enum|enum
block|{
name|MLX5_EVENT_TYPE_COMP
init|=
literal|0x0
block|,
name|MLX5_EVENT_TYPE_PATH_MIG
init|=
literal|0x1
block|,
name|MLX5_EVENT_TYPE_COMM_EST
init|=
literal|0x2
block|,
name|MLX5_EVENT_TYPE_SQ_DRAINED
init|=
literal|0x3
block|,
name|MLX5_EVENT_TYPE_SRQ_LAST_WQE
init|=
literal|0x13
block|,
name|MLX5_EVENT_TYPE_SRQ_RQ_LIMIT
init|=
literal|0x14
block|,
name|MLX5_EVENT_TYPE_DCT_DRAINED
init|=
literal|0x1c
block|,
name|MLX5_EVENT_TYPE_DCT_KEY_VIOLATION
init|=
literal|0x1d
block|,
name|MLX5_EVENT_TYPE_CQ_ERROR
init|=
literal|0x4
block|,
name|MLX5_EVENT_TYPE_WQ_CATAS_ERROR
init|=
literal|0x5
block|,
name|MLX5_EVENT_TYPE_PATH_MIG_FAILED
init|=
literal|0x7
block|,
name|MLX5_EVENT_TYPE_PAGE_FAULT
init|=
literal|0xc
block|,
name|MLX5_EVENT_TYPE_WQ_INVAL_REQ_ERROR
init|=
literal|0x10
block|,
name|MLX5_EVENT_TYPE_WQ_ACCESS_ERROR
init|=
literal|0x11
block|,
name|MLX5_EVENT_TYPE_SRQ_CATAS_ERROR
init|=
literal|0x12
block|,
name|MLX5_EVENT_TYPE_INTERNAL_ERROR
init|=
literal|0x8
block|,
name|MLX5_EVENT_TYPE_PORT_CHANGE
init|=
literal|0x9
block|,
name|MLX5_EVENT_TYPE_GPIO_EVENT
init|=
literal|0x15
block|,
name|MLX5_EVENT_TYPE_CODING_PORT_MODULE_EVENT
init|=
literal|0x16
block|,
name|MLX5_EVENT_TYPE_CODING_TEMP_WARNING_EVENT
init|=
literal|0x17
block|,
name|MLX5_EVENT_TYPE_REMOTE_CONFIG
init|=
literal|0x19
block|,
name|MLX5_EVENT_TYPE_CODING_DCBX_CHANGE_EVENT
init|=
literal|0x1e
block|,
name|MLX5_EVENT_TYPE_CODING_PPS_EVENT
init|=
literal|0x25
block|,
name|MLX5_EVENT_TYPE_CODING_GENERAL_NOTIFICATION_EVENT
init|=
literal|0x22
block|,
name|MLX5_EVENT_TYPE_DB_BF_CONGESTION
init|=
literal|0x1a
block|,
name|MLX5_EVENT_TYPE_STALL_EVENT
init|=
literal|0x1b
block|,
name|MLX5_EVENT_TYPE_DROPPED_PACKET_LOGGED_EVENT
init|=
literal|0x1f
block|,
name|MLX5_EVENT_TYPE_CMD
init|=
literal|0xa
block|,
name|MLX5_EVENT_TYPE_PAGE_REQUEST
init|=
literal|0xb
block|,
name|MLX5_EVENT_TYPE_NIC_VPORT_CHANGE
init|=
literal|0xd
block|}
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_MODIFY_TIR_BITMASK_LRO
init|=
literal|0x0
block|,
name|MLX5_MODIFY_TIR_BITMASK_INDIRECT_TABLE
init|=
literal|0x1
block|,
name|MLX5_MODIFY_TIR_BITMASK_HASH
init|=
literal|0x2
block|,
name|MLX5_MODIFY_TIR_BITMASK_TUNNELED_OFFLOAD_EN
init|=
literal|0x3
block|,
name|MLX5_MODIFY_TIR_BITMASK_SELF_LB_EN
init|=
literal|0x4
block|}
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_MODIFY_RQT_BITMASK_RQN_LIST
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_CMD_OP_QUERY_HCA_CAP
init|=
literal|0x100
block|,
name|MLX5_CMD_OP_QUERY_ADAPTER
init|=
literal|0x101
block|,
name|MLX5_CMD_OP_INIT_HCA
init|=
literal|0x102
block|,
name|MLX5_CMD_OP_TEARDOWN_HCA
init|=
literal|0x103
block|,
name|MLX5_CMD_OP_ENABLE_HCA
init|=
literal|0x104
block|,
name|MLX5_CMD_OP_DISABLE_HCA
init|=
literal|0x105
block|,
name|MLX5_CMD_OP_QUERY_PAGES
init|=
literal|0x107
block|,
name|MLX5_CMD_OP_MANAGE_PAGES
init|=
literal|0x108
block|,
name|MLX5_CMD_OP_SET_HCA_CAP
init|=
literal|0x109
block|,
name|MLX5_CMD_OP_QUERY_ISSI
init|=
literal|0x10a
block|,
name|MLX5_CMD_OP_SET_ISSI
init|=
literal|0x10b
block|,
name|MLX5_CMD_OP_SET_DRIVER_VERSION
init|=
literal|0x10d
block|,
name|MLX5_CMD_OP_QUERY_OTHER_HCA_CAP
init|=
literal|0x10e
block|,
name|MLX5_CMD_OP_MODIFY_OTHER_HCA_CAP
init|=
literal|0x10f
block|,
name|MLX5_CMD_OP_CREATE_MKEY
init|=
literal|0x200
block|,
name|MLX5_CMD_OP_QUERY_MKEY
init|=
literal|0x201
block|,
name|MLX5_CMD_OP_DESTROY_MKEY
init|=
literal|0x202
block|,
name|MLX5_CMD_OP_QUERY_SPECIAL_CONTEXTS
init|=
literal|0x203
block|,
name|MLX5_CMD_OP_PAGE_FAULT_RESUME
init|=
literal|0x204
block|,
name|MLX5_CMD_OP_CREATE_EQ
init|=
literal|0x301
block|,
name|MLX5_CMD_OP_DESTROY_EQ
init|=
literal|0x302
block|,
name|MLX5_CMD_OP_QUERY_EQ
init|=
literal|0x303
block|,
name|MLX5_CMD_OP_GEN_EQE
init|=
literal|0x304
block|,
name|MLX5_CMD_OP_CREATE_CQ
init|=
literal|0x400
block|,
name|MLX5_CMD_OP_DESTROY_CQ
init|=
literal|0x401
block|,
name|MLX5_CMD_OP_QUERY_CQ
init|=
literal|0x402
block|,
name|MLX5_CMD_OP_MODIFY_CQ
init|=
literal|0x403
block|,
name|MLX5_CMD_OP_CREATE_QP
init|=
literal|0x500
block|,
name|MLX5_CMD_OP_DESTROY_QP
init|=
literal|0x501
block|,
name|MLX5_CMD_OP_RST2INIT_QP
init|=
literal|0x502
block|,
name|MLX5_CMD_OP_INIT2RTR_QP
init|=
literal|0x503
block|,
name|MLX5_CMD_OP_RTR2RTS_QP
init|=
literal|0x504
block|,
name|MLX5_CMD_OP_RTS2RTS_QP
init|=
literal|0x505
block|,
name|MLX5_CMD_OP_SQERR2RTS_QP
init|=
literal|0x506
block|,
name|MLX5_CMD_OP_2ERR_QP
init|=
literal|0x507
block|,
name|MLX5_CMD_OP_2RST_QP
init|=
literal|0x50a
block|,
name|MLX5_CMD_OP_QUERY_QP
init|=
literal|0x50b
block|,
name|MLX5_CMD_OP_SQD_RTS_QP
init|=
literal|0x50c
block|,
name|MLX5_CMD_OP_INIT2INIT_QP
init|=
literal|0x50e
block|,
name|MLX5_CMD_OP_CREATE_PSV
init|=
literal|0x600
block|,
name|MLX5_CMD_OP_DESTROY_PSV
init|=
literal|0x601
block|,
name|MLX5_CMD_OP_CREATE_SRQ
init|=
literal|0x700
block|,
name|MLX5_CMD_OP_DESTROY_SRQ
init|=
literal|0x701
block|,
name|MLX5_CMD_OP_QUERY_SRQ
init|=
literal|0x702
block|,
name|MLX5_CMD_OP_ARM_RQ
init|=
literal|0x703
block|,
name|MLX5_CMD_OP_CREATE_XRC_SRQ
init|=
literal|0x705
block|,
name|MLX5_CMD_OP_DESTROY_XRC_SRQ
init|=
literal|0x706
block|,
name|MLX5_CMD_OP_QUERY_XRC_SRQ
init|=
literal|0x707
block|,
name|MLX5_CMD_OP_ARM_XRC_SRQ
init|=
literal|0x708
block|,
name|MLX5_CMD_OP_CREATE_DCT
init|=
literal|0x710
block|,
name|MLX5_CMD_OP_DESTROY_DCT
init|=
literal|0x711
block|,
name|MLX5_CMD_OP_DRAIN_DCT
init|=
literal|0x712
block|,
name|MLX5_CMD_OP_QUERY_DCT
init|=
literal|0x713
block|,
name|MLX5_CMD_OP_ARM_DCT_FOR_KEY_VIOLATION
init|=
literal|0x714
block|,
name|MLX5_CMD_OP_SET_DC_CNAK_TRACE
init|=
literal|0x715
block|,
name|MLX5_CMD_OP_QUERY_DC_CNAK_TRACE
init|=
literal|0x716
block|,
name|MLX5_CMD_OP_QUERY_VPORT_STATE
init|=
literal|0x750
block|,
name|MLX5_CMD_OP_MODIFY_VPORT_STATE
init|=
literal|0x751
block|,
name|MLX5_CMD_OP_QUERY_ESW_VPORT_CONTEXT
init|=
literal|0x752
block|,
name|MLX5_CMD_OP_MODIFY_ESW_VPORT_CONTEXT
init|=
literal|0x753
block|,
name|MLX5_CMD_OP_QUERY_NIC_VPORT_CONTEXT
init|=
literal|0x754
block|,
name|MLX5_CMD_OP_MODIFY_NIC_VPORT_CONTEXT
init|=
literal|0x755
block|,
name|MLX5_CMD_OP_QUERY_ROCE_ADDRESS
init|=
literal|0x760
block|,
name|MLX5_CMD_OP_SET_ROCE_ADDRESS
init|=
literal|0x761
block|,
name|MLX5_CMD_OP_QUERY_HCA_VPORT_CONTEXT
init|=
literal|0x762
block|,
name|MLX5_CMD_OP_MODIFY_HCA_VPORT_CONTEXT
init|=
literal|0x763
block|,
name|MLX5_CMD_OP_QUERY_HCA_VPORT_GID
init|=
literal|0x764
block|,
name|MLX5_CMD_OP_QUERY_HCA_VPORT_PKEY
init|=
literal|0x765
block|,
name|MLX5_CMD_OP_QUERY_VPORT_COUNTER
init|=
literal|0x770
block|,
name|MLX5_CMD_OP_ALLOC_Q_COUNTER
init|=
literal|0x771
block|,
name|MLX5_CMD_OP_DEALLOC_Q_COUNTER
init|=
literal|0x772
block|,
name|MLX5_CMD_OP_QUERY_Q_COUNTER
init|=
literal|0x773
block|,
name|MLX5_CMD_OP_SET_RATE_LIMIT
init|=
literal|0x780
block|,
name|MLX5_CMD_OP_QUERY_RATE_LIMIT
init|=
literal|0x781
block|,
name|MLX5_CMD_OP_CREATE_SCHEDULING_ELEMENT
init|=
literal|0x782
block|,
name|MLX5_CMD_OP_DESTROY_SCHEDULING_ELEMENT
init|=
literal|0x783
block|,
name|MLX5_CMD_OP_QUERY_SCHEDULING_ELEMENT
init|=
literal|0x784
block|,
name|MLX5_CMD_OP_MODIFY_SCHEDULING_ELEMENT
init|=
literal|0x785
block|,
name|MLX5_CMD_OP_CREATE_QOS_PARA_VPORT
init|=
literal|0x786
block|,
name|MLX5_CMD_OP_DESTROY_QOS_PARA_VPORT
init|=
literal|0x787
block|,
name|MLX5_CMD_OP_ALLOC_PD
init|=
literal|0x800
block|,
name|MLX5_CMD_OP_DEALLOC_PD
init|=
literal|0x801
block|,
name|MLX5_CMD_OP_ALLOC_UAR
init|=
literal|0x802
block|,
name|MLX5_CMD_OP_DEALLOC_UAR
init|=
literal|0x803
block|,
name|MLX5_CMD_OP_CONFIG_INT_MODERATION
init|=
literal|0x804
block|,
name|MLX5_CMD_OP_ACCESS_REG
init|=
literal|0x805
block|,
name|MLX5_CMD_OP_ATTACH_TO_MCG
init|=
literal|0x806
block|,
name|MLX5_CMD_OP_DETACH_FROM_MCG
init|=
literal|0x807
block|,
name|MLX5_CMD_OP_GET_DROPPED_PACKET_LOG
init|=
literal|0x80a
block|,
name|MLX5_CMD_OP_MAD_IFC
init|=
literal|0x50d
block|,
name|MLX5_CMD_OP_QUERY_MAD_DEMUX
init|=
literal|0x80b
block|,
name|MLX5_CMD_OP_SET_MAD_DEMUX
init|=
literal|0x80c
block|,
name|MLX5_CMD_OP_NOP
init|=
literal|0x80d
block|,
name|MLX5_CMD_OP_ALLOC_XRCD
init|=
literal|0x80e
block|,
name|MLX5_CMD_OP_DEALLOC_XRCD
init|=
literal|0x80f
block|,
name|MLX5_CMD_OP_SET_BURST_SIZE
init|=
literal|0x812
block|,
name|MLX5_CMD_OP_QUERY_BURST_SIZE
init|=
literal|0x813
block|,
name|MLX5_CMD_OP_ACTIVATE_TRACER
init|=
literal|0x814
block|,
name|MLX5_CMD_OP_DEACTIVATE_TRACER
init|=
literal|0x815
block|,
name|MLX5_CMD_OP_ALLOC_TRANSPORT_DOMAIN
init|=
literal|0x816
block|,
name|MLX5_CMD_OP_DEALLOC_TRANSPORT_DOMAIN
init|=
literal|0x817
block|,
name|MLX5_CMD_OP_SET_DIAGNOSTICS
init|=
literal|0x820
block|,
name|MLX5_CMD_OP_QUERY_DIAGNOSTICS
init|=
literal|0x821
block|,
name|MLX5_CMD_OP_QUERY_CONG_STATUS
init|=
literal|0x822
block|,
name|MLX5_CMD_OP_MODIFY_CONG_STATUS
init|=
literal|0x823
block|,
name|MLX5_CMD_OP_QUERY_CONG_PARAMS
init|=
literal|0x824
block|,
name|MLX5_CMD_OP_MODIFY_CONG_PARAMS
init|=
literal|0x825
block|,
name|MLX5_CMD_OP_QUERY_CONG_STATISTICS
init|=
literal|0x826
block|,
name|MLX5_CMD_OP_ADD_VXLAN_UDP_DPORT
init|=
literal|0x827
block|,
name|MLX5_CMD_OP_DELETE_VXLAN_UDP_DPORT
init|=
literal|0x828
block|,
name|MLX5_CMD_OP_SET_L2_TABLE_ENTRY
init|=
literal|0x829
block|,
name|MLX5_CMD_OP_QUERY_L2_TABLE_ENTRY
init|=
literal|0x82a
block|,
name|MLX5_CMD_OP_DELETE_L2_TABLE_ENTRY
init|=
literal|0x82b
block|,
name|MLX5_CMD_OP_SET_WOL_ROL
init|=
literal|0x830
block|,
name|MLX5_CMD_OP_QUERY_WOL_ROL
init|=
literal|0x831
block|,
name|MLX5_CMD_OP_CREATE_LAG
init|=
literal|0x840
block|,
name|MLX5_CMD_OP_MODIFY_LAG
init|=
literal|0x841
block|,
name|MLX5_CMD_OP_QUERY_LAG
init|=
literal|0x842
block|,
name|MLX5_CMD_OP_DESTROY_LAG
init|=
literal|0x843
block|,
name|MLX5_CMD_OP_CREATE_VPORT_LAG
init|=
literal|0x844
block|,
name|MLX5_CMD_OP_DESTROY_VPORT_LAG
init|=
literal|0x845
block|,
name|MLX5_CMD_OP_CREATE_TIR
init|=
literal|0x900
block|,
name|MLX5_CMD_OP_MODIFY_TIR
init|=
literal|0x901
block|,
name|MLX5_CMD_OP_DESTROY_TIR
init|=
literal|0x902
block|,
name|MLX5_CMD_OP_QUERY_TIR
init|=
literal|0x903
block|,
name|MLX5_CMD_OP_CREATE_SQ
init|=
literal|0x904
block|,
name|MLX5_CMD_OP_MODIFY_SQ
init|=
literal|0x905
block|,
name|MLX5_CMD_OP_DESTROY_SQ
init|=
literal|0x906
block|,
name|MLX5_CMD_OP_QUERY_SQ
init|=
literal|0x907
block|,
name|MLX5_CMD_OP_CREATE_RQ
init|=
literal|0x908
block|,
name|MLX5_CMD_OP_MODIFY_RQ
init|=
literal|0x909
block|,
name|MLX5_CMD_OP_DESTROY_RQ
init|=
literal|0x90a
block|,
name|MLX5_CMD_OP_QUERY_RQ
init|=
literal|0x90b
block|,
name|MLX5_CMD_OP_CREATE_RMP
init|=
literal|0x90c
block|,
name|MLX5_CMD_OP_MODIFY_RMP
init|=
literal|0x90d
block|,
name|MLX5_CMD_OP_DESTROY_RMP
init|=
literal|0x90e
block|,
name|MLX5_CMD_OP_QUERY_RMP
init|=
literal|0x90f
block|,
name|MLX5_CMD_OP_SET_DELAY_DROP_PARAMS
init|=
literal|0x910
block|,
name|MLX5_CMD_OP_QUERY_DELAY_DROP_PARAMS
init|=
literal|0x911
block|,
name|MLX5_CMD_OP_CREATE_TIS
init|=
literal|0x912
block|,
name|MLX5_CMD_OP_MODIFY_TIS
init|=
literal|0x913
block|,
name|MLX5_CMD_OP_DESTROY_TIS
init|=
literal|0x914
block|,
name|MLX5_CMD_OP_QUERY_TIS
init|=
literal|0x915
block|,
name|MLX5_CMD_OP_CREATE_RQT
init|=
literal|0x916
block|,
name|MLX5_CMD_OP_MODIFY_RQT
init|=
literal|0x917
block|,
name|MLX5_CMD_OP_DESTROY_RQT
init|=
literal|0x918
block|,
name|MLX5_CMD_OP_QUERY_RQT
init|=
literal|0x919
block|,
name|MLX5_CMD_OP_SET_FLOW_TABLE_ROOT
init|=
literal|0x92f
block|,
name|MLX5_CMD_OP_CREATE_FLOW_TABLE
init|=
literal|0x930
block|,
name|MLX5_CMD_OP_DESTROY_FLOW_TABLE
init|=
literal|0x931
block|,
name|MLX5_CMD_OP_QUERY_FLOW_TABLE
init|=
literal|0x932
block|,
name|MLX5_CMD_OP_CREATE_FLOW_GROUP
init|=
literal|0x933
block|,
name|MLX5_CMD_OP_DESTROY_FLOW_GROUP
init|=
literal|0x934
block|,
name|MLX5_CMD_OP_QUERY_FLOW_GROUP
init|=
literal|0x935
block|,
name|MLX5_CMD_OP_SET_FLOW_TABLE_ENTRY
init|=
literal|0x936
block|,
name|MLX5_CMD_OP_QUERY_FLOW_TABLE_ENTRY
init|=
literal|0x937
block|,
name|MLX5_CMD_OP_DELETE_FLOW_TABLE_ENTRY
init|=
literal|0x938
block|,
name|MLX5_CMD_OP_ALLOC_FLOW_COUNTER
init|=
literal|0x939
block|,
name|MLX5_CMD_OP_DEALLOC_FLOW_COUNTER
init|=
literal|0x93a
block|,
name|MLX5_CMD_OP_QUERY_FLOW_COUNTER
init|=
literal|0x93b
block|,
name|MLX5_CMD_OP_MODIFY_FLOW_TABLE
init|=
literal|0x93c
block|,
name|MLX5_CMD_OP_ALLOC_ENCAP_HEADER
init|=
literal|0x93d
block|,
name|MLX5_CMD_OP_DEALLOC_ENCAP_HEADER
init|=
literal|0x93e
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_ICMD_CMDS_OPCODE_ICMD_OPCODE_QUERY_FW_INFO
init|=
literal|0x8007
block|,
name|MLX5_ICMD_CMDS_OPCODE_ICMD_QUERY_CAPABILITY
init|=
literal|0x8400
block|,
name|MLX5_ICMD_CMDS_OPCODE_ICMD_ACCESS_REGISTER
init|=
literal|0x9001
block|,
name|MLX5_ICMD_CMDS_OPCODE_ICMD_QUERY_VIRTUAL_MAC
init|=
literal|0x9003
block|,
name|MLX5_ICMD_CMDS_OPCODE_ICMD_SET_VIRTUAL_MAC
init|=
literal|0x9004
block|,
name|MLX5_ICMD_CMDS_OPCODE_ICMD_QUERY_WOL_ROL
init|=
literal|0x9005
block|,
name|MLX5_ICMD_CMDS_OPCODE_ICMD_SET_WOL_ROL
init|=
literal|0x9006
block|,
name|MLX5_ICMD_CMDS_OPCODE_ICMD_OCBB_INIT
init|=
literal|0x9007
block|,
name|MLX5_ICMD_CMDS_OPCODE_ICMD_OCBB_QUERY_HEADER_STATUS
init|=
literal|0x9008
block|,
name|MLX5_ICMD_CMDS_OPCODE_ICMD_OCBB_QUERY_ETOC_STATUS
init|=
literal|0x9009
block|,
name|MLX5_ICMD_CMDS_OPCODE_ICMD_OCBB_SET_EVENT
init|=
literal|0x900a
block|,
name|MLX5_ICMD_CMDS_OPCODE_ICMD_OPCODE_INIT_OCSD
init|=
literal|0xf004
block|}
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_flow_table_fields_supported_bits
block|{
name|u8
name|outer_dmac
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_smac
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_ether_type
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_first_prio
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_first_cfi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_first_vid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_second_prio
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_second_cfi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_second_vid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_ipv6_flow_label
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_sip
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_dip
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_frag
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_ip_protocol
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_ip_ecn
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_ip_dscp
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_udp_sport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_udp_dport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_tcp_sport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_tcp_dport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_tcp_flags
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_gre_protocol
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_gre_key
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_vxlan_vni
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_geneve_vni
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_geneve_oam
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_geneve_protocol_type
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_geneve_opt_len
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|source_eswitch_port
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_dmac
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_smac
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_ether_type
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_first_prio
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_first_cfi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_first_vid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_second_prio
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_second_cfi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_second_vid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_ipv6_flow_label
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_sip
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_dip
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_frag
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_ip_protocol
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_ip_ecn
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_ip_dscp
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_udp_sport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_udp_dport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_tcp_sport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_tcp_dport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_tcp_flags
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x1a
index|]
decl_stmt|;
name|u8
name|bth_dst_qp
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|source_sqn
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_eth_discard_cntrs_grp_bits
block|{
name|u8
name|ingress_general_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ingress_general_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ingress_policy_engine_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ingress_policy_engine_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ingress_vlan_membership_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ingress_vlan_membership_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ingress_tag_frame_type_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ingress_tag_frame_type_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|egress_vlan_membership_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|egress_vlan_membership_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|loopback_filter_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|loopback_filter_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|egress_general_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|egress_general_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_1c0
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|egress_hoq_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|egress_hoq_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_isolation_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_isolation_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|egress_policy_engine_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|egress_policy_engine_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ingress_tx_link_down_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ingress_tx_link_down_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|egress_stp_filter_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|egress_stp_filter_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|egress_hoq_stall_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|egress_hoq_stall_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_340
index|[
literal|0x440
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_flow_table_prop_layout_bits
block|{
name|u8
name|ft_support
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|flow_tag
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|flow_counter
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|flow_modify_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|modify_root
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x1b
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|log_max_ft_size
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|max_ft_level
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|log_max_ft_num
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|log_max_flow_counter
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|log_max_destination
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|log_max_flow
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_fields_supported_bits
name|ft_field_support
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_fields_supported_bits
name|ft_field_bitmask_support
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_odp_per_transport_service_cap_bits
block|{
name|u8
name|send
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|receive
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|write
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|read
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|atomic
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|srq_receive
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x1a
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_flow_counter_list_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|flow_counter_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_FLOW_CONTEXT_DEST_TYPE_VPORT
init|=
literal|0x0
block|,
name|MLX5_FLOW_CONTEXT_DEST_TYPE_FLOW_TABLE
init|=
literal|0x1
block|,
name|MLX5_FLOW_CONTEXT_DEST_TYPE_TIR
init|=
literal|0x2
block|,
name|MLX5_FLOW_CONTEXT_DEST_TYPE_QP
init|=
literal|0x3
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_dest_format_struct_bits
block|{
name|u8
name|destination_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|destination_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_fte_match_set_lyr_2_4_bits
block|{
name|u8
name|smac_47_16
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|smac_15_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|ethertype
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|dmac_47_16
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dmac_15_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|first_prio
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|first_cfi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|first_vid
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|ip_protocol
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ip_dscp
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|ip_ecn
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|cvlan_tag
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|svlan_tag
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|frag
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|tcp_flags
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|tcp_sport
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|tcp_dport
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|udp_sport
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|udp_dport
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|src_ip
index|[
literal|4
index|]
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dst_ip
index|[
literal|4
index|]
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_fte_match_set_misc_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|source_sqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|source_port
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|outer_second_prio
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|outer_second_cfi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|outer_second_vid
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|inner_second_prio
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|inner_second_cfi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_second_vid
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|outer_second_vlan_tag
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|inner_second_vlan_tag
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xe
index|]
decl_stmt|;
name|u8
name|gre_protocol
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|gre_key_h
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|gre_key_l
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|vxlan_vni
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|geneve_vni
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved4
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|geneve_oam
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|outer_ipv6_flow_label
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|inner_ipv6_flow_label
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0xa
index|]
decl_stmt|;
name|u8
name|geneve_opt_len
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|geneve_protocol_type
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|bth_dst_qp
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0xa0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_cmd_pas_bits
block|{
name|u8
name|pa_h
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|pa_l
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xc
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_uint64_bits
block|{
name|u8
name|hi
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|lo
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_application_prio_entry_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|priority
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|sel
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|protocol_id
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nodnic_ring_doorbell_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ring_pi
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_ADS_STAT_RATE_NO_LIMIT
init|=
literal|0x0
block|,
name|MLX5_ADS_STAT_RATE_2_5GBPS
init|=
literal|0x7
block|,
name|MLX5_ADS_STAT_RATE_10GBPS
init|=
literal|0x8
block|,
name|MLX5_ADS_STAT_RATE_30GBPS
init|=
literal|0x9
block|,
name|MLX5_ADS_STAT_RATE_5GBPS
init|=
literal|0xa
block|,
name|MLX5_ADS_STAT_RATE_20GBPS
init|=
literal|0xb
block|,
name|MLX5_ADS_STAT_RATE_40GBPS
init|=
literal|0xc
block|,
name|MLX5_ADS_STAT_RATE_60GBPS
init|=
literal|0xd
block|,
name|MLX5_ADS_STAT_RATE_80GBPS
init|=
literal|0xe
block|,
name|MLX5_ADS_STAT_RATE_120GBPS
init|=
literal|0xf
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_ads_bits
block|{
name|u8
name|fl
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|free_ar
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xe
index|]
decl_stmt|;
name|u8
name|pkey_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|grh
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|mlid
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|rlid
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|ack_timeout
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|src_addr_index
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|log_rtm
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|stat_rate
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|hop_limit
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|tclass
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|flow_label
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|rgid_rip
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|f_dscp
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|f_ecn
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|f_eth_prio
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|ecn
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|dscp
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|udp_sport
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|dei_cfi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|eth_prio
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|sl
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rmac_47_32
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|rmac_31_0
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_diagnostic_counter_cap_bits
block|{
name|u8
name|sync
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|counter_id
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_debug_cap_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|log_max_samples
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|single
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|repetitive
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|health_mon_rx_activity
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x15
index|]
decl_stmt|;
name|u8
name|log_min_sample_period
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1c0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_diagnostic_counter_cap_bits
name|diagnostic_counter
index|[
literal|0x1f0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_qos_cap_bits
block|{
name|u8
name|packet_pacing
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|esw_scheduling
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|esw_bw_share
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|esw_rate_limit
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|hll
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|packet_pacing_burst_bound
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_at_6
index|[
literal|0x1a
index|]
decl_stmt|;
name|u8
name|reserved_at_20
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|packet_pacing_max_rate
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|packet_pacing_min_rate
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_80
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|packet_pacing_rate_table_size
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|esw_element_type
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|esw_tsar_type
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_c0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|max_qos_para_vport
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|max_tsar_bw_share
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_100
index|[
literal|0x700
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_snapshot_cap_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x1d
index|]
decl_stmt|;
name|u8
name|suspend_qp_uc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|suspend_qp_ud
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|suspend_qp_rc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|restore_pd
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|restore_uar
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|restore_mkey
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|restore_qp
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1e
index|]
decl_stmt|;
name|u8
name|named_mkey
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|named_qp
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x7a0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_e_switch_cap_bits
block|{
name|u8
name|vport_svlan_strip
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vport_cvlan_strip
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vport_svlan_insert
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vport_cvlan_insert_if_not_exist
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vport_cvlan_insert_overwrite
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x19
index|]
decl_stmt|;
name|u8
name|nic_vport_node_guid_modify
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|nic_vport_port_guid_modify
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x7e0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_flow_table_eswitch_cap_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x200
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_prop_layout_bits
name|flow_table_properties_nic_esw_fdb
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_prop_layout_bits
name|flow_table_properties_esw_acl_ingress
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_prop_layout_bits
name|flow_table_properties_esw_acl_egress
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x7800
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_flow_table_nic_cap_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x200
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_prop_layout_bits
name|flow_table_properties_nic_receive
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_prop_layout_bits
name|flow_table_properties_nic_receive_rdma
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_prop_layout_bits
name|flow_table_properties_nic_receive_sniffer
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_prop_layout_bits
name|flow_table_properties_nic_transmit
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_prop_layout_bits
name|flow_table_properties_nic_transmit_rdma
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_prop_layout_bits
name|flow_table_properties_nic_transmit_sniffer
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x7200
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_per_protocol_networking_offload_caps_bits
block|{
name|u8
name|csum_cap
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vlan_cap
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|lro_cap
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|lro_psh_flag
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|lro_time_stamp
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|lro_max_msg_sz_mode
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|wqe_vlan_insert
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|self_lb_en_modifiable
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|self_lb_mc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|self_lb_uc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|max_lso_cap
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|multi_pkt_send_wqe
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|wqe_inline_mode
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|rss_ind_tbl_cap
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|tunnel_lso_const_out_ip_id
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|tunnel_lro_gre
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|tunnel_lro_vxlan
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|tunnel_statless_gre
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|tunnel_stateless_vxlan
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|swp
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|swp_csum
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|swp_lso
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1b
index|]
decl_stmt|;
name|u8
name|max_geneve_opt_len
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|tunnel_stateless_geneve_rx
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|lro_min_mss_size
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x120
index|]
decl_stmt|;
name|u8
name|lro_timer_supported_periods
index|[
literal|4
index|]
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x600
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_ROCE_CAP_L3_TYPE_GRH
init|=
literal|0x1
block|,
name|MLX5_ROCE_CAP_L3_TYPE_IPV4
init|=
literal|0x2
block|,
name|MLX5_ROCE_CAP_L3_TYPE_IPV6
init|=
literal|0x4
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_roce_cap_bits
block|{
name|u8
name|roce_apm
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rts2rts_primary_eth_prio
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|roce_rx_allow_untagged
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rts2rts_src_addr_index_for_vlan_valid_vlan_id
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x60
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|l3_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|roce_version
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|r_roce_dest_udp_port
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|r_roce_max_src_udp_port
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|r_roce_min_src_udp_port
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|roce_address_table_size
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x700
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_1_BYTE
init|=
literal|0x1
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_2_BYTES
init|=
literal|0x2
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_4_BYTES
init|=
literal|0x4
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_8_BYTES
init|=
literal|0x8
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_16_BYTES
init|=
literal|0x10
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_32_BYTES
init|=
literal|0x20
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_64_BYTES
init|=
literal|0x40
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_128_BYTES
init|=
literal|0x80
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_256_BYTES
init|=
literal|0x100
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_1_BYTE
init|=
literal|0x1
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_2_BYTES
init|=
literal|0x2
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_4_BYTES
init|=
literal|0x4
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_8_BYTES
init|=
literal|0x8
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_16_BYTES
init|=
literal|0x10
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_32_BYTES
init|=
literal|0x20
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_64_BYTES
init|=
literal|0x40
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_128_BYTES
init|=
literal|0x80
block|,
name|MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_256_BYTES
init|=
literal|0x100
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_atomic_caps_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|atomic_req_8B_endianess_mode
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|supported_atomic_req_8B_endianess_mode_1
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x19
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|atomic_operations
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|atomic_size_qp
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|atomic_size_dc
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x720
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_odp_cap_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|sig
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_odp_per_transport_service_cap_bits
name|rc_odp_caps
decl_stmt|;
name|struct
name|mlx5_ifc_odp_per_transport_service_cap_bits
name|uc_odp_caps
decl_stmt|;
name|struct
name|mlx5_ifc_odp_per_transport_service_cap_bits
name|ud_odp_caps
decl_stmt|;
name|struct
name|mlx5_ifc_odp_per_transport_service_cap_bits
name|xrc_odp_caps
decl_stmt|;
name|struct
name|mlx5_ifc_odp_per_transport_service_cap_bits
name|dc_odp_caps
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x6e0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_8_GID_ENTRIES
init|=
literal|0x0
block|,
name|MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_16_GID_ENTRIES
init|=
literal|0x1
block|,
name|MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_32_GID_ENTRIES
init|=
literal|0x2
block|,
name|MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_64_GID_ENTRIES
init|=
literal|0x3
block|,
name|MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_128_GID_ENTRIES
init|=
literal|0x4
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_128_ENTRIES
init|=
literal|0x0
block|,
name|MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_256_ENTRIES
init|=
literal|0x1
block|,
name|MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_512_ENTRIES
init|=
literal|0x2
block|,
name|MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_1K_ENTRIES
init|=
literal|0x3
block|,
name|MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_2K_ENTRIES
init|=
literal|0x4
block|,
name|MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_4K_ENTRIES
init|=
literal|0x5
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_CMD_HCA_CAP_PORT_TYPE_IB
init|=
literal|0x0
block|,
name|MLX5_CMD_HCA_CAP_PORT_TYPE_ETHERNET
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_CMD_HCA_CAP_CMDIF_CHECKSUM_DISABLED
init|=
literal|0x0
block|,
name|MLX5_CMD_HCA_CAP_CMDIF_CHECKSUM_INITIAL_STATE
init|=
literal|0x1
block|,
name|MLX5_CMD_HCA_CAP_CMDIF_CHECKSUM_ENABLED
init|=
literal|0x3
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_cmd_hca_cap_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|log_max_srq_sz
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|log_max_qp_sz
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|log_max_qp
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|log_max_srq
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|log_max_cq_sz
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|log_max_cq
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|log_max_eq_sz
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|log_max_mkey
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|log_max_eq
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|max_indirection
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|log_max_mrw_sz
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|log_max_bsf_list_size
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_10
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|log_max_klm_list_size
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_11
index|[
literal|0xa
index|]
decl_stmt|;
name|u8
name|log_max_ra_req_dc
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_12
index|[
literal|0xa
index|]
decl_stmt|;
name|u8
name|log_max_ra_res_dc
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_13
index|[
literal|0xa
index|]
decl_stmt|;
name|u8
name|log_max_ra_req_qp
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_14
index|[
literal|0xa
index|]
decl_stmt|;
name|u8
name|log_max_ra_res_qp
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|pad_cap
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cc_query_allowed
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cc_modify_allowed
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|start_pad
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cache_line_128byte
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_15
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|gid_table_size
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|out_of_seq_cnt
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vport_counters
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|retransmission_q_counters
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|debug
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|modify_rq_counters_set_id
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rq_delay_drop
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|max_qp_cnt
index|[
literal|0xa
index|]
decl_stmt|;
name|u8
name|pkey_table_size
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|vport_group_manager
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vhca_group_manager
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|ib_virt
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|eth_virt
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_17
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|ets
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|nic_flow_table
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|eswitch_flow_table
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_18
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|local_ca_ack_delay
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|port_module_event
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_19
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|port_type
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|num_ports
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|snapshot
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_20
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|log_max_msg
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_21
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|max_tc
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|temp_warn_event
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|dcbx
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_22
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|rol_s
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rol_g
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_23
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_s
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_g
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_a
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_b
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_m
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_u
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_p
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|stat_rate_support
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_24
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|cqe_version
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|compact_address_vector
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|striding_rq
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_25
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|ipoib_enhanced_offloads
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|ipoib_ipoib_offloads
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_26
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|dc_connect_qp
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|dc_cnak_trace
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|drain_sigerr
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cmdif_checksum
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|sigerr_cqe
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_27
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wq_signature
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|sctr_data_cqe
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_28
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|sho
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|tph
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rf
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|dct
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|qos
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|eth_net_offloads
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|roce
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|atomic
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_30
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cq_oi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cq_resize
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cq_moderation
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cq_period_mode_modify
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cq_invalidate
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_at_225
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cq_eq_remap
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|pg
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|block_lb_mc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|exponential_backoff
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|scqe_break_moderation
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cq_period_start_from_cqe
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cd
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|atm
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|apm
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_32
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|qkv
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|pkv
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_33
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|xrc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|ud
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|uc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_34
index|[
literal|0xa
index|]
decl_stmt|;
name|u8
name|uar_sz
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_35
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|log_pg_sz
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|bf
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|driver_version
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|pad_tx_eth_packet
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_36
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|log_bf_reg_size
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_37
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|num_of_diagnostic_counters
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|max_wqe_sz_sq
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_38
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|max_wqe_sz_rq
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_39
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|max_wqe_sz_sq_dc
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_40
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|max_qp_mcg
index|[
literal|0x19
index|]
decl_stmt|;
name|u8
name|reserved_41
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|log_max_mcg
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_42
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_transport_domain
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_43
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_pd
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_44
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|log_max_xrcd
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_45
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|max_flow_counter
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_46
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_rq
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_47
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_sq
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_48
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_tir
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_49
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_tis
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|basic_cyclic_rcv_wqe
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_50
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|log_max_rmp
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_51
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_rqt
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_52
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_rqt_size
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_53
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_tis_per_sq
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_54
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_stride_sz_rq
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_55
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_min_stride_sz_rq
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_56
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_stride_sz_sq
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_57
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_min_stride_sz_sq
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_58
index|[
literal|0x1b
index|]
decl_stmt|;
name|u8
name|log_max_wq_sz
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|nic_vport_change_event
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|disable_local_lb
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_59
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|log_max_vlan_list
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_60
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_current_mc_list
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_61
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_current_uc_list
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_62
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|reserved_63
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_max_l2_table
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_64
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|log_uar_page_sz
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_65
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|device_frequency_mhz
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|device_frequency_khz
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_66
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|log_max_atomic_size_qp
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_67
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|log_max_atomic_size_dc
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_68
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|cqe_compression
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cqe_compression_timeout
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|cqe_compression_max_num
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_69
index|[
literal|0x220
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
name|mlx5_flow_destination_type
block|{
name|MLX5_FLOW_DESTINATION_TYPE_VPORT
init|=
literal|0x0
block|,
name|MLX5_FLOW_DESTINATION_TYPE_FLOW_TABLE
init|=
literal|0x1
block|,
name|MLX5_FLOW_DESTINATION_TYPE_TIR
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_union
union|union
name|mlx5_ifc_dest_format_struct_flow_counter_list_auto_bits
block|{
name|struct
name|mlx5_ifc_dest_format_struct_bits
name|dest_format_struct
decl_stmt|;
name|struct
name|mlx5_ifc_flow_counter_list_bits
name|flow_counter_list
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x40
index|]
decl_stmt|;
block|}
union|;
end_union

begin_struct
struct|struct
name|mlx5_ifc_fte_match_param_bits
block|{
name|struct
name|mlx5_ifc_fte_match_set_lyr_2_4_bits
name|outer_headers
decl_stmt|;
name|struct
name|mlx5_ifc_fte_match_set_misc_bits
name|misc_parameters
decl_stmt|;
name|struct
name|mlx5_ifc_fte_match_set_lyr_2_4_bits
name|inner_headers
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xa00
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_SRC_IP
init|=
literal|0x0
block|,
name|MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_DST_IP
init|=
literal|0x1
block|,
name|MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_L4_SPORT
init|=
literal|0x2
block|,
name|MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_L4_DPORT
init|=
literal|0x3
block|,
name|MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_IPSEC_SPI
init|=
literal|0x4
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_rx_hash_field_select_bits
block|{
name|u8
name|l3_prot_type
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|l4_prot_type
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|selected_fields
index|[
literal|0x1e
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_WQ_TYPE_LINKED_LIST
init|=
literal|0x0
block|,
name|MLX5_WQ_TYPE_CYCLIC
init|=
literal|0x1
block|,
name|MLX5_WQ_TYPE_STRQ_LINKED_LIST
init|=
literal|0x2
block|,
name|MLX5_WQ_TYPE_STRQ_CYCLIC
init|=
literal|0x3
block|, }
enum|;
end_enum

begin_enum
enum|enum
name|rq_type
block|{
name|RQ_TYPE_NONE
block|,
name|RQ_TYPE_STRIDE
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_WQ_END_PAD_MODE_NONE
init|=
literal|0x0
block|,
name|MLX5_WQ_END_PAD_MODE_ALIGN
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_wq_bits
block|{
name|u8
name|wq_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|wq_signature
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|end_padding_mode
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|cd_slave
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|hds_skip_first_sge
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|log2_hds_buf_size
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|page_offset
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|lwm
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|uar_page
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|dbr_addr
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|hw_counter
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|sw_counter
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|log_wq_stride
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_wq_pg_sz
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_wq_sz
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x15
index|]
decl_stmt|;
name|u8
name|single_wqe_log_num_of_strides
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|two_byte_shift_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|single_stride_log_num_of_bytes
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x4c0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_cmd_pas_bits
name|pas
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_rq_num_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rq_num
index|[
literal|0x18
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_mac_address_layout_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mac_addr_47_32
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mac_addr_31_0
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_cong_control_r_roce_ecn_np_bits
block|{
name|u8
name|reserved_0
index|[
literal|0xa0
index|]
decl_stmt|;
name|u8
name|min_time_between_cnps
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x12
index|]
decl_stmt|;
name|u8
name|cnp_dscp
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|cnp_prio_mode
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cnp_802p_prio
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x720
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_cong_control_r_roce_ecn_rp_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x60
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|clamp_tgt_rate
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|clamp_tgt_rate_after_time_inc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x17
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_time_reset
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_byte_reset
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_threshold
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_max_rate
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_ai_rate
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_hai_rate
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_gd
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_min_dec_fac
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_min_rate
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0xe0
index|]
decl_stmt|;
name|u8
name|rate_to_set_on_first_cnp
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dce_tcp_g
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dce_tcp_rtt
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rate_reduce_monitor_period
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|initial_alpha_value
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x4a0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_cong_control_802_1qau_rp_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|rppp_max_rps
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_time_reset
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_byte_reset
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_threshold
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_max_rate
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_ai_rate
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_hai_rate
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_gd
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_min_dec_fac
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rpg_min_rate
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x640
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_RESIZE_FIELD_SELECT_RESIZE_FIELD_SELECT_LOG_CQ_SIZE
init|=
literal|0x1
block|,
name|MLX5_RESIZE_FIELD_SELECT_RESIZE_FIELD_SELECT_PAGE_OFFSET
init|=
literal|0x2
block|,
name|MLX5_RESIZE_FIELD_SELECT_RESIZE_FIELD_SELECT_LOG_PAGE_SIZE
init|=
literal|0x4
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_resize_field_select_bits
block|{
name|u8
name|resize_field_select
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_CQ_PERIOD
init|=
literal|0x1
block|,
name|MLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_CQ_MAX_COUNT
init|=
literal|0x2
block|,
name|MLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_OI
init|=
literal|0x4
block|,
name|MLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_C_EQN
init|=
literal|0x8
block|,
name|MLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_CQ_PERIOD_MODE
init|=
literal|0x10
block|,
name|MLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_STATUS
init|=
literal|0x20
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_modify_field_select_bits
block|{
name|u8
name|modify_field_select
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_field_select_r_roce_np_bits
block|{
name|u8
name|field_select_r_roce_np
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_CLAMP_TGT_RATE
init|=
literal|0x2
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_CLAMP_TGT_RATE_AFTER_TIME_INC
init|=
literal|0x4
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_RPG_TIME_RESET
init|=
literal|0x8
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_RPG_BYTE_RESET
init|=
literal|0x10
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_RPG_THRESHOLD
init|=
literal|0x20
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_RPG_MAX_RATE
init|=
literal|0x40
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_RPG_AI_RATE
init|=
literal|0x80
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_RPG_HAI_RATE
init|=
literal|0x100
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_RPG_MIN_DEC_FAC
init|=
literal|0x200
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_RPG_MIN_RATE
init|=
literal|0x400
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_RATE_TO_SET_ON_FIRST_CNP
init|=
literal|0x800
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_DCE_TCP_G
init|=
literal|0x1000
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_DCE_TCP_RTT
init|=
literal|0x2000
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_RATE_REDUCE_MONITOR_PERIOD
init|=
literal|0x4000
block|,
name|MLX5_FIELD_SELECT_R_ROCE_RP_FIELD_SELECT_R_ROCE_RP_INITIAL_ALPHA_VALUE
init|=
literal|0x8000
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_field_select_r_roce_rp_bits
block|{
name|u8
name|field_select_r_roce_rp
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPPP_MAX_RPS
init|=
literal|0x4
block|,
name|MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_TIME_RESET
init|=
literal|0x8
block|,
name|MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_BYTE_RESET
init|=
literal|0x10
block|,
name|MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_THRESHOLD
init|=
literal|0x20
block|,
name|MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_MAX_RATE
init|=
literal|0x40
block|,
name|MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_AI_RATE
init|=
literal|0x80
block|,
name|MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_HAI_RATE
init|=
literal|0x100
block|,
name|MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_GD
init|=
literal|0x200
block|,
name|MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_MIN_DEC_FAC
init|=
literal|0x400
block|,
name|MLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_MIN_RATE
init|=
literal|0x800
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_field_select_802_1qau_rp_bits
block|{
name|u8
name|field_select_8021qaurp
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pptb_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|mm
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|cm
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|um
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|pm
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|prio7buff
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|prio6buff
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|prio5buff
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|prio4buff
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|prio3buff
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|prio2buff
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|prio1buff
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|prio0buff
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|pm_msb
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|ctrl_buff
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|untagged_buff
index|[
literal|0x4
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dcbx_app_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|port_number
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1a
index|]
decl_stmt|;
name|u8
name|num_app_prio
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_application_prio_entry_bits
name|app_prio
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dcbx_param_reg_bits
block|{
name|u8
name|dcbx_cee_cap
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|dcbx_ieee_cap
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|dcbx_standby_cap
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|port_number
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xa
index|]
decl_stmt|;
name|u8
name|max_application_table_size
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x15
index|]
decl_stmt|;
name|u8
name|version_oper
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|version_admin
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|willing_admin
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|pfc_cap_oper
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|pfc_cap_admin
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|num_of_tc_oper
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|num_of_tc_admin
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|remote_willing
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|remote_pfc_cap
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|remote_num_of_tc
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_10
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|error
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_11
index|[
literal|0x160
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_qhll_bits
block|{
name|u8
name|reserved_at_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_10
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_20
index|[
literal|0x1b
index|]
decl_stmt|;
name|u8
name|hll_time
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|stall_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_at_41
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|stall_cnt
index|[
literal|0x3
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_qetcr_reg_bits
block|{
name|u8
name|operation_type
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|cap_local_admin
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cap_remote_admin
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|port_number
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|tc
index|[
literal|8
index|]
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|global_configuration
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nodnic_ring_config_reg_bits
block|{
name|u8
name|queue_address_63_32
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|queue_address_31_12
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|log_size
index|[
literal|0x6
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_ring_doorbell_bits
name|doorbell
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|queue_number
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|q_key
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|pkey_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nodnic_cq_arming_word_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cq_ci
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_NODNIC_EVENT_WORD_LINK_TYPE_INFINIBAND
init|=
literal|0x0
block|,
name|MLX5_NODNIC_EVENT_WORD_LINK_TYPE_ETHERNET
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_NODNIC_EVENT_WORD_PORT_STATE_DOWN
init|=
literal|0x0
block|,
name|MLX5_NODNIC_EVENT_WORD_PORT_STATE_INITIALIZE
init|=
literal|0x1
block|,
name|MLX5_NODNIC_EVENT_WORD_PORT_STATE_ARMED
init|=
literal|0x2
block|,
name|MLX5_NODNIC_EVENT_WORD_PORT_STATE_ACTIVE
init|=
literal|0x3
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_nodnic_event_word_bits
block|{
name|u8
name|driver_reset_needed
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|port_management_change_event
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x19
index|]
decl_stmt|;
name|u8
name|link_type
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|port_state
index|[
literal|0x4
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nic_vport_change_event_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|vport_num
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xc0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pages_req_event_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|function_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|num_pages
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xa0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_cmd_inter_comp_event_bits
block|{
name|u8
name|command_completion_vector
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xc0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_stall_vl_event_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|port_num
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|vl
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xa0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_db_bf_congestion_event_bits
block|{
name|u8
name|event_subtype
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|congestion_level
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xa0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_gpio_event_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x60
index|]
decl_stmt|;
name|u8
name|gpio_event_hi
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|gpio_event_lo
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_port_state_change_event_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|port_num
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dropped_packet_logged_bits
block|{
name|u8
name|reserved_0
index|[
literal|0xe0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_CQ_ERROR_SYNDROME_CQ_OVERRUN
init|=
literal|0x1
block|,
name|MLX5_CQ_ERROR_SYNDROME_CQ_ACCESS_VIOLATION_ERROR
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_cq_error_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_rdma_page_fault_event_bits
block|{
name|u8
name|bytes_commited
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|r_key
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|packet_len
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|rdma_op_len
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rdma_va
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|rdma
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|write
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|requestor
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|qp_number
index|[
literal|0x18
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_wqe_associated_page_fault_event_bits
block|{
name|u8
name|bytes_committed
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|wqe_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|len
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x60
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|rdma
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|write_read
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|requestor
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_QP_EVENTS_TYPE_QP
init|=
literal|0x0
block|,
name|MLX5_QP_EVENTS_TYPE_RQ
init|=
literal|0x1
block|,
name|MLX5_QP_EVENTS_TYPE_SQ
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_qp_events_bits
block|{
name|u8
name|reserved_0
index|[
literal|0xa0
index|]
decl_stmt|;
name|u8
name|type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn_rqn_sqn
index|[
literal|0x18
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dct_events_bits
block|{
name|u8
name|reserved_0
index|[
literal|0xc0
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|dct_number
index|[
literal|0x18
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_comp_event_bits
block|{
name|u8
name|reserved_0
index|[
literal|0xc0
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cq_number
index|[
literal|0x18
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_fw_version_bits
block|{
name|u8
name|major
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|minor
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|subminor
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|second
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|minute
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|hour
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|year
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|month
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|day
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_QPC_STATE_RST
init|=
literal|0x0
block|,
name|MLX5_QPC_STATE_INIT
init|=
literal|0x1
block|,
name|MLX5_QPC_STATE_RTR
init|=
literal|0x2
block|,
name|MLX5_QPC_STATE_RTS
init|=
literal|0x3
block|,
name|MLX5_QPC_STATE_SQER
init|=
literal|0x4
block|,
name|MLX5_QPC_STATE_SQD
init|=
literal|0x5
block|,
name|MLX5_QPC_STATE_ERR
init|=
literal|0x6
block|,
name|MLX5_QPC_STATE_SUSPENDED
init|=
literal|0x9
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_QPC_ST_RC
init|=
literal|0x0
block|,
name|MLX5_QPC_ST_UC
init|=
literal|0x1
block|,
name|MLX5_QPC_ST_UD
init|=
literal|0x2
block|,
name|MLX5_QPC_ST_XRC
init|=
literal|0x3
block|,
name|MLX5_QPC_ST_DCI
init|=
literal|0x5
block|,
name|MLX5_QPC_ST_QP0
init|=
literal|0x7
block|,
name|MLX5_QPC_ST_QP1
init|=
literal|0x8
block|,
name|MLX5_QPC_ST_RAW_DATAGRAM
init|=
literal|0x9
block|,
name|MLX5_QPC_ST_REG_UMR
init|=
literal|0xc
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_QP_PM_ARMED
init|=
literal|0x0
block|,
name|MLX5_QP_PM_REARM
init|=
literal|0x1
block|,
name|MLX5_QPC_PM_STATE_RESERVED
init|=
literal|0x2
block|,
name|MLX5_QP_PM_MIGRATED
init|=
literal|0x3
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_QPC_END_PADDING_MODE_SCATTER_AS_IS
init|=
literal|0x0
block|,
name|MLX5_QPC_END_PADDING_MODE_PAD_TO_CACHE_LINE_ALIGNMENT
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_QPC_MTU_256_BYTES
init|=
literal|0x1
block|,
name|MLX5_QPC_MTU_512_BYTES
init|=
literal|0x2
block|,
name|MLX5_QPC_MTU_1K_BYTES
init|=
literal|0x3
block|,
name|MLX5_QPC_MTU_2K_BYTES
init|=
literal|0x4
block|,
name|MLX5_QPC_MTU_4K_BYTES
init|=
literal|0x5
block|,
name|MLX5_QPC_MTU_RAW_ETHERNET_QP
init|=
literal|0x7
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_QPC_ATOMIC_MODE_IB_SPEC
init|=
literal|0x1
block|,
name|MLX5_QPC_ATOMIC_MODE_ONLY_8B
init|=
literal|0x2
block|,
name|MLX5_QPC_ATOMIC_MODE_UP_TO_8B
init|=
literal|0x3
block|,
name|MLX5_QPC_ATOMIC_MODE_UP_TO_16B
init|=
literal|0x4
block|,
name|MLX5_QPC_ATOMIC_MODE_UP_TO_32B
init|=
literal|0x5
block|,
name|MLX5_QPC_ATOMIC_MODE_UP_TO_64B
init|=
literal|0x6
block|,
name|MLX5_QPC_ATOMIC_MODE_UP_TO_128B
init|=
literal|0x7
block|,
name|MLX5_QPC_ATOMIC_MODE_UP_TO_256B
init|=
literal|0x8
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_QPC_CS_REQ_DISABLE
init|=
literal|0x0
block|,
name|MLX5_QPC_CS_REQ_UP_TO_32B
init|=
literal|0x11
block|,
name|MLX5_QPC_CS_REQ_UP_TO_64B
init|=
literal|0x22
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_QPC_CS_RES_DISABLE
init|=
literal|0x0
block|,
name|MLX5_QPC_CS_RES_UP_TO_32B
init|=
literal|0x1
block|,
name|MLX5_QPC_CS_RES_UP_TO_64B
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_qpc_bits
block|{
name|u8
name|state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|st
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|pm_state
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|end_padding_mode
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|wq_signature
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|block_lb_mc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|atomic_like_write_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|latency_sensitive
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|drain_sigerr
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|pd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|mtu
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_msg_max
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|log_rq_size
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|log_rq_stride
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|no_sq
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|log_sq_size
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|rlky
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|ulp_stateless_offload_mode
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|counter_set_id
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|uar_page
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|user_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_page_size
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|remote_qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_ads_bits
name|primary_address_path
decl_stmt|;
name|struct
name|mlx5_ifc_ads_bits
name|secondary_address_path
decl_stmt|;
name|u8
name|log_ack_req_freq
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_10
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|log_sra_max
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_11
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|retry_count
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|rnr_retry
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_12
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|fre
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cur_rnr_retry
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|cur_retry_count
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_13
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_14
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_15
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|next_send_psn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_16
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cqn_snd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_17
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_18
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|last_acked_psn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_19
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ssn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_20
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|log_rra_max
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_21
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|atomic_mode
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|rre
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rwe
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rae
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_22
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|page_offset
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_23
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|cd_slave_receive
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cd_slave_send
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cd_master
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_24
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|min_rnr_nak
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|next_rcv_psn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_25
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|xrcd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_26
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cqn_rcv
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|dbr_addr
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|q_key
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_27
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|rq_type
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|srqn_rmpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_28
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rmsn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|hw_sq_wqebb_counter
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|sw_sq_wqebb_counter
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|hw_rq_counter
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|sw_rq_counter
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_29
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_30
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|cgs
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cs_req
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cs_res
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|dc_access_key
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|rdma_active
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|comm_est
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|suspended
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_31
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|send_msg_psn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_32
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rcv_msg_psn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|rdma_va
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|rdma_key
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_33
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_roce_addr_layout_bits
block|{
name|u8
name|source_l3_address
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|vlan_valid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vlan_id
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|source_mac_47_32
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|source_mac_31_0
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|roce_l3_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|roce_version
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_rdbc_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|psn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|rkey
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|address
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|byte_count
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|atomic_resp
index|[
literal|32
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_FLOW_CONTEXT_ACTION_ALLOW
init|=
literal|0x1
block|,
name|MLX5_FLOW_CONTEXT_ACTION_DROP
init|=
literal|0x2
block|,
name|MLX5_FLOW_CONTEXT_ACTION_FWD_DEST
init|=
literal|0x4
block|,
name|MLX5_FLOW_CONTEXT_ACTION_COUNT
init|=
literal|0x8
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_flow_context_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|group_id
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|flow_tag
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|action
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|destination_list_size
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|flow_counter_list_size
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x140
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_fte_match_param_bits
name|match_value
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x600
index|]
decl_stmt|;
name|union
name|mlx5_ifc_dest_format_struct_flow_counter_list_auto_bits
name|destination
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_XRC_SRQC_STATE_GOOD
init|=
literal|0x0
block|,
name|MLX5_XRC_SRQC_STATE_ERROR
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_xrc_srqc_bits
block|{
name|u8
name|state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|log_xrc_srq_size
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|wq_signature
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cont_srq
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rlky
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|basic_cyclic_rcv_wqe
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|log_rq_stride
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|xrcd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|page_offset
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|cqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|log_page_size
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|user_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|lwm
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|wqe_cnt
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|db_record_addr_h
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|db_record_addr_l
index|[
literal|0x1e
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_traffic_counter_bits
block|{
name|u8
name|packets
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|octets
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_tisc_bits
block|{
name|u8
name|reserved_0
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|prio
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x100
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|transport_domain
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|underlay_qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x3a0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_TIRC_DISP_TYPE_DIRECT
init|=
literal|0x0
block|,
name|MLX5_TIRC_DISP_TYPE_INDIRECT
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_TIRC_LRO_ENABLE_MASK_IPV4_LRO
init|=
literal|0x1
block|,
name|MLX5_TIRC_LRO_ENABLE_MASK_IPV6_LRO
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_TIRC_RX_HASH_FN_HASH_NONE
init|=
literal|0x0
block|,
name|MLX5_TIRC_RX_HASH_FN_HASH_INVERTED_XOR8
init|=
literal|0x1
block|,
name|MLX5_TIRC_RX_HASH_FN_HASH_TOEPLITZ
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_TIRC_SELF_LB_EN_ENABLE_UNICAST
init|=
literal|0x1
block|,
name|MLX5_TIRC_SELF_LB_EN_ENABLE_MULTICAST
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_tirc_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|disp_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|lro_timeout_period_usecs
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|lro_enable_mask
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|lro_max_msg_sz
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|inline_rqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|rx_hash_symmetric
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|tunneled_offload_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|indirect_table
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|rx_hash_fn
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|self_lb_en
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|transport_domain
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|rx_hash_toeplitz_key
index|[
literal|10
index|]
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rx_hash_field_select_bits
name|rx_hash_field_selector_outer
decl_stmt|;
name|struct
name|mlx5_ifc_rx_hash_field_select_bits
name|rx_hash_field_selector_inner
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x4c0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_SRQC_STATE_GOOD
init|=
literal|0x0
block|,
name|MLX5_SRQC_STATE_ERROR
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_srqc_bits
block|{
name|u8
name|state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|log_srq_size
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|wq_signature
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cont_srq
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rlky
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|log_rq_stride
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|xrcd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|page_offset
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|cqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|log_page_size
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|lwm
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|wqe_cnt
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|db_record_addr_h
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|db_record_addr_l
index|[
literal|0x1e
index|]
decl_stmt|;
name|u8
name|reserved_10
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_11
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_SQC_STATE_RST
init|=
literal|0x0
block|,
name|MLX5_SQC_STATE_RDY
init|=
literal|0x1
block|,
name|MLX5_SQC_STATE_ERR
init|=
literal|0x3
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_sqc_bits
block|{
name|u8
name|rlkey
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cd_master
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|fre
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|flush_in_error_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|allow_multi_pkt_send_wqe
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|min_wqe_inline_mode
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reg_umr
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|allow_swp
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x12
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|user_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|qos_para_vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|packet_pacing_rate_limit_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|tis_lst_sz
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|tis_num_0
index|[
literal|0x18
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_wq_bits
name|wq
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_TSAR_TYPE_DWRR
init|=
literal|0
block|,
name|MLX5_TSAR_TYPE_ROUND_ROUBIN
init|=
literal|1
block|,
name|MLX5_TSAR_TYPE_ETS
init|=
literal|2
block|}
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_tsar_element_attributes_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|tsar_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_vport_element_attributes_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_vport_tc_element_attributes_bits
block|{
name|u8
name|traffic_class
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_para_vport_tc_element_attributes_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x0C
index|]
decl_stmt|;
name|u8
name|traffic_class
index|[
literal|0x04
index|]
decl_stmt|;
name|u8
name|qos_para_vport_number
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_SCHEDULING_CONTEXT_ELEMENT_TYPE_TSAR
init|=
literal|0x0
block|,
name|MLX5_SCHEDULING_CONTEXT_ELEMENT_TYPE_VPORT
init|=
literal|0x1
block|,
name|MLX5_SCHEDULING_CONTEXT_ELEMENT_TYPE_VPORT_TC
init|=
literal|0x2
block|,
name|MLX5_SCHEDULING_CONTEXT_ELEMENT_TYPE_PARA_VPORT_TC
init|=
literal|0x3
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_scheduling_context_bits
block|{
name|u8
name|element_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|element_attributes
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|parent_element_id
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_60
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|bw_share
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|max_average_bw
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_e0
index|[
literal|0x120
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_rqtc_bits
block|{
name|u8
name|reserved_0
index|[
literal|0xa0
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|rqt_max_size
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|rqt_actual_size
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x6a0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rq_num_bits
name|rq_num
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_RQC_RQ_TYPE_MEMORY_RQ_INLINE
init|=
literal|0x0
block|,
name|MLX5_RQC_RQ_TYPE_MEMORY_RQ_RMP
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_RQC_STATE_RST
init|=
literal|0x0
block|,
name|MLX5_RQC_STATE_RDY
init|=
literal|0x1
block|,
name|MLX5_RQC_STATE_ERR
init|=
literal|0x3
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_RQC_DROPLESS_MODE_DISABLE
init|=
literal|0x0
block|,
name|MLX5_RQC_DROPLESS_MODE_ENABLE
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_rqc_bits
block|{
name|u8
name|rlkey
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|delay_drop_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|scatter_fcs
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vlan_strip_disable
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|mem_rq_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|flush_in_error_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x12
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|user_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|counter_set_id
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rmpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0xe0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_wq_bits
name|wq
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_RMPC_STATE_RDY
init|=
literal|0x1
block|,
name|MLX5_RMPC_STATE_ERR
init|=
literal|0x3
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_rmpc_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|basic_cyclic_rcv_wqe
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x140
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_wq_bits
name|wq
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_NIC_VPORT_CONTEXT_ALLOWED_LIST_TYPE_CURRENT_UC_MAC_ADDRESS
init|=
literal|0x0
block|,
name|MLX5_NIC_VPORT_CONTEXT_ALLOWED_LIST_TYPE_CURRENT_MC_MAC_ADDRESS
init|=
literal|0x1
block|,
name|MLX5_NIC_VPORT_CONTEXT_ALLOWED_LIST_TYPE_VLAN_LIST
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_nic_vport_context_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|min_wqe_inline_mode
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x15
index|]
decl_stmt|;
name|u8
name|disable_mc_local_lb
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|disable_uc_local_lb
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|roce_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|arm_change_event
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1a
index|]
decl_stmt|;
name|u8
name|event_on_mtu
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|event_on_promisc_change
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|event_on_vlan_change
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|event_on_mc_address_change
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|event_on_uc_address_change
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0xe0
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mtu
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|system_image_guid
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|port_guid
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|node_guid
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x140
index|]
decl_stmt|;
name|u8
name|qkey_violation_counter
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x420
index|]
decl_stmt|;
name|u8
name|promisc_uc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|promisc_mc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|promisc_all
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|allowed_list_type
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|allowed_list_size
index|[
literal|0xc
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_mac_address_layout_bits
name|permanent_address
decl_stmt|;
name|u8
name|reserved_10
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|current_uc_mac_address
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_ACCESS_MODE_PA
init|=
literal|0x0
block|,
name|MLX5_ACCESS_MODE_MTT
init|=
literal|0x1
block|,
name|MLX5_ACCESS_MODE_KLM
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_mkc_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|free
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xd
index|]
decl_stmt|;
name|u8
name|small_fence_on_rdma_read_response
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|umr_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|a
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rw
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rr
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|lw
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|lr
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|access_mode
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|mkey_7_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|length64
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|bsf_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|sync_umr
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|expected_sigerr_count
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|en_rinval
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|pd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|start_addr
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|len
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|bsf_octword_size
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|translations_octword_size
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x1b
index|]
decl_stmt|;
name|u8
name|log_page_size
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pkey_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|pkey
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_array128_auto_bits
block|{
name|u8
name|array128_auto
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_HCA_VPORT_CONTEXT_FIELD_SELECT_PORT_GUID
init|=
literal|0x0
block|,
name|MLX5_HCA_VPORT_CONTEXT_FIELD_SELECT_NODE_GUID
init|=
literal|0x1
block|,
name|MLX5_HCA_VPORT_CONTEXT_FIELD_SELECT_VPORT_STATE_POLICY
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_SLEEP
init|=
literal|0x1
block|,
name|MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_POLLING
init|=
literal|0x2
block|,
name|MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_DISABLED
init|=
literal|0x3
block|,
name|MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_PORTCONFIGURATIONTRAINING
init|=
literal|0x4
block|,
name|MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_LINKUP
init|=
literal|0x5
block|,
name|MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_LINKERRORRECOVERY
init|=
literal|0x6
block|,
name|MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_PHYTEST
init|=
literal|0x7
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_POLICY_DOWN
init|=
literal|0x0
block|,
name|MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_POLICY_UP
init|=
literal|0x1
block|,
name|MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_POLICY_FOLLOW
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_HCA_VPORT_CONTEXT_PORT_STATE_DOWN
init|=
literal|0x1
block|,
name|MLX5_HCA_VPORT_CONTEXT_PORT_STATE_INIT
init|=
literal|0x2
block|,
name|MLX5_HCA_VPORT_CONTEXT_PORT_STATE_ARM
init|=
literal|0x3
block|,
name|MLX5_HCA_VPORT_CONTEXT_PORT_STATE_ACTIVE
init|=
literal|0x4
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_DOWN
init|=
literal|0x1
block|,
name|MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_INIT
init|=
literal|0x2
block|,
name|MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_ARM
init|=
literal|0x3
block|,
name|MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_ACTIVE
init|=
literal|0x4
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_hca_vport_context_bits
block|{
name|u8
name|field_select
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xe0
index|]
decl_stmt|;
name|u8
name|sm_virt_aware
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|has_smi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|has_raw
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|grh_required
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|min_wqe_inline_mode
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|port_physical_state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|vport_state_policy
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|port_state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|vport_state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|system_image_guid
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|port_guid
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|node_guid
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|cap_mask1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|cap_mask1_field_select
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|cap_mask2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|cap_mask2_field_select
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|lid
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|init_type_reply
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|lmc
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|subnet_timeout
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|sm_lid
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|sm_sl
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|qkey_violation_counter
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|pkey_violation_counter
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0xca0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_union
union|union
name|mlx5_ifc_hca_cap_union_bits
block|{
name|struct
name|mlx5_ifc_cmd_hca_cap_bits
name|cmd_hca_cap
decl_stmt|;
name|struct
name|mlx5_ifc_odp_cap_bits
name|odp_cap
decl_stmt|;
name|struct
name|mlx5_ifc_atomic_caps_bits
name|atomic_caps
decl_stmt|;
name|struct
name|mlx5_ifc_roce_cap_bits
name|roce_cap
decl_stmt|;
name|struct
name|mlx5_ifc_per_protocol_networking_offload_caps_bits
name|per_protocol_networking_offload_caps
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_nic_cap_bits
name|flow_table_nic_cap
decl_stmt|;
name|struct
name|mlx5_ifc_flow_table_eswitch_cap_bits
name|flow_table_eswitch_cap
decl_stmt|;
name|struct
name|mlx5_ifc_e_switch_cap_bits
name|e_switch_cap
decl_stmt|;
name|struct
name|mlx5_ifc_snapshot_cap_bits
name|snapshot_cap
decl_stmt|;
name|struct
name|mlx5_ifc_debug_cap_bits
name|diagnostic_counters_cap
decl_stmt|;
name|struct
name|mlx5_ifc_qos_cap_bits
name|qos_cap
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x8000
index|]
decl_stmt|;
block|}
union|;
end_union

begin_struct
struct|struct
name|mlx5_ifc_esw_vport_context_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|vport_svlan_strip
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vport_cvlan_strip
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vport_svlan_insert
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vport_cvlan_insert
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|svlan_cfi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|svlan_pcp
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|svlan_id
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|cvlan_cfi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cvlan_pcp
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|cvlan_id
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x7a0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_EQC_STATUS_OK
init|=
literal|0x0
block|,
name|MLX5_EQC_STATUS_EQ_WRITE_FAILURE
init|=
literal|0xa
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_EQ_STATE_ARMED
init|=
literal|0x9
block|,
name|MLX5_EQ_STATE_FIRED
init|=
literal|0xa
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_eqc_bits
block|{
name|u8
name|status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|ec
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|oi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|st
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|page_offset
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_eq_size
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|uar_page
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|intr
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_page_size
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_10
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_11
index|[
literal|0x60
index|]
decl_stmt|;
name|u8
name|reserved_12
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|consumer_counter
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_13
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|producer_counter
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_14
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_DCTC_STATE_ACTIVE
init|=
literal|0x0
block|,
name|MLX5_DCTC_STATE_DRAINING
init|=
literal|0x1
block|,
name|MLX5_DCTC_STATE_DRAINED
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_DCTC_CS_RES_DISABLE
init|=
literal|0x0
block|,
name|MLX5_DCTC_CS_RES_NA
init|=
literal|0x1
block|,
name|MLX5_DCTC_CS_RES_UP_TO_64B
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_DCTC_MTU_256_BYTES
init|=
literal|0x1
block|,
name|MLX5_DCTC_MTU_512_BYTES
init|=
literal|0x2
block|,
name|MLX5_DCTC_MTU_1K_BYTES
init|=
literal|0x3
block|,
name|MLX5_DCTC_MTU_2K_BYTES
init|=
literal|0x4
block|,
name|MLX5_DCTC_MTU_4K_BYTES
init|=
literal|0x5
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_dctc_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|user_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|counter_set_id
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|atomic_mode
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|rre
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rwe
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rae
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|atomic_like_write_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|latency_sensitive
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rlky
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0xe
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cs_res
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|min_rnr_nak
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|srqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|tclass
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_10
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|flow_label
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|dc_access_key
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_11
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|mtu
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pkey_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_12
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|my_addr_index
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_13
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|hop_limit
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|dc_access_key_violation_count
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_14
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|dei_cfi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|eth_prio
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|ecn
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|dscp
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_15
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_CQC_STATUS_OK
init|=
literal|0x0
block|,
name|MLX5_CQC_STATUS_CQ_OVERFLOW
init|=
literal|0x9
block|,
name|MLX5_CQC_STATUS_CQ_WRITE_FAIL
init|=
literal|0xa
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|CQE_SIZE_64
init|=
literal|0x0
block|,
name|CQE_SIZE_128
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_CQ_PERIOD_MODE_START_FROM_EQE
init|=
literal|0x0
block|,
name|MLX5_CQ_PERIOD_MODE_START_FROM_CQE
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_CQ_STATE_SOLICITED_ARMED
init|=
literal|0x6
block|,
name|MLX5_CQ_STATE_ARMED
init|=
literal|0x9
block|,
name|MLX5_CQ_STATE_FIRED
init|=
literal|0xa
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_cqc_bits
block|{
name|u8
name|status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|cqe_sz
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|cc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|scqe_break_moderation_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|oi
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cq_period_mode
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|cqe_compression_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|mini_cqe_res_format
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|st
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|page_offset
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_cq_size
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|uar_page
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|cq_period
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|cq_max_count
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|c_eqn
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_page_size
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_10
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_11
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_12
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|last_notified_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_13
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|last_solicit_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_14
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|consumer_counter
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_15
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|producer_counter
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_16
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|dbr_addr
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_union
union|union
name|mlx5_ifc_cong_control_roce_ecn_auto_bits
block|{
name|struct
name|mlx5_ifc_cong_control_802_1qau_rp_bits
name|cong_control_802_1qau_rp
decl_stmt|;
name|struct
name|mlx5_ifc_cong_control_r_roce_ecn_rp_bits
name|cong_control_r_roce_ecn_rp
decl_stmt|;
name|struct
name|mlx5_ifc_cong_control_r_roce_ecn_np_bits
name|cong_control_r_roce_ecn_np
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x800
index|]
decl_stmt|;
block|}
union|;
end_union

begin_struct
struct|struct
name|mlx5_ifc_query_adapter_param_block_bits
block|{
name|u8
name|reserved_0
index|[
literal|0xc0
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ieee_vendor_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|vsd_vendor_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|vsd
index|[
literal|208
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|vsd_contd_psid
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_union
union|union
name|mlx5_ifc_modify_field_select_resize_field_select_auto_bits
block|{
name|struct
name|mlx5_ifc_modify_field_select_bits
name|modify_field_select
decl_stmt|;
name|struct
name|mlx5_ifc_resize_field_select_bits
name|resize_field_select
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x20
index|]
decl_stmt|;
block|}
union|;
end_union

begin_union
union|union
name|mlx5_ifc_field_select_802_1_r_roce_auto_bits
block|{
name|struct
name|mlx5_ifc_field_select_802_1qau_rp_bits
name|field_select_802_1qau_rp
decl_stmt|;
name|struct
name|mlx5_ifc_field_select_r_roce_rp_bits
name|field_select_r_roce_rp
decl_stmt|;
name|struct
name|mlx5_ifc_field_select_r_roce_np_bits
name|field_select_r_roce_np
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x20
index|]
decl_stmt|;
block|}
union|;
end_union

begin_struct
struct|struct
name|mlx5_ifc_bufferx_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|lossy
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|epsb
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|size
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|xoff_threshold
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|xon_threshold
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_config_item_bits
block|{
name|u8
name|valid
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|header_type
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|default_location
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|version
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|length
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|type
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|crc16
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nodnic_port_config_reg_bits
block|{
name|struct
name|mlx5_ifc_nodnic_event_word_bits
name|event
decl_stmt|;
name|u8
name|network_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|dma_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|promisc_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|promisc_multicast_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x17
index|]
decl_stmt|;
name|u8
name|receive_filter_en
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mac_47_32
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mac_31_0
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|receive_filters_mgid_mac
index|[
literal|64
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|gid
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|lid
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|sm_sl
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|sm_lid
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|completion_address_63_32
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|completion_address_31_12
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|log_cq_size
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|working_buffer_address_63_32
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|working_buffer_address_31_12
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0xc
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_cq_arming_word_bits
name|arm_cq
decl_stmt|;
name|u8
name|pkey_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|pkey
index|[
literal|0x10
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_ring_config_reg_bits
name|send_ring0
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_ring_config_reg_bits
name|send_ring1
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_ring_config_reg_bits
name|receive_ring0
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_ring_config_reg_bits
name|receive_ring1
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x400
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_union
union|union
name|mlx5_ifc_event_auto_bits
block|{
name|struct
name|mlx5_ifc_comp_event_bits
name|comp_event
decl_stmt|;
name|struct
name|mlx5_ifc_dct_events_bits
name|dct_events
decl_stmt|;
name|struct
name|mlx5_ifc_qp_events_bits
name|qp_events
decl_stmt|;
name|struct
name|mlx5_ifc_wqe_associated_page_fault_event_bits
name|wqe_associated_page_fault_event
decl_stmt|;
name|struct
name|mlx5_ifc_rdma_page_fault_event_bits
name|rdma_page_fault_event
decl_stmt|;
name|struct
name|mlx5_ifc_cq_error_bits
name|cq_error
decl_stmt|;
name|struct
name|mlx5_ifc_dropped_packet_logged_bits
name|dropped_packet_logged
decl_stmt|;
name|struct
name|mlx5_ifc_port_state_change_event_bits
name|port_state_change_event
decl_stmt|;
name|struct
name|mlx5_ifc_gpio_event_bits
name|gpio_event
decl_stmt|;
name|struct
name|mlx5_ifc_db_bf_congestion_event_bits
name|db_bf_congestion_event
decl_stmt|;
name|struct
name|mlx5_ifc_stall_vl_event_bits
name|stall_vl_event
decl_stmt|;
name|struct
name|mlx5_ifc_cmd_inter_comp_event_bits
name|cmd_inter_comp_event
decl_stmt|;
name|struct
name|mlx5_ifc_pages_req_event_bits
name|pages_req_event
decl_stmt|;
name|struct
name|mlx5_ifc_nic_vport_change_event_bits
name|nic_vport_change_event
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xe0
index|]
decl_stmt|;
block|}
union|;
end_union

begin_struct
struct|struct
name|mlx5_ifc_health_buffer_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x100
index|]
decl_stmt|;
name|u8
name|assert_existptr
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|assert_callra
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|fw_version
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|hw_id
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|irisc_index
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|synd
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ext_synd
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_register_loopback_control_bits
block|{
name|u8
name|no_lb
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x60
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_lrh_bits
block|{
name|u8
name|vl
index|[
literal|4
index|]
decl_stmt|;
name|u8
name|lver
index|[
literal|4
index|]
decl_stmt|;
name|u8
name|sl
index|[
literal|4
index|]
decl_stmt|;
name|u8
name|reserved2
index|[
literal|2
index|]
decl_stmt|;
name|u8
name|lnh
index|[
literal|2
index|]
decl_stmt|;
name|u8
name|dlid
index|[
literal|16
index|]
decl_stmt|;
name|u8
name|reserved5
index|[
literal|5
index|]
decl_stmt|;
name|u8
name|pkt_len
index|[
literal|11
index|]
decl_stmt|;
name|u8
name|slid
index|[
literal|16
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_set_wol_rol_out_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|rol_mode
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|wol_mode
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_set_wol_rol_in_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|rol_mode_valid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_mode_valid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xe
index|]
decl_stmt|;
name|u8
name|rol_mode
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|wol_mode
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x7a0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_set_virtual_mac_in_bits
block|{
name|u8
name|virtual_mac_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|mac_aux_v
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x1e
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_mac_address_layout_bits
name|virtual_mac
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x760
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_query_virtual_mac_out_bits
block|{
name|u8
name|virtual_mac_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|mac_aux_v
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x1e
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_mac_address_layout_bits
name|permanent_mac
decl_stmt|;
name|struct
name|mlx5_ifc_mac_address_layout_bits
name|virtual_mac
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x760
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_query_fw_info_out_bits
block|{
name|struct
name|mlx5_ifc_fw_version_bits
name|fw_version
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|hash_signature
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|psid
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x6e0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_query_cap_in_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|capability_group
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_query_cap_general_bits
block|{
name|u8
name|nv_access
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|fw_info_psid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x1e
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x16
index|]
decl_stmt|;
name|u8
name|rol_s
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rol_g
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_s
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_g
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_a
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_b
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_m
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_u
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_p
index|[
literal|0x1
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_ocbb_query_header_stats_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x7e0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_ocbb_query_etoc_stats_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x7e0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_ocbb_init_in_bits
block|{
name|u8
name|address_hi
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|address_lo
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x7c0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_init_ocsd_in_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|address_hi
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|address_lo
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x7a0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_access_reg_out_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x11
index|]
decl_stmt|;
name|u8
name|status
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|register_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|len
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|register_data
index|[
literal|0
index|]
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_ICMD_ACCESS_REG_IN_METHOD_QUERY
init|=
literal|0x1
block|,
name|MLX5_ICMD_ACCESS_REG_IN_METHOD_WRITE
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_icmd_access_reg_in_bits
block|{
name|u8
name|constant_1
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|constant_2
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|register_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|method
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|constant_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|constant_4
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|len
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|register_data
index|[
literal|0
index|]
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_teardown_hca_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_TEARDOWN_HCA_IN_PROFILE_GRACEFUL_CLOSE
init|=
literal|0x0
block|,
name|MLX5_TEARDOWN_HCA_IN_PROFILE_PANIC_CLOSE
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_teardown_hca_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|profile
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_delay_drop_params_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_delay_drop_params_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_10
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_20
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_60
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|delay_drop_timeout
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_delay_drop_params_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_60
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|delay_drop_timeout
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_delay_drop_params_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_10
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_20
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_suspend_qp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_suspend_qp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_sqerr2rts_qp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_sqerr2rts_qp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|opt_param_mask
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_qpc_bits
name|qpc
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_sqd2rts_qp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_sqd2rts_qp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|opt_param_mask
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_qpc_bits
name|qpc
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_wol_rol_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_wol_rol_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|rol_mode_valid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|wol_mode_valid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xe
index|]
decl_stmt|;
name|u8
name|rol_mode
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|wol_mode
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_roce_address_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_roce_address_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|roce_address_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_roce_addr_layout_bits
name|roce_address
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_rdb_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_rdb_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|rdb_list_size
index|[
literal|0x8
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rdbc_bits
name|rdb_context
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_mad_demux_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_SET_MAD_DEMUX_IN_DEMUX_MODE_PASS_ALL
init|=
literal|0x0
block|,
name|MLX5_SET_MAD_DEMUX_IN_DEMUX_MODE_SELECTIVE
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_set_mad_demux_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|demux_mode
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_l2_table_entry_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_l2_table_entry_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x60
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x13
index|]
decl_stmt|;
name|u8
name|vlan_valid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vlan
index|[
literal|0xc
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_mac_address_layout_bits
name|mac_address
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0xc0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_issi_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_issi_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|current_issi
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_hca_cap_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_hca_cap_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
name|union
name|mlx5_ifc_hca_cap_union_bits
name|capability
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_SET_FTE_MODIFY_ENABLE_MASK_ACTION
init|=
literal|0x0
block|,
name|MLX5_SET_FTE_MODIFY_ENABLE_MASK_FLOW_TAG
init|=
literal|0x1
block|,
name|MLX5_SET_FTE_MODIFY_ENABLE_MASK_DESTINATION_LIST
init|=
literal|0x2
block|,
name|MLX5_SET_FTE_MODIFY_ENABLE_MASK_FLOW_COUNTERS
init|=
literal|0x3
block|}
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_set_flow_table_root_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_flow_table_root_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|table_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|underlay_qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x120
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_fte_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_fte_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|table_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|modify_enable_mask
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|flow_index
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0xe0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_flow_context_bits
name|flow_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_driver_version_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_driver_version_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|driver_version
index|[
literal|64
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_dc_cnak_trace_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_dc_cnak_trace_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|enable
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x160
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_cmd_pas_bits
name|pas
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_burst_size_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_burst_size_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|device_burst_size
index|[
literal|0x17
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_rts2rts_qp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_rts2rts_qp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|opt_param_mask
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_qpc_bits
name|qpc
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_rtr2rts_qp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_rtr2rts_qp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|opt_param_mask
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_qpc_bits
name|qpc
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_rst2init_qp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_rst2init_qp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|opt_param_mask
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_qpc_bits
name|qpc
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_resume_qp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_resume_qp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_xrc_srq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_xrc_srqc_bits
name|xrc_srq_context_entry
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x600
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_xrc_srq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|xrc_srqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_wol_rol_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|rol_mode
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|wol_mode
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_wol_rol_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_QUERY_VPORT_STATE_OUT_STATE_DOWN
init|=
literal|0x0
block|,
name|MLX5_QUERY_VPORT_STATE_OUT_STATE_UP
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_query_vport_state_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|admin_state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|state
index|[
literal|0x4
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_QUERY_VPORT_STATE_IN_OP_MOD_VNIC_VPORT
init|=
literal|0x0
block|,
name|MLX5_QUERY_VPORT_STATE_IN_OP_MOD_ESW_VPORT
init|=
literal|0x1
block|,
name|MLX5_QUERY_VPORT_STATE_IN_OP_MOD_UPLINK
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_query_vport_state_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_vport_counter_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|received_errors
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|transmit_errors
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|received_ib_unicast
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|transmitted_ib_unicast
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|received_ib_multicast
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|transmitted_ib_multicast
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|received_eth_broadcast
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|transmitted_eth_broadcast
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|received_eth_unicast
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|transmitted_eth_unicast
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|received_eth_multicast
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|transmitted_eth_multicast
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xa00
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_QUERY_VPORT_COUNTER_IN_OP_MOD_VPORT_COUNTERS
init|=
literal|0x0
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_query_vport_counter_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|port_num
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x60
index|]
decl_stmt|;
name|u8
name|clear
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_tis_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_tisc_bits
name|tis_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_tis_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|tisn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_tir_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xc0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_tirc_bits
name|tir_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_tir_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|tirn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_srq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_srqc_bits
name|srq_context_entry
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x600
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_srq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|srqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_sq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xc0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_sqc_bits
name|sq_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_sq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|sqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_special_contexts_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|resd_lkey
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_special_contexts_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_scheduling_element_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0xc0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_scheduling_context_bits
name|scheduling_context
decl_stmt|;
name|u8
name|reserved_at_300
index|[
literal|0x100
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_SCHEDULING_ELEMENT_IN_HIERARCHY_E_SWITCH
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_query_scheduling_element_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_10
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_20
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|scheduling_hierarchy
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_48
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|scheduling_element_id
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_80
index|[
literal|0x180
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_rqt_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xc0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rqtc_bits
name|rqt_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_rqt_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rqtn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_rq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xc0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rqc_bits
name|rq_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_rq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_roce_address_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_roce_addr_layout_bits
name|roce_address
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_roce_address_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|roce_address_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_rmp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xc0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rmpc_bits
name|rmp_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_rmp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rmpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_rdb_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|rdb_list_size
index|[
literal|0x8
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rdbc_bits
name|rdb_context
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_rdb_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_qp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|opt_param_mask
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_qpc_bits
name|qpc
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_qp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_q_counter_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|rx_write_requests
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_read_requests
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_atomic_requests
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_dct_connect
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|out_of_buffer
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|out_of_sequence
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|duplicate_request
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rnr_nak_retry_err
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_10
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|packet_seq_err
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_11
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|implied_nak_seq_err
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_12
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|local_ack_timeout_err
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_13
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|resp_rnr_nak
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_14
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|req_rnr_retries_exceeded
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_15
index|[
literal|0x460
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_q_counter_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|clear
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|counter_set_id
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_pages_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|function_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|num_pages
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_BOOT_PAGES
init|=
literal|0x1
block|,
name|MLX5_INIT_PAGES
init|=
literal|0x2
block|,
name|MLX5_POST_INIT_PAGES
init|=
literal|0x3
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_query_pages_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|function_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_nic_vport_context_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_nic_vport_context_bits
name|nic_vport_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_nic_vport_context_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|allowed_list_type
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_mkey_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_mkc_bits
name|memory_key_mkey_entry
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x600
index|]
decl_stmt|;
name|u8
name|bsf0_klm0_pas_mtt0_1
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|bsf1_klm1_pas_mtt2_3
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_mkey_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mkey_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|pg_access
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x1f
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_mad_demux_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|mad_dumux_parameters_block
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_mad_demux_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_l2_table_entry_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xa0
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x13
index|]
decl_stmt|;
name|u8
name|vlan_valid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vlan
index|[
literal|0xc
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_mac_address_layout_bits
name|mac_address
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0xc0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_l2_table_entry_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x60
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x140
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_issi_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|current_issi
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xa0
index|]
decl_stmt|;
name|u8
name|supported_issi_reserved
index|[
literal|76
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|supported_issi_dw0
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_issi_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_hca_vport_pkey_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_pkey_bits
name|pkey
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_hca_vport_pkey_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|port_num
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|pkey_index
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_hca_vport_gid_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|gids_num
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_array128_auto_bits
name|gid
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_hca_vport_gid_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|port_num
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|gid_index
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_hca_vport_context_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_hca_vport_context_bits
name|hca_vport_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_hca_vport_context_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|port_num
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_hca_cap_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|union
name|mlx5_ifc_hca_cap_union_bits
name|capability
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_hca_cap_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_flow_table_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|level
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|log_size
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x120
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_flow_table_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|table_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x140
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_fte_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1c0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_flow_context_bits
name|flow_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_fte_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|table_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|flow_index
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0xe0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_QUERY_FLOW_GROUP_OUT_MATCH_CRITERIA_ENABLE_OUTER_HEADERS
init|=
literal|0x0
block|,
name|MLX5_QUERY_FLOW_GROUP_OUT_MATCH_CRITERIA_ENABLE_MISC_PARAMETERS
init|=
literal|0x1
block|,
name|MLX5_QUERY_FLOW_GROUP_OUT_MATCH_CRITERIA_ENABLE_INNER_HEADERS
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_query_flow_group_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xa0
index|]
decl_stmt|;
name|u8
name|start_flow_index
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|end_flow_index
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0xa0
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|match_criteria_enable
index|[
literal|0x8
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_fte_match_param_bits
name|match_criteria
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0xe00
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_flow_group_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|table_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|group_id
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x120
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_flow_counter_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_traffic_counter_bits
name|flow_statistics
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x700
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_flow_counter_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|clear
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|flow_counter_id
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_esw_vport_context_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_esw_vport_context_bits
name|esw_vport_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_esw_vport_context_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_eq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_eqc_bits
name|eq_context_entry
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|event_bitmask
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x580
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_eq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|eq_number
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_dct_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_dctc_bits
name|dct_context_entry
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x180
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_dct_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|dctn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_dc_cnak_trace_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|enable
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x160
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_cmd_pas_bits
name|pas
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_dc_cnak_trace_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_cq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_cqc_bits
name|cq_context
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x600
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_cq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_cong_status_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|enable
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|tag_enable
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1e
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_cong_status_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|priority
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|cong_protocol
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_cong_statistics_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|cur_flows
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|sum_flows
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|cnp_ignored_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|cnp_ignored_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|cnp_handled_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|cnp_handled_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x100
index|]
decl_stmt|;
name|u8
name|time_stamp_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|time_stamp_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|accumulators_period
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ecn_marked_roce_packets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ecn_marked_roce_packets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|cnps_sent_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|cnps_sent_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x560
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_cong_statistics_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|clear
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_cong_params_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|union
name|mlx5_ifc_cong_control_roce_ecn_auto_bits
name|congestion_parameters
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_cong_params_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|cong_protocol
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_burst_size_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|device_burst_size
index|[
literal|0x17
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_burst_size_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_adapter_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_query_adapter_param_block_bits
name|query_adapter_struct
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_adapter_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_qp_2rst_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_qp_2rst_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_qp_2err_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_qp_2err_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_para_vport_element_bits
block|{
name|u8
name|reserved_at_0
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|traffic_class
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|qos_para_vport_number
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_page_fault_resume_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_page_fault_resume_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|error
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|rdma
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|read_write
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|req_res
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nop_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nop_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_vport_state_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_MODIFY_VPORT_STATE_IN_OP_MOD_NIC_VPORT
init|=
literal|0x0
block|,
name|MLX5_MODIFY_VPORT_STATE_IN_OP_MOD_ESW_VPORT
init|=
literal|0x1
block|,
name|MLX5_MODIFY_VPORT_STATE_IN_OP_MOD_UPLINK
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_MODIFY_VPORT_STATE_IN_ADMIN_STATE_DOWN
init|=
literal|0x0
block|,
name|MLX5_MODIFY_VPORT_STATE_IN_ADMIN_STATE_UP
init|=
literal|0x1
block|,
name|MLX5_MODIFY_VPORT_STATE_IN_ADMIN_STATE_FOLLOW
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_modify_vport_state_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|admin_state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x4
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_tis_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_tis_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|tisn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|modify_bitmask
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_tisc_bits
name|ctx
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_tir_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_MODIFY_SQ_BITMASK_PACKET_PACING_RATE_LIMIT_INDEX
init|=
literal|0x1
operator|<<
literal|0
block|,
name|MLX5_MODIFY_SQ_BITMASK_QOS_PARA_VPORT_NUMBER
init|=
literal|0x1
operator|<<
literal|1
block|}
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_modify_tir_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|tirn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|modify_bitmask
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_tirc_bits
name|tir_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_sq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_sq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|sq_state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|sqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|modify_bitmask
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_sqc_bits
name|ctx
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_scheduling_element_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x1c0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_MODIFY_SCHEDULING_ELEMENT_IN_SCHEDULING_HIERARCHY_E_SWITCH
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_MODIFY_SCHEDULING_ELEMENT_BITMASK_BW_SHARE
init|=
literal|0x1
block|,
name|MLX5_MODIFY_SCHEDULING_ELEMENT_BITMASK_MAX_AVERAGE_BW
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_modify_scheduling_element_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_10
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_20
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|scheduling_hierarchy
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_48
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|scheduling_element_id
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_80
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|modify_bitmask
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_c0
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_scheduling_context_bits
name|scheduling_context
decl_stmt|;
name|u8
name|reserved_at_300
index|[
literal|0x100
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_rqt_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_rqt_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rqtn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|modify_bitmask
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rqtc_bits
name|ctx
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_rq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_rq_bitmask_bits
block|{
name|u8
name|reserved
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved1
index|[
literal|0x1e
index|]
decl_stmt|;
name|u8
name|vlan_strip_disable
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved2
index|[
literal|0x1
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_rq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|rq_state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|rqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rq_bitmask_bits
name|bitmask
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rqc_bits
name|ctx
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_rmp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_rmp_bitmask_bits
block|{
name|u8
name|reserved
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved1
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|lwm
index|[
literal|0x1
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_rmp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|rmp_state
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|rmpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rmp_bitmask_bits
name|bitmask
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rmpc_bits
name|ctx
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_nic_vport_context_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_nic_vport_field_select_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|disable_uc_local_lb
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|disable_mc_local_lb
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|node_guid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|port_guid
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|min_wqe_inline_mode
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|mtu
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|change_event
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|promisc
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|permanent_address
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|addresses_list
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|roce_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_nic_vport_context_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_modify_nic_vport_field_select_bits
name|field_select
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x780
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_nic_vport_context_bits
name|nic_vport_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_hca_vport_context_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_grh_bits
block|{
name|u8
name|ip_version
index|[
literal|4
index|]
decl_stmt|;
name|u8
name|traffic_class
index|[
literal|8
index|]
decl_stmt|;
name|u8
name|flow_label
index|[
literal|20
index|]
decl_stmt|;
name|u8
name|payload_length
index|[
literal|16
index|]
decl_stmt|;
name|u8
name|next_header
index|[
literal|8
index|]
decl_stmt|;
name|u8
name|hop_limit
index|[
literal|8
index|]
decl_stmt|;
name|u8
name|sgid
index|[
literal|128
index|]
decl_stmt|;
name|u8
name|dgid
index|[
literal|128
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_bth_bits
block|{
name|u8
name|opcode
index|[
literal|8
index|]
decl_stmt|;
name|u8
name|se
index|[
literal|1
index|]
decl_stmt|;
name|u8
name|migreq
index|[
literal|1
index|]
decl_stmt|;
name|u8
name|pad_count
index|[
literal|2
index|]
decl_stmt|;
name|u8
name|tver
index|[
literal|4
index|]
decl_stmt|;
name|u8
name|p_key
index|[
literal|16
index|]
decl_stmt|;
name|u8
name|reserved8
index|[
literal|8
index|]
decl_stmt|;
name|u8
name|dest_qp
index|[
literal|24
index|]
decl_stmt|;
name|u8
name|ack_req
index|[
literal|1
index|]
decl_stmt|;
name|u8
name|reserved7
index|[
literal|7
index|]
decl_stmt|;
name|u8
name|psn
index|[
literal|24
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_aeth_bits
block|{
name|u8
name|syndrome
index|[
literal|8
index|]
decl_stmt|;
name|u8
name|msn
index|[
literal|24
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dceth_bits
block|{
name|u8
name|reserved0
index|[
literal|8
index|]
decl_stmt|;
name|u8
name|session_id
index|[
literal|24
index|]
decl_stmt|;
name|u8
name|reserved1
index|[
literal|8
index|]
decl_stmt|;
name|u8
name|dci_dct
index|[
literal|24
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_hca_vport_context_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xb
index|]
decl_stmt|;
name|u8
name|port_num
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_hca_vport_context_bits
name|hca_vport_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_esw_vport_context_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_esw_vport_context_fields_select_bits
block|{
name|u8
name|reserved
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|vport_cvlan_insert
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vport_svlan_insert
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vport_cvlan_strip
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|vport_svlan_strip
index|[
literal|0x1
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_esw_vport_context_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_esw_vport_context_fields_select_bits
name|field_select
decl_stmt|;
name|struct
name|mlx5_ifc_esw_vport_context_bits
name|esw_vport_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_cq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_MODIFY_CQ_IN_OP_MOD_MODIFY_CQ
init|=
literal|0x0
block|,
name|MLX5_MODIFY_CQ_IN_OP_MOD_RESIZE_CQ
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_modify_cq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cqn
index|[
literal|0x18
index|]
decl_stmt|;
name|union
name|mlx5_ifc_modify_field_select_resize_field_select_auto_bits
name|modify_field_select_resize_field_select
decl_stmt|;
name|struct
name|mlx5_ifc_cqc_bits
name|cq_context
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x600
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_cong_status_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_cong_status_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|priority
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|cong_protocol
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|enable
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|tag_enable
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x1e
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_cong_params_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_modify_cong_params_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|cong_protocol
index|[
literal|0x4
index|]
decl_stmt|;
name|union
name|mlx5_ifc_field_select_802_1_r_roce_auto_bits
name|field_select
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x80
index|]
decl_stmt|;
name|union
name|mlx5_ifc_cong_control_roce_ecn_auto_bits
name|congestion_parameters
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_manage_pages_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|output_num_entries
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_PAGES_CANT_GIVE
init|=
literal|0x0
block|,
name|MLX5_PAGES_GIVE
init|=
literal|0x1
block|,
name|MLX5_PAGES_TAKE
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_manage_pages_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|function_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|input_num_entries
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_mad_ifc_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|response_mad_packet
index|[
literal|256
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_mad_ifc_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|remote_lid
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|mad
index|[
literal|256
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_init_hca_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_INIT_HCA_IN_OP_MOD_INIT
init|=
literal|0x0
block|,
name|MLX5_INIT_HCA_IN_OP_MOD_PRE_INIT
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_init_hca_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_init2rtr_qp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_init2rtr_qp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|opt_param_mask
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_qpc_bits
name|qpc
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_init2init_qp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_init2init_qp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|opt_param_mask
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_qpc_bits
name|qpc
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_get_dropped_packet_log_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|packet_headers_log
index|[
literal|128
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|packet_syndrome
index|[
literal|64
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_get_dropped_packet_log_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_gen_eqe_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|eq_number
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|eqe
index|[
literal|64
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_gen_eq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_enable_hca_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_enable_hca_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|function_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_drain_dct_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_drain_dct_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|dctn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_disable_hca_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_disable_hca_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|function_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_detach_from_mcg_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_detach_from_mcg_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|multicast_gid
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_xrc_srq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_xrc_srq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|xrc_srqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_tis_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_tis_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|tisn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_tir_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_tir_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|tirn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_srq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_srq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|srqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_sq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_sq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|sqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_scheduling_element_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x1c0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_DESTROY_SCHEDULING_ELEMENT_IN_SCHEDULING_HIERARCHY_E_SWITCH
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_destroy_scheduling_element_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_10
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_20
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|scheduling_hierarchy
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_48
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|scheduling_element_id
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_80
index|[
literal|0x180
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_rqt_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_rqt_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rqtn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_rq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_rq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_rmp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_rmp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rmpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_qp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_qp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_qos_para_vport_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x1c0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_qos_para_vport_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_10
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_20
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_60
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|qos_para_vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_80
index|[
literal|0x180
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_psv_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_psv_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|psvn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_mkey_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_mkey_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mkey_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_flow_table_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_flow_table_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|table_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x140
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_flow_group_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_flow_group_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|table_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|group_id
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x120
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_eq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_eq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|eq_number
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_dct_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_dct_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|dctn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_cq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_destroy_cq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_delete_vxlan_udp_dport_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_delete_vxlan_udp_dport_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|vxlan_udp_port
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_delete_l2_table_entry_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_delete_l2_table_entry_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x60
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x140
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_delete_fte_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_delete_fte_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|table_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|flow_index
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0xe0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dealloc_xrcd_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dealloc_xrcd_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|xrcd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dealloc_uar_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dealloc_uar_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|uar
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dealloc_transport_domain_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dealloc_transport_domain_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|transport_domain
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dealloc_q_counter_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_counter_id_bits
block|{
name|u8
name|reserved
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|counter_id
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_diagnostic_params_context_bits
block|{
name|u8
name|num_of_counters
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|log_num_of_samples
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|single
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|repetitive
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|sync
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|clear
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|on_demand
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|enable
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x12
index|]
decl_stmt|;
name|u8
name|log_sample_period
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x80
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_counter_id_bits
name|counter_id
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_diagnostic_params_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_diagnostic_params_context_bits
name|diagnostic_params_ctx
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_diagnostic_params_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_diagnostic_counters_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|num_of_samples
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|sample_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_diagnostic_counter_bits
block|{
name|u8
name|counter_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|sample_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|time_stamp_31_0
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|counter_value_h
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|counter_value_l
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_query_diagnostic_counters_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_diagnostic_counter_bits
name|diag_counter
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dealloc_q_counter_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|counter_set_id
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dealloc_pd_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dealloc_pd_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dealloc_flow_counter_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_dealloc_flow_counter_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|flow_counter_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_deactivate_tracer_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_deactivate_tracer_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mkey
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_xrc_srq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|xrc_srqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_xrc_srq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_xrc_srqc_bits
name|xrc_srq_context_entry
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x600
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_tis_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|tisn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_tis_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xc0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_tisc_bits
name|ctx
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_tir_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|tirn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_tir_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xc0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_tirc_bits
name|tir_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_srq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|srqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_srq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_srqc_bits
name|srq_context_entry
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x600
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_sq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|sqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_sq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xc0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_sqc_bits
name|ctx
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_scheduling_element_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|scheduling_element_id
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_a0
index|[
literal|0x160
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_CREATE_SCHEDULING_ELEMENT_IN_SCHEDULING_HIERARCHY_E_SWITCH
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_create_scheduling_element_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_10
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_20
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|scheduling_hierarchy
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_48
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_at_60
index|[
literal|0xa0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_scheduling_context_bits
name|scheduling_context
decl_stmt|;
name|u8
name|reserved_at_300
index|[
literal|0x100
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_rqt_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rqtn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_rqt_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xc0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rqtc_bits
name|rqt_context
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_rq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_rq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xc0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rqc_bits
name|ctx
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_rmp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|rmpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_rmp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xc0
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_rmpc_bits
name|ctx
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_qp_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_qp_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|input_qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|opt_param_mask
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_qpc_bits
name|qpc
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_qos_para_vport_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_60
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|qos_para_vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_80
index|[
literal|0x180
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_qos_para_vport_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_10
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_20
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x1c0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_psv_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|psv0_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|psv1_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|psv2_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|psv3_index
index|[
literal|0x18
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_psv_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|num_psv
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|pd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_mkey_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mkey_index
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_mkey_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|pg_access
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x1f
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_mkc_bits
name|memory_key_mkey_entry
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|translations_octword_actual_size
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x560
index|]
decl_stmt|;
name|u8
name|klm_pas_mtt
index|[
literal|0
index|]
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_flow_table_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_flow_table_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|table_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|level
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|log_size
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x120
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_flow_group_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|group_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_CREATE_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_OUTER_HEADERS
init|=
literal|0x0
block|,
name|MLX5_CREATE_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_MISC_PARAMETERS
init|=
literal|0x1
block|,
name|MLX5_CREATE_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_INNER_HEADERS
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_create_flow_group_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|other_vport
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|vport_number
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|table_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|table_id
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|start_flow_index
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|end_flow_index
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0xa0
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|match_criteria_enable
index|[
literal|0x8
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_fte_match_param_bits
name|match_criteria
decl_stmt|;
name|u8
name|reserved_10
index|[
literal|0xe00
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_eq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|eq_number
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_eq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_eqc_bits
name|eq_context_entry
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|event_bitmask
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x580
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_dct_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|dctn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_dct_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_dctc_bits
name|dct_context_entry
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x180
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_cq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_create_cq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_cqc_bits
name|cq_context
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x600
index|]
decl_stmt|;
name|u8
name|pas
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_config_int_moderation_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|min_delay
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|int_vector
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_CONFIG_INT_MODERATION_IN_OP_MOD_WRITE
init|=
literal|0x0
block|,
name|MLX5_CONFIG_INT_MODERATION_IN_OP_MOD_READ
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_config_int_moderation_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|min_delay
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|int_vector
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_attach_to_mcg_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_attach_to_mcg_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|qpn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|multicast_gid
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_arm_xrc_srq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_ARM_XRC_SRQ_IN_OP_MOD_XRC_SRQ
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_arm_xrc_srq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|xrc_srqn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|lwm
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_arm_rq_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_ARM_RQ_IN_OP_MOD_SRQ
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_arm_rq_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|srq_number
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|lwm
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_arm_dct_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_arm_dct_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|dctn
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_alloc_xrcd_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|xrcd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_alloc_xrcd_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_alloc_uar_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|uar
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_alloc_uar_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_alloc_transport_domain_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|transport_domain
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_alloc_transport_domain_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_alloc_q_counter_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|counter_set_id
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_alloc_q_counter_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_alloc_pd_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pd
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_alloc_pd_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_alloc_flow_counter_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|flow_counter_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_alloc_flow_counter_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_add_vxlan_udp_dport_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_add_vxlan_udp_dport_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|vxlan_udp_port
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_activate_tracer_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_activate_tracer_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mkey
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_rate_limit_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_at_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_rate_limit_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_10
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_20
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_40
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|rate_limit_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_at_60
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rate_limit
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|burst_upper_bound
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_access_register_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|register_data
index|[
literal|0
index|]
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_ACCESS_REGISTER_IN_OP_MOD_WRITE
init|=
literal|0x0
block|,
name|MLX5_ACCESS_REGISTER_IN_OP_MOD_READ
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_access_register_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|register_id
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|argument
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|register_data
index|[
literal|0
index|]
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_sltp_reg_bits
block|{
name|u8
name|status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|version
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pnat
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|lane
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|polarity
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|ob_tap0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ob_tap1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ob_tap2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|ob_preemp_mode
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|ob_reg
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ob_bias
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_slrp_reg_bits
block|{
name|u8
name|status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|version
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pnat
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|lane
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ib_sel
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x11
index|]
decl_stmt|;
name|u8
name|dp_sel
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|dp90sel
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|mix90phase
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ffe_tap0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ffe_tap1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ffe_tap2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ffe_tap3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ffe_tap4
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ffe_tap5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ffe_tap6
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ffe_tap7
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ffe_tap8
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mixerbias_tap_amp
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|ffe_tap_en
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|ffe_tap_offset0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ffe_tap_offset1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|slicer_offset0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mixer_offset0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mixer_offset1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mixerbgn_inp
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mixerbgn_inn
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mixerbgn_refp
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mixerbgn_refn
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|sel_slicer_lctrl_h
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|sel_slicer_lctrl_l
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|ref_mixer_vreg
index|[
literal|0x5
index|]
decl_stmt|;
name|u8
name|slicer_gctrl
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|lctrl_input
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mixer_offset_cm1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|common_mode
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|mixer_offset_cm0
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|slicer_offset_cm
index|[
literal|0x9
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_slrg_reg_bits
block|{
name|u8
name|status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|version
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pnat
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|lane
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|time_to_link_up
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|grade_lane_speed
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|grade_version
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|grade
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|height_grade_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|height_grade
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|height_dz
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|height_dv
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|height_sigma
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|phase_grade_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|phase_grade
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|phase_eo_pos
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|phase_eo_neg
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ffe_set_tested
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|test_errors_per_lane
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pvlc_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|vl_hw_cap
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|vl_admin
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|vl_operational
index|[
literal|0x4
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pude_reg_bits
block|{
name|u8
name|swid
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|admin_status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|oper_status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x60
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_PTYS_REG_PROTO_MASK_INFINIBAND
init|=
literal|0x1
block|,
name|MLX5_PTYS_REG_PROTO_MASK_ETHERNET
init|=
literal|0x4
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_ptys_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|an_disable_admin
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|an_disable_cap
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|force_tx_aba_param
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xd
index|]
decl_stmt|;
name|u8
name|proto_mask
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|an_status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|data_rate_oper
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|fc_proto_capability
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|eth_proto_capability
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ib_link_width_capability
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|ib_proto_capability
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|fc_proto_admin
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|eth_proto_admin
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ib_link_width_admin
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|ib_proto_admin
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|fc_proto_oper
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|eth_proto_oper
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ib_link_width_oper
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|ib_proto_oper
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|eth_proto_lp_advertise
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x60
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_ptas_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|algorithm_options
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|repetitions_mode
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|num_of_repetitions
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|grade_version
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|height_grade_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|phase_grade_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|height_grade_weight
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|phase_grade_weight
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|gisim_measure_bits
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|adaptive_tap_measure_bits
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|ber_bath_high_error_threshold
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|ber_bath_mid_error_threshold
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|ber_bath_low_error_threshold
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|one_ratio_high_threshold
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|one_ratio_high_mid_threshold
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|one_ratio_low_mid_threshold
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|one_ratio_low_threshold
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|ndeo_error_threshold
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mixer_offset_step_size
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mix90_phase_for_voltage_bath
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mixer_offset_start
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mixer_offset_end
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x15
index|]
decl_stmt|;
name|u8
name|ber_test_time
index|[
literal|0xb
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pspa_reg_bits
block|{
name|u8
name|swid
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|sub_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_ppsc_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x60
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|wrps_admin
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|wrps_status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|up_th_vld
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|down_th_vld
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|up_threshold
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|down_threshold
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|srps_admin
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_9
index|[
literal|0x60
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pplr_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|lb_cap
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|lb_en
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pplm_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_profile_mode
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|static_port_profile
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|active_port_profile
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|retransmission_active
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|fec_mode_active
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|v_100g_fec_override_cap
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|v_50g_fec_override_cap
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|v_25g_fec_override_cap
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|v_10g_40g_fec_override_cap
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|v_100g_fec_override_admin
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|v_50g_fec_override_admin
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|v_25g_fec_override_admin
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|v_10g_40g_fec_override_admin
index|[
literal|0x4
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_ppll_reg_bits
block|{
name|u8
name|num_pll_groups
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pll_group
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|num_plls
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|ae
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|pll_status
index|[
literal|4
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_ppad_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|single_mac
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mac_47_32
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|mac_31_0
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pmtu_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|max_mtu
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|admin_mtu
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|oper_mtu
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pmpr_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|module
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|attenuation_5g
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|attenuation_7g
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|attenuation_12g
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pmpe_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|module
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|module_status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|error_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pmpc_reg_bits
block|{
name|u8
name|module_state_updated
index|[
literal|32
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pmlpn_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|mlpn_status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|e
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1f
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pmlp_reg_bits
block|{
name|u8
name|rxtx
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|width
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|lane0_module_mapping
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|lane1_module_mapping
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|lane2_module_mapping
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|lane3_module_mapping
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x160
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pmaos_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|module
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|admin_status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|oper_status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|ase
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|ee
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x12
index|]
decl_stmt|;
name|u8
name|error_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|e
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_plpc_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|profile_id
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|proto_mask
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|lane_speed
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x17
index|]
decl_stmt|;
name|u8
name|lpbf
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|fec_mode_policy
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|retransmission_capability
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|fec_mode_capability
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|retransmission_support_admin
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|fec_mode_support_admin
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|retransmission_request_admin
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|fec_mode_request_admin
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pll_status_data_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|lock_cal
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|lock_status
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|algo_f_ctrl
index|[
literal|0xa
index|]
decl_stmt|;
name|u8
name|analog_algo_num_var
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|f_ctrl_measure
index|[
literal|0xa
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|analog_var
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|high_var
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|low_var
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|mid_val
index|[
literal|0x6
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_plib_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ib_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x60
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_plbf_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xd
index|]
decl_stmt|;
name|u8
name|lbf_mode
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pipg_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|dic
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x19
index|]
decl_stmt|;
name|u8
name|ipg
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x2
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pifr_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xe0
index|]
decl_stmt|;
name|u8
name|port_filter
index|[
literal|8
index|]
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_filter_update_en
index|[
literal|8
index|]
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_phys_layer_cntrs_bits
block|{
name|u8
name|time_since_last_clear_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|time_since_last_clear_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|symbol_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|symbol_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|sync_headers_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|sync_headers_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|edpl_bip_errors_lane0_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|edpl_bip_errors_lane0_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|edpl_bip_errors_lane1_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|edpl_bip_errors_lane1_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|edpl_bip_errors_lane2_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|edpl_bip_errors_lane2_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|edpl_bip_errors_lane3_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|edpl_bip_errors_lane3_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_corrected_blocks_lane0_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_corrected_blocks_lane0_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_corrected_blocks_lane1_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_corrected_blocks_lane1_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_corrected_blocks_lane2_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_corrected_blocks_lane2_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_corrected_blocks_lane3_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_corrected_blocks_lane3_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_uncorrectable_blocks_lane0_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_uncorrectable_blocks_lane0_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_uncorrectable_blocks_lane1_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_uncorrectable_blocks_lane1_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_uncorrectable_blocks_lane2_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_uncorrectable_blocks_lane2_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_uncorrectable_blocks_lane3_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fc_fec_uncorrectable_blocks_lane3_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_corrected_blocks_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_corrected_blocks_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_uncorrectable_blocks_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_uncorrectable_blocks_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_no_errors_blocks_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_no_errors_blocks_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_single_error_blocks_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_single_error_blocks_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_corrected_symbols_total_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_corrected_symbols_total_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_corrected_symbols_lane0_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_corrected_symbols_lane0_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_corrected_symbols_lane1_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_corrected_symbols_lane1_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_corrected_symbols_lane2_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_corrected_symbols_lane2_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_corrected_symbols_lane3_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rs_fec_corrected_symbols_lane3_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|link_down_events
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|successful_recovery_events
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x180
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_phys_layer_statistical_cntrs_bits
block|{
name|u8
name|time_since_last_clear_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|time_since_last_clear_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_received_bits_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_received_bits_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_symbol_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_symbol_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_corrected_bits_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_corrected_bits_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_corrected_bits_lane0_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_corrected_bits_lane0_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_corrected_bits_lane1_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_corrected_bits_lane1_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_corrected_bits_lane2_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_corrected_bits_lane2_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_corrected_bits_lane3_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|phy_corrected_bits_lane3_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_at_200
index|[
literal|0x5c0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_infiniband_port_cntrs_bits
block|{
name|u8
name|symbol_error_counter
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|link_error_recovery_counter
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|link_downed_counter
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|port_rcv_errors
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|port_rcv_remote_physical_errors
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|port_rcv_switch_relay_errors
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|port_xmit_discards
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|port_xmit_constraint_errors
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|port_rcv_constraint_errors
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_link_integrity_errors
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|excessive_buffer_overrun_errors
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|vl_15_dropped
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|port_xmit_data
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_rcv_data
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_xmit_pkts
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_rcv_pkts
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_xmit_wait
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x680
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_phrr_reg_bits
block|{
name|u8
name|clr
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|hist_group
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|hist_id
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|time_since_last_clear_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|time_since_last_clear_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|bin
index|[
literal|10
index|]
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_phbr_for_prio_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|prio
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_phbr_for_port_tclass_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|tclass
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_phbr_binding_reg_bits
block|{
name|u8
name|opcode
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pnat
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xe
index|]
decl_stmt|;
name|u8
name|hist_group
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|hist_id
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|hist_type
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|hist_parameters
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|hist_min_value
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|hist_max_value
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|sample_time
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_PFCC_REG_PPAN_DISABLED
init|=
literal|0x0
block|,
name|MLX5_PFCC_REG_PPAN_ENABLED
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_pfcc_reg_bits
block|{
name|u8
name|dcbx_operation_type
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|cap_local_admin
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cap_remote_admin
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pnat
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|shl_cap
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|shl_opr
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|ppan
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|prio_mask_tx
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|prio_mask_rx
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pptx
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|aptx
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|pfctx
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cbftx
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pprx
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|aprx
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|pfcrx
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|cbfrx
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|device_stall_minor_watermark
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|device_stall_critical_watermark
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x60
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pelc_reg_bits
block|{
name|u8
name|op
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_admin
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|op_capability
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|op_request
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|op_active
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|admin
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|capability
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|request
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|active
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x80
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_peir_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|error_count
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|lane
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|error_type
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pcap_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|port_capability_mask
index|[
literal|4
index|]
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pbmc_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|xoff_timer_value
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|xoff_refresh
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|port_buffer_size
index|[
literal|0x10
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_bufferx_reg_bits
name|buffer
index|[
literal|10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|port_shared_buffer
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_paos_reg_bits
block|{
name|u8
name|swid
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|admin_status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|oper_status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|ase
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|ee
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|e
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pamp_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|opamp_group
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|opamp_group_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|start_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|num_of_indices
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|index_data
index|[
literal|18
index|]
index|[
literal|0x10
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_link_level_retrans_cntr_grp_date_bits
block|{
name|u8
name|llr_rx_cells_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|llr_rx_cells_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|llr_rx_error_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|llr_rx_error_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|llr_rx_crc_error_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|llr_rx_crc_error_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|llr_tx_cells_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|llr_tx_cells_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|llr_tx_ret_cells_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|llr_tx_ret_cells_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|llr_tx_ret_events_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|llr_tx_ret_events_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x640
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_lane_2_module_mapping_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|rx_lane
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|tx_lane
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|module
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_eth_per_traffic_class_layout_bits
block|{
name|u8
name|transmit_queue_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|transmit_queue_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x780
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_eth_per_traffic_class_cong_layout_bits
block|{
name|u8
name|no_buffer_discard_uc_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|no_buffer_discard_uc_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|wred_discard_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|wred_discard_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x740
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_eth_per_prio_grp_data_layout_bits
block|{
name|u8
name|rx_octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xc0
index|]
decl_stmt|;
name|u8
name|rx_frames_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_frames_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|tx_octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|tx_octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xc0
index|]
decl_stmt|;
name|u8
name|tx_frames_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|tx_frames_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_pause_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_pause_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_pause_duration_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_pause_duration_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|tx_pause_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|tx_pause_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|tx_pause_duration_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|tx_pause_duration_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_pause_transition_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_pause_transition_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_discards_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_discards_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|device_stall_minor_watermark_cnt_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|device_stall_minor_watermark_cnt_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|device_stall_critical_watermark_cnt_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|device_stall_critical_watermark_cnt_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x340
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_eth_extended_cntrs_grp_data_layout_bits
block|{
name|u8
name|port_transmit_wait_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_transmit_wait_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ecn_marked_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ecn_marked_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|no_buffer_discard_mc_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|no_buffer_discard_mc_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x700
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_eth_802_3_cntrs_grp_data_layout_bits
block|{
name|u8
name|a_frames_transmitted_ok_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_frames_transmitted_ok_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_frames_received_ok_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_frames_received_ok_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_frame_check_sequence_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_frame_check_sequence_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_alignment_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_alignment_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_octets_transmitted_ok_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_octets_transmitted_ok_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_octets_received_ok_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_octets_received_ok_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_multicast_frames_xmitted_ok_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_multicast_frames_xmitted_ok_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_broadcast_frames_xmitted_ok_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_broadcast_frames_xmitted_ok_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_multicast_frames_received_ok_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_multicast_frames_received_ok_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_broadcast_frames_recieved_ok_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_broadcast_frames_recieved_ok_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_in_range_length_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_in_range_length_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_out_of_range_length_field_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_out_of_range_length_field_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_frame_too_long_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_frame_too_long_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_symbol_error_during_carrier_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_symbol_error_during_carrier_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_mac_control_frames_transmitted_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_mac_control_frames_transmitted_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_mac_control_frames_received_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_mac_control_frames_received_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_unsupported_opcodes_received_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_unsupported_opcodes_received_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_pause_mac_ctrl_frames_received_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_pause_mac_ctrl_frames_received_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_pause_mac_ctrl_frames_transmitted_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|a_pause_mac_ctrl_frames_transmitted_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x300
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_eth_3635_cntrs_grp_data_layout_bits
block|{
name|u8
name|dot3stats_alignment_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_alignment_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_fcs_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_fcs_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_single_collision_frames_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_single_collision_frames_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_multiple_collision_frames_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_multiple_collision_frames_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_sqe_test_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_sqe_test_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_deferred_transmissions_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_deferred_transmissions_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_late_collisions_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_late_collisions_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_excessive_collisions_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_excessive_collisions_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_internal_mac_transmit_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_internal_mac_transmit_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_carrier_sense_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_carrier_sense_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_frame_too_longs_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_frame_too_longs_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_internal_mac_receive_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_internal_mac_receive_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_symbol_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3stats_symbol_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3control_in_unknown_opcodes_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3control_in_unknown_opcodes_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3in_pause_frames_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3in_pause_frames_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3out_pause_frames_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dot3out_pause_frames_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x3c0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_eth_2863_cntrs_grp_data_layout_bits
block|{
name|u8
name|if_in_octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_ucast_pkts_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_ucast_pkts_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_discards_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_discards_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_unknown_protos_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_unknown_protos_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_out_octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_out_octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_out_ucast_pkts_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_out_ucast_pkts_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_out_discards_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_out_discards_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_out_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_out_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_multicast_pkts_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_multicast_pkts_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_broadcast_pkts_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_in_broadcast_pkts_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_out_multicast_pkts_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_out_multicast_pkts_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_out_broadcast_pkts_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|if_out_broadcast_pkts_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x480
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_eth_2819_cntrs_grp_data_layout_bits
block|{
name|u8
name|ether_stats_drop_events_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_drop_events_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_broadcast_pkts_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_broadcast_pkts_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_multicast_pkts_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_multicast_pkts_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_crc_align_errors_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_crc_align_errors_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_undersize_pkts_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_undersize_pkts_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_oversize_pkts_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_oversize_pkts_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_fragments_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_fragments_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_jabbers_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_jabbers_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_collisions_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_collisions_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts64octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts64octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts65to127octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts65to127octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts128to255octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts128to255octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts256to511octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts256to511octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts512to1023octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts512to1023octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts1024to1518octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts1024to1518octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts1519to2047octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts1519to2047octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts2048to4095octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts2048to4095octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts4096to8191octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts4096to8191octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts8192to10239octets_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ether_stats_pkts8192to10239octets_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x280
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_ib_portcntrs_attribute_grp_data_bits
block|{
name|u8
name|symbol_error_counter
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|link_error_recovery_counter
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|link_downed_counter
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|port_rcv_errors
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|port_rcv_remote_physical_errors
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|port_rcv_switch_relay_errors
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|port_xmit_discards
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|port_xmit_constraint_errors
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|port_rcv_constraint_errors
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_link_integrity_errors
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|excessive_buffer_overrun_errors
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|vl_15_dropped
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|port_xmit_data
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_rcv_data
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_xmit_pkts
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_rcv_pkts
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_xmit_wait
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x680
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_trc_tlb_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x80
index|]
decl_stmt|;
name|u8
name|tlb_addr
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_trc_read_fifo_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|requested_event_num
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|acual_event_num
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|event
index|[
literal|0
index|]
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_trc_lock_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|lock
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x60
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_trc_filter_reg_bits
block|{
name|u8
name|status
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|filter_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|filter_val
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1a0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_trc_event_reg_bits
block|{
name|u8
name|status
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xf
index|]
decl_stmt|;
name|u8
name|event_index
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|event_id
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|event_selector_val
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|event_selector_size
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x180
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_trc_conf_reg_bits
block|{
name|u8
name|limit_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|dump_mode
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x15
index|]
decl_stmt|;
name|u8
name|state
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|limit_event_index
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|mkey
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fifo_ready_ev_num
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x160
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_trc_cap_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|dump_mode
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|num_of_events
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|num_of_filters
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|fifo_size
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|tlb_size
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|event_size
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x160
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_set_node_in_bits
block|{
name|u8
name|node_description
index|[
literal|64
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_register_power_settings_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|power_settings_level
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x60
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_register_host_endianess_bits
block|{
name|u8
name|he
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x60
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_register_diag_buffer_ctrl_bits
block|{
name|u8
name|physical_address
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_qtct_reg_bits
block|{
name|u8
name|operation_type
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|cap_local_admin
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|cap_remote_admin
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|port_number
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xd
index|]
decl_stmt|;
name|u8
name|prio
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1d
index|]
decl_stmt|;
name|u8
name|tclass
index|[
literal|0x3
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_qpdp_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|port_number
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1d
index|]
decl_stmt|;
name|u8
name|pprio
index|[
literal|0x3
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_port_info_ro_fields_param_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|max_gid
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|port_guid
index|[
literal|0x40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nvqc_reg_bits
block|{
name|u8
name|type
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|version
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|support_wr
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|support_rd
index|[
literal|0x1
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nvia_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x1d
index|]
decl_stmt|;
name|u8
name|target
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nvdi_reg_bits
block|{
name|struct
name|mlx5_ifc_config_item_bits
name|configuration_item_header
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nvda_reg_bits
block|{
name|struct
name|mlx5_ifc_config_item_bits
name|configuration_item_header
decl_stmt|;
name|u8
name|configuration_item_data
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_node_info_ro_fields_param_bits
block|{
name|u8
name|system_image_guid
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|node_guid
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|max_pkey
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_ets_tcn_config_reg_bits
block|{
name|u8
name|g
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|b
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|r
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|group
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|bw_allocation
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|max_bw_units
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|max_bw_value
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_ets_global_config_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|r
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1d
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|max_bw_units
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|max_bw_value
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nodnic_mac_filters_bits
block|{
name|struct
name|mlx5_ifc_mac_address_layout_bits
name|mac_filter0
decl_stmt|;
name|struct
name|mlx5_ifc_mac_address_layout_bits
name|mac_filter1
decl_stmt|;
name|struct
name|mlx5_ifc_mac_address_layout_bits
name|mac_filter2
decl_stmt|;
name|struct
name|mlx5_ifc_mac_address_layout_bits
name|mac_filter3
decl_stmt|;
name|struct
name|mlx5_ifc_mac_address_layout_bits
name|mac_filter4
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xc0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_nodnic_gid_filters_bits
block|{
name|u8
name|mgid_filter0
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mgid_filter1
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mgid_filter2
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|mgid_filter3
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_NODNIC_CONFIG_REG_NUM_PORTS_SINGLE_PORT
init|=
literal|0x0
block|,
name|MLX5_NODNIC_CONFIG_REG_NUM_PORTS_DUAL_PORT
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_NODNIC_CONFIG_REG_CQE_FORMAT_LEGACY_CQE
init|=
literal|0x0
block|,
name|MLX5_NODNIC_CONFIG_REG_CQE_FORMAT_NEW_CQE
init|=
literal|0x1
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_nodnic_config_reg_bits
block|{
name|u8
name|no_dram_nic_revision
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|hardware_format
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|support_receive_filter
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|support_promisc_filter
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|support_promisc_multicast_filter
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|log_working_buffer_size
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|log_pkey_table_size
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|num_ports
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|log_max_ring_size
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|lkey
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|cqe_format
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|node_guid
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x740
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_port_config_reg_bits
name|port1_settings
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_port_config_reg_bits
name|port2_settings
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_vlan_layout_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|vlan
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_umr_pointer_desc_argument_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|mkey
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|addressh_63_32
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|addressl_31_0
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_ud_adrs_vector_bits
block|{
name|u8
name|dc_key
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|ext
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|destination_qp_dct
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|static_rate
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|sl_eth_prio
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|fl
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|mlid
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|rlid_udp_sport
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rmac_47_16
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rmac_15_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|tclass
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|hop_limit
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|grh
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|src_addr_index
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|flow_label
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|rgid_rip
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_port_module_event_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|module
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xc
index|]
decl_stmt|;
name|u8
name|module_status
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|error_type
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0xa0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_icmd_control_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|busy
index|[
literal|0x1
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_eqe_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|event_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|event_sub_type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xe0
index|]
decl_stmt|;
name|union
name|mlx5_ifc_event_auto_bits
name|event_data
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|signature
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|owner
index|[
literal|0x1
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_CMD_QUEUE_ENTRY_TYPE_PCIE_CMD_IF_TRANSPORT
init|=
literal|0x7
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_cmd_queue_entry_bits
block|{
name|u8
name|type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|input_length
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|input_mailbox_pointer_63_32
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|input_mailbox_pointer_31_9
index|[
literal|0x17
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|command_input_inline_data
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|command_output_inline_data
index|[
literal|16
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|output_mailbox_pointer_63_32
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|output_mailbox_pointer_31_9
index|[
literal|0x17
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x9
index|]
decl_stmt|;
name|u8
name|output_length
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|token
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|signature
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|status
index|[
literal|0x7
index|]
decl_stmt|;
name|u8
name|ownership
index|[
literal|0x1
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_cmd_out_bits
block|{
name|u8
name|status
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|syndrome
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|command_output
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_cmd_in_bits
block|{
name|u8
name|opcode
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|op_mod
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|command
index|[
literal|0
index|]
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_cmd_if_box_bits
block|{
name|u8
name|mailbox_data
index|[
literal|512
index|]
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x180
index|]
decl_stmt|;
name|u8
name|next_pointer_63_32
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|next_pointer_31_10
index|[
literal|0x16
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xa
index|]
decl_stmt|;
name|u8
name|block_number
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|token
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|ctrl_signature
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|signature
index|[
literal|0x8
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_mtt_bits
block|{
name|u8
name|ptag_63_32
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|ptag_31_8
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|wr_en
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|rd_en
index|[
literal|0x1
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_vendor_specific_cap_bits
block|{
name|u8
name|type
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|length
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|next_pointer
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|capability_id
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|status
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xd
index|]
decl_stmt|;
name|u8
name|space
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|counter
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|semaphore
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|flag
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|address
index|[
literal|0x1e
index|]
decl_stmt|;
name|u8
name|data
index|[
literal|0x20
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|MLX5_INITIAL_SEG_NIC_INTERFACE_FULL_DRIVER
init|=
literal|0x0
block|,
name|MLX5_INITIAL_SEG_NIC_INTERFACE_DISABLED
init|=
literal|0x1
block|,
name|MLX5_INITIAL_SEG_NIC_INTERFACE_NO_DRAM_NIC
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_INITIAL_SEG_NIC_INTERFACE_SUPPORTED_FULL_DRIVER
init|=
literal|0x0
block|,
name|MLX5_INITIAL_SEG_NIC_INTERFACE_SUPPORTED_DISABLED
init|=
literal|0x1
block|,
name|MLX5_INITIAL_SEG_NIC_INTERFACE_SUPPORTED_NO_DRAM_NIC
init|=
literal|0x2
block|, }
enum|;
end_enum

begin_enum
enum|enum
block|{
name|MLX5_HEALTH_SYNDR_FW_ERR
init|=
literal|0x1
block|,
name|MLX5_HEALTH_SYNDR_IRISC_ERR
init|=
literal|0x7
block|,
name|MLX5_HEALTH_SYNDR_HW_UNRECOVERABLE_ERR
init|=
literal|0x8
block|,
name|MLX5_HEALTH_SYNDR_CRC_ERR
init|=
literal|0x9
block|,
name|MLX5_HEALTH_SYNDR_FETCH_PCI_ERR
init|=
literal|0xa
block|,
name|MLX5_HEALTH_SYNDR_HW_FTL_ERR
init|=
literal|0xb
block|,
name|MLX5_HEALTH_SYNDR_ASYNC_EQ_OVERRUN_ERR
init|=
literal|0xc
block|,
name|MLX5_HEALTH_SYNDR_EQ_ERR
init|=
literal|0xd
block|,
name|MLX5_HEALTH_SYNDR_EQ_INV
init|=
literal|0xe
block|,
name|MLX5_HEALTH_SYNDR_FFSER_ERR
init|=
literal|0xf
block|,
name|MLX5_HEALTH_SYNDR_HIGH_TEMP
init|=
literal|0x10
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|mlx5_ifc_initial_seg_bits
block|{
name|u8
name|fw_rev_minor
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|fw_rev_major
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|cmd_interface_rev
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|fw_rev_subminor
index|[
literal|0x10
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x40
index|]
decl_stmt|;
name|u8
name|cmdq_phy_addr_63_32
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|cmdq_phy_addr_31_12
index|[
literal|0x14
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|nic_interface
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|log_cmdq_size
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|log_cmdq_stride
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|command_doorbell_vector
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0xf00
index|]
decl_stmt|;
name|u8
name|initializing
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_3
index|[
literal|0x4
index|]
decl_stmt|;
name|u8
name|nic_interface_supported
index|[
literal|0x3
index|]
decl_stmt|;
name|u8
name|reserved_4
index|[
literal|0x18
index|]
decl_stmt|;
name|struct
name|mlx5_ifc_health_buffer_bits
name|health_buffer
decl_stmt|;
name|u8
name|no_dram_nic_offset
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_5
index|[
literal|0x6de0
index|]
decl_stmt|;
name|u8
name|internal_timer_h
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|internal_timer_l
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_6
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_7
index|[
literal|0x1f
index|]
decl_stmt|;
name|u8
name|clear_int
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|health_syndrome
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|health_counter
index|[
literal|0x18
index|]
decl_stmt|;
name|u8
name|reserved_8
index|[
literal|0x17fc0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_union
union|union
name|mlx5_ifc_icmd_interface_document_bits
block|{
name|struct
name|mlx5_ifc_fw_version_bits
name|fw_version
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_access_reg_in_bits
name|icmd_access_reg_in
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_access_reg_out_bits
name|icmd_access_reg_out
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_init_ocsd_in_bits
name|icmd_init_ocsd_in
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_ocbb_init_in_bits
name|icmd_ocbb_init_in
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_ocbb_query_etoc_stats_out_bits
name|icmd_ocbb_query_etoc_stats_out
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_ocbb_query_header_stats_out_bits
name|icmd_ocbb_query_header_stats_out
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_query_cap_general_bits
name|icmd_query_cap_general
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_query_cap_in_bits
name|icmd_query_cap_in
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_query_fw_info_out_bits
name|icmd_query_fw_info_out
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_query_virtual_mac_out_bits
name|icmd_query_virtual_mac_out
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_set_virtual_mac_in_bits
name|icmd_set_virtual_mac_in
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_set_wol_rol_in_bits
name|icmd_set_wol_rol_in
decl_stmt|;
name|struct
name|mlx5_ifc_icmd_set_wol_rol_out_bits
name|icmd_set_wol_rol_out
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x42c0
index|]
decl_stmt|;
block|}
union|;
end_union

begin_union
union|union
name|mlx5_ifc_eth_cntrs_grp_data_layout_auto_bits
block|{
name|struct
name|mlx5_ifc_eth_802_3_cntrs_grp_data_layout_bits
name|eth_802_3_cntrs_grp_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_eth_2863_cntrs_grp_data_layout_bits
name|eth_2863_cntrs_grp_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_eth_2819_cntrs_grp_data_layout_bits
name|eth_2819_cntrs_grp_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_eth_3635_cntrs_grp_data_layout_bits
name|eth_3635_cntrs_grp_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_eth_extended_cntrs_grp_data_layout_bits
name|eth_extended_cntrs_grp_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_eth_discard_cntrs_grp_bits
name|eth_discard_cntrs_grp
decl_stmt|;
name|struct
name|mlx5_ifc_eth_per_prio_grp_data_layout_bits
name|eth_per_prio_grp_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_phys_layer_cntrs_bits
name|phys_layer_cntrs
decl_stmt|;
name|struct
name|mlx5_ifc_phys_layer_statistical_cntrs_bits
name|phys_layer_statistical_cntrs
decl_stmt|;
name|struct
name|mlx5_ifc_infiniband_port_cntrs_bits
name|infiniband_port_cntrs
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x7c0
index|]
decl_stmt|;
block|}
union|;
end_union

begin_struct
struct|struct
name|mlx5_ifc_ppcnt_reg_bits
block|{
name|u8
name|swid
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|local_port
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pnat
index|[
literal|0x2
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|grp
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|clr
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0x1c
index|]
decl_stmt|;
name|u8
name|prio_tc
index|[
literal|0x3
index|]
decl_stmt|;
name|union
name|mlx5_ifc_eth_cntrs_grp_data_layout_auto_bits
name|counter_set
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pcie_performance_counters_data_layout_bits
block|{
name|u8
name|life_time_counter_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|life_time_counter_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|rx_errors
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|tx_errors
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|l0_to_recovery_eieos
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|l0_to_recovery_ts
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|l0_to_recovery_framing
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|l0_to_recovery_retrain
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|crc_error_dllp
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|crc_error_tlp
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x680
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pcie_timers_and_states_data_layout_bits
block|{
name|u8
name|life_time_counter_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|life_time_counter_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|time_to_boot_image_start
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|time_to_link_image
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|calibration_time
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|time_to_first_perst
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|time_to_detect_state
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|time_to_l0
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|time_to_crs_en
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|time_to_plastic_image_start
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|time_to_iron_image_start
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|perst_handler
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|times_in_l1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|times_in_l23
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|dl_down
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|config_cycle1usec
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|config_cycle2to7usec
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|config_cycle8to15usec
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|config_cycle16to63usec
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|config_cycle64usec
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|correctable_err_msg_sent
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|non_fatal_err_msg_sent
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|fatal_err_msg_sent
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x4e0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|mlx5_ifc_pcie_lanes_counters_data_layout_bits
block|{
name|u8
name|life_time_counter_high
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|life_time_counter_low
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane0
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane1
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane2
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane3
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane4
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane5
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane6
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane7
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane8
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane9
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane10
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane11
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane12
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane13
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane14
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|error_counter_lane15
index|[
literal|0x20
index|]
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x580
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_union
union|union
name|mlx5_ifc_mpcnt_cntrs_grp_data_layout_bits
block|{
name|struct
name|mlx5_ifc_pcie_performance_counters_data_layout_bits
name|pcie_performance_counters_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_pcie_timers_and_states_data_layout_bits
name|pcie_timers_and_states_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_pcie_lanes_counters_data_layout_bits
name|pcie_lanes_counters_data_layout
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0xf8
index|]
decl_stmt|;
block|}
union|;
end_union

begin_struct
struct|struct
name|mlx5_ifc_mpcnt_reg_bits
block|{
name|u8
name|reserved_0
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|pcie_index
index|[
literal|0x8
index|]
decl_stmt|;
name|u8
name|reserved_1
index|[
literal|0xa
index|]
decl_stmt|;
name|u8
name|grp
index|[
literal|0x6
index|]
decl_stmt|;
name|u8
name|clr
index|[
literal|0x1
index|]
decl_stmt|;
name|u8
name|reserved_2
index|[
literal|0x1f
index|]
decl_stmt|;
name|union
name|mlx5_ifc_mpcnt_cntrs_grp_data_layout_bits
name|counter_set
decl_stmt|;
block|}
struct|;
end_struct

begin_union
union|union
name|mlx5_ifc_ports_control_registers_document_bits
block|{
name|struct
name|mlx5_ifc_ib_portcntrs_attribute_grp_data_bits
name|ib_portcntrs_attribute_grp_data
decl_stmt|;
name|struct
name|mlx5_ifc_bufferx_reg_bits
name|bufferx_reg
decl_stmt|;
name|struct
name|mlx5_ifc_eth_2819_cntrs_grp_data_layout_bits
name|eth_2819_cntrs_grp_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_eth_2863_cntrs_grp_data_layout_bits
name|eth_2863_cntrs_grp_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_eth_3635_cntrs_grp_data_layout_bits
name|eth_3635_cntrs_grp_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_eth_802_3_cntrs_grp_data_layout_bits
name|eth_802_3_cntrs_grp_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_eth_discard_cntrs_grp_bits
name|eth_discard_cntrs_grp
decl_stmt|;
name|struct
name|mlx5_ifc_eth_extended_cntrs_grp_data_layout_bits
name|eth_extended_cntrs_grp_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_eth_per_prio_grp_data_layout_bits
name|eth_per_prio_grp_data_layout
decl_stmt|;
name|struct
name|mlx5_ifc_eth_per_traffic_class_cong_layout_bits
name|eth_per_traffic_class_cong_layout
decl_stmt|;
name|struct
name|mlx5_ifc_eth_per_traffic_class_layout_bits
name|eth_per_traffic_class_layout
decl_stmt|;
name|struct
name|mlx5_ifc_lane_2_module_mapping_bits
name|lane_2_module_mapping
decl_stmt|;
name|struct
name|mlx5_ifc_link_level_retrans_cntr_grp_date_bits
name|link_level_retrans_cntr_grp_date
decl_stmt|;
name|struct
name|mlx5_ifc_pamp_reg_bits
name|pamp_reg
decl_stmt|;
name|struct
name|mlx5_ifc_paos_reg_bits
name|paos_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pbmc_reg_bits
name|pbmc_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pcap_reg_bits
name|pcap_reg
decl_stmt|;
name|struct
name|mlx5_ifc_peir_reg_bits
name|peir_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pelc_reg_bits
name|pelc_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pfcc_reg_bits
name|pfcc_reg
decl_stmt|;
name|struct
name|mlx5_ifc_phbr_binding_reg_bits
name|phbr_binding_reg
decl_stmt|;
name|struct
name|mlx5_ifc_phbr_for_port_tclass_reg_bits
name|phbr_for_port_tclass_reg
decl_stmt|;
name|struct
name|mlx5_ifc_phbr_for_prio_reg_bits
name|phbr_for_prio_reg
decl_stmt|;
name|struct
name|mlx5_ifc_phrr_reg_bits
name|phrr_reg
decl_stmt|;
name|struct
name|mlx5_ifc_phys_layer_cntrs_bits
name|phys_layer_cntrs
decl_stmt|;
name|struct
name|mlx5_ifc_pifr_reg_bits
name|pifr_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pipg_reg_bits
name|pipg_reg
decl_stmt|;
name|struct
name|mlx5_ifc_plbf_reg_bits
name|plbf_reg
decl_stmt|;
name|struct
name|mlx5_ifc_plib_reg_bits
name|plib_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pll_status_data_bits
name|pll_status_data
decl_stmt|;
name|struct
name|mlx5_ifc_plpc_reg_bits
name|plpc_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pmaos_reg_bits
name|pmaos_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pmlp_reg_bits
name|pmlp_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pmlpn_reg_bits
name|pmlpn_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pmpc_reg_bits
name|pmpc_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pmpe_reg_bits
name|pmpe_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pmpr_reg_bits
name|pmpr_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pmtu_reg_bits
name|pmtu_reg
decl_stmt|;
name|struct
name|mlx5_ifc_ppad_reg_bits
name|ppad_reg
decl_stmt|;
name|struct
name|mlx5_ifc_ppcnt_reg_bits
name|ppcnt_reg
decl_stmt|;
name|struct
name|mlx5_ifc_ppll_reg_bits
name|ppll_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pplm_reg_bits
name|pplm_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pplr_reg_bits
name|pplr_reg
decl_stmt|;
name|struct
name|mlx5_ifc_ppsc_reg_bits
name|ppsc_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pspa_reg_bits
name|pspa_reg
decl_stmt|;
name|struct
name|mlx5_ifc_ptas_reg_bits
name|ptas_reg
decl_stmt|;
name|struct
name|mlx5_ifc_ptys_reg_bits
name|ptys_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pude_reg_bits
name|pude_reg
decl_stmt|;
name|struct
name|mlx5_ifc_pvlc_reg_bits
name|pvlc_reg
decl_stmt|;
name|struct
name|mlx5_ifc_slrg_reg_bits
name|slrg_reg
decl_stmt|;
name|struct
name|mlx5_ifc_slrp_reg_bits
name|slrp_reg
decl_stmt|;
name|struct
name|mlx5_ifc_sltp_reg_bits
name|sltp_reg
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x7880
index|]
decl_stmt|;
block|}
union|;
end_union

begin_union
union|union
name|mlx5_ifc_debug_enhancements_document_bits
block|{
name|struct
name|mlx5_ifc_health_buffer_bits
name|health_buffer
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x200
index|]
decl_stmt|;
block|}
union|;
end_union

begin_union
union|union
name|mlx5_ifc_no_dram_nic_document_bits
block|{
name|struct
name|mlx5_ifc_nodnic_config_reg_bits
name|nodnic_config_reg
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_cq_arming_word_bits
name|nodnic_cq_arming_word
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_event_word_bits
name|nodnic_event_word
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_gid_filters_bits
name|nodnic_gid_filters
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_mac_filters_bits
name|nodnic_mac_filters
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_port_config_reg_bits
name|nodnic_port_config_reg
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_ring_config_reg_bits
name|nodnic_ring_config_reg
decl_stmt|;
name|struct
name|mlx5_ifc_nodnic_ring_doorbell_bits
name|nodnic_ring_doorbell
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x3160
index|]
decl_stmt|;
block|}
union|;
end_union

begin_union
union|union
name|mlx5_ifc_uplink_pci_interface_document_bits
block|{
name|struct
name|mlx5_ifc_initial_seg_bits
name|initial_seg
decl_stmt|;
name|struct
name|mlx5_ifc_vendor_specific_cap_bits
name|vendor_specific_cap
decl_stmt|;
name|u8
name|reserved_0
index|[
literal|0x20120
index|]
decl_stmt|;
block|}
union|;
end_union

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* MLX5_IFC_H */
end_comment

end_unit

