// Seed: 1751087595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  if (id_2) begin
    assign id_6 = id_1;
    id_7(
        .id_0(id_2), .id_1(1), .id_2(id_5), .id_3(id_1), .id_4(1), .id_5(id_4 - 1), .id_6(id_3)
    );
  end
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri id_7,
    output wor id_8,
    input wand id_9
    , id_29,
    input supply0 id_10,
    input wand id_11,
    input wor id_12,
    input supply1 id_13,
    input tri1 id_14,
    input uwire id_15,
    input tri1 id_16,
    input uwire id_17,
    input supply1 id_18,
    input tri0 id_19,
    output supply0 id_20,
    output wire id_21,
    input tri1 id_22,
    input wand id_23,
    output uwire id_24,
    input wor id_25,
    output tri0 id_26,
    output tri1 id_27
);
  assign id_26 = 1 + id_10;
  module_0(
      id_29, id_29, id_29, id_29, id_29, id_29
  ); id_30(
      .id_0(id_16), .id_1(id_23), .id_2(id_25), .id_3(1), .id_4(id_15), .id_5(id_10)
  );
  assign id_8 = id_13;
  wire id_31;
endmodule
