;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-70
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -207, <-120
	SLT #300, 93
	SUB -207, <-120
	SUB @121, 103
	JMP 801, #-1
	JMZ 0, #10
	SLT 100, 51
	SUB #72, @200
	SUB <121, 106
	SUB 12, @10
	SLT 311, 293
	ADD -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	MOV -7, <-20
	SUB -207, <-120
	MOV -1, <-70
	ADD 3, 10
	CMP @-127, 100
	DJN 801, #-1
	SUB -207, <-120
	SLT #0, -1
	SUB -207, <-120
	ADD @127, 100
	JMZ 0, #10
	DJN -1, @-20
	DJN 100, 51
	SUB @0, @7
	SUB @-127, 100
	SUB @-127, 100
	SUB @121, 103
	SUB @127, 100
	SUB @-127, 100
	SUB @-127, 100
	SLT #0, -1
	DJN <0, -1
	SPL 0, <501
	MOV -7, <-20
	SPL 0, <501
	MOV -1, <-70
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP 12, @10
	MOV -1, <-70
	MOV -1, <-70
	MOV -7, <-20
