// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// Generated by Quartus II Version 10.0 (Build Build 218 06/27/2010)
// Created on Fri Oct 18 15:40:52 2019

lab03 lab03_inst
(
	.load(load_sig) ,	// input  load_sig
	.clk(clk_sig) ,	// input  clk_sig
	.x1(x1_sig) ,	// input  x1_sig
	.x2(x2_sig) ,	// input  x2_sig
	.x3(x3_sig) ,	// input  x3_sig
	.x4(x4_sig) ,	// input  x4_sig
	.x5(x5_sig) ,	// input  x5_sig
	.x7(x7_sig) ,	// input  x7_sig
	.x8(x8_sig) ,	// input  x8_sig
	.x6(x6_sig) ,	// input  x6_sig
	.y1(y1_sig) ,	// output  y1_sig
	.y2(y2_sig) ,	// output  y2_sig
	.y3(y3_sig) ,	// output  y3_sig
	.y4(y4_sig) ,	// output  y4_sig
	.y5(y5_sig) ,	// output  y5_sig
	.y6(y6_sig) ,	// output  y6_sig
	.y7(y7_sig) ,	// output  y7_sig
	.y8(y8_sig) 	// output  y8_sig
);

