=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.00263 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001396/0 sec (0.000557/0 sec, 0.000839/0 sec )
[LOG] Nr of iterations: 8 (2, 6 )
[LOG] Total clause computation time: 0.000302/0 sec (0.000125/0.000125 sec, 0.000177/0.000177 sec )
[LOG] Total clause minimization time: 0.000553/0 sec (0.000159/0.000159 sec, 0.000394/0.000394 sec )
[LOG] Total clause size reduction: 168 --> 16 (28 --> 2, 140 --> 14 )
[LOG] Average clause size reduction: 21 --> 2 (14 --> 1, 23.3333 --> 2.33333 )
[LOG] Overall execution time: 0.003407 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.001759 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000708/0 sec (0.000375/0 sec, 0.000333/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.00017/0 sec (8.9e-05/8.9e-05 sec, 8.1e-05/8.1e-05 sec )
[LOG] Total clause minimization time: 0.000179/0 sec (9.5e-05/9.5e-05 sec, 8.4e-05/8.4e-05 sec )
[LOG] Total clause size reduction: 66 --> 3 (44 --> 2, 22 --> 1 )
[LOG] Average clause size reduction: 13.2 --> 0.6 (14.6667 --> 0.666667, 11 --> 0.5 )
[LOG] Overall execution time: 0.002402 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.008638 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006972/0 sec (0.001395/0 sec, 0.001341/0 sec, 0.001882/0 sec, 0.002354/0 sec )
[LOG] Nr of iterations: 18 (4, 3, 5, 6 )
[LOG] Total clause computation time: 0.001673/0 sec (0.000373/0.000373 sec, 0.000335/0.000335 sec, 0.000445/0.000445 sec, 0.00052/0.00052 sec )
[LOG] Total clause minimization time: 0.002993/0 sec (0.000471/0.000471 sec, 0.000478/0.000478 sec, 0.000852/0.000852 sec, 0.001192/0.001192 sec )
[LOG] Total clause size reduction: 994 --> 35 (210 --> 3, 140 --> 4, 284 --> 11, 360 --> 17 )
[LOG] Average clause size reduction: 55.2222 --> 1.94444 (52.5 --> 0.75, 46.6667 --> 1.33333, 56.8 --> 2.2, 60 --> 2.83333 )
[LOG] Overall execution time: 0.009484 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 89
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.004617 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00318/0 sec (0.000778/0 sec, 0.000729/0 sec, 0.000897/0 sec, 0.000776/0 sec )
[LOG] Nr of iterations: 9 (2, 2, 3, 2 )
[LOG] Total clause computation time: 0.000784/0 sec (0.000186/0.000186 sec, 0.000182/0.000182 sec, 0.000216/0.000216 sec, 0.0002/0.0002 sec )
[LOG] Total clause minimization time: 0.000917/0 sec (0.000189/0.000189 sec, 0.000215/0.000215 sec, 0.000306/0.000306 sec, 0.000207/0.000207 sec )
[LOG] Total clause size reduction: 274 --> 9 (54 --> 1, 54 --> 2, 110 --> 5, 56 --> 1 )
[LOG] Average clause size reduction: 30.4444 --> 1 (27 --> 0.5, 27 --> 1, 36.6667 --> 1.66667, 28 --> 0.5 )
[LOG] Overall execution time: 0.005405 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 73
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.015225 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 111 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012852/0 sec (0.001732/0 sec, 0.001992/0 sec, 0.001632/0 sec, 0.001895/0 sec, 0.003644/0 sec, 0.001957/0 sec )
[LOG] Nr of iterations: 22 (2, 4, 2, 3, 9, 2 )
[LOG] Total clause computation time: 0.00324/0 sec (0.000409/0.000409 sec, 0.000485/0.000485 sec, 0.000463/0.000463 sec, 0.000526/0.000526 sec, 0.000784/0.000784 sec, 0.000573/0.000573 sec )
[LOG] Total clause minimization time: 0.005048/0 sec (0.000535/0.000535 sec, 0.000789/0.000789 sec, 0.00047/0.00047 sec, 0.000643/0.000643 sec, 0.002016/0.002016 sec, 0.000595/0.000595 sec )
[LOG] Total clause size reduction: 1825 --> 37 (112 --> 1, 336 --> 7, 113 --> 1, 228 --> 3, 920 --> 24, 116 --> 1 )
[LOG] Average clause size reduction: 82.9545 --> 1.68182 (56 --> 0.5, 84 --> 1.75, 56.5 --> 0.5, 76 --> 1, 102.222 --> 2.66667, 58 --> 0.5 )
[LOG] Overall execution time: 0.016268 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.012453 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 90 AND gates.
[LOG] Size after ABC: 47 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010483/0 sec (0.001443/0 sec, 0.001667/0 sec, 0.001267/0 sec, 0.002549/0 sec, 0.001852/0 sec, 0.001705/0 sec )
[LOG] Nr of iterations: 27 (5, 5, 2, 8, 4, 3 )
[LOG] Total clause computation time: 0.002676/0 sec (0.000375/0.000375 sec, 0.000407/0.000407 sec, 0.000347/0.000347 sec, 0.000566/0.000566 sec, 0.000495/0.000495 sec, 0.000486/0.000486 sec )
[LOG] Total clause minimization time: 0.004081/0 sec (0.000462/0.000462 sec, 0.000701/0.000701 sec, 0.000349/0.000349 sec, 0.001319/0.001319 sec, 0.000691/0.000691 sec, 0.000559/0.000559 sec )
[LOG] Total clause size reduction: 1838 --> 44 (344 --> 5, 344 --> 8, 87 --> 1, 616 --> 21, 267 --> 6, 180 --> 3 )
[LOG] Average clause size reduction: 68.0741 --> 1.62963 (68.8 --> 1, 68.8 --> 1.6, 43.5 --> 0.5, 77 --> 2.625, 66.75 --> 1.5, 60 --> 1 )
[LOG] Overall execution time: 0.013409 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 140 12 2 1 124
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.029235 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 157 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026341/0 sec (0.002433/0 sec, 0.003667/0 sec, 0.003424/0 sec, 0.00356/0 sec, 0.00244/0 sec, 0.004107/0 sec, 0.002567/0 sec, 0.004143/0 sec )
[LOG] Nr of iterations: 33 (2, 5, 4, 4, 2, 8, 2, 6 )
[LOG] Total clause computation time: 0.006387/0 sec (0.000578/0.000578 sec, 0.000851/0.000851 sec, 0.00084/0.00084 sec, 0.000926/0.000926 sec, 0.00063/0.00063 sec, 0.000971/0.000971 sec, 0.000676/0.000676 sec, 0.000915/0.000915 sec )
[LOG] Total clause minimization time: 0.01122/0 sec (0.00076/0.00076 sec, 0.00166/0.00166 sec, 0.001418/0.001418 sec, 0.001435/0.001435 sec, 0.000646/0.000646 sec, 0.002131/0.002131 sec, 0.000968/0.000968 sec, 0.002202/0.002202 sec )
[LOG] Total clause size reduction: 3925 --> 62 (154 --> 1, 616 --> 11, 465 --> 5, 468 --> 7, 157 --> 1, 1106 --> 20, 159 --> 1, 800 --> 16 )
[LOG] Average clause size reduction: 118.939 --> 1.87879 (77 --> 0.5, 123.2 --> 2.2, 116.25 --> 1.25, 117 --> 1.75, 78.5 --> 0.5, 138.25 --> 2.5, 79.5 --> 0.5, 133.333 --> 2.66667 )
[LOG] Overall execution time: 0.03056 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.018989 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 93 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016524/0 sec (0.001619/0 sec, 0.001777/0 sec, 0.002823/0 sec, 0.002078/0 sec, 0.002454/0 sec, 0.002512/0 sec, 0.001693/0 sec, 0.001568/0 sec )
[LOG] Nr of iterations: 26 (2, 2, 6, 3, 4, 4, 3, 2 )
[LOG] Total clause computation time: 0.004411/0 sec (0.000391/0.000391 sec, 0.000456/0.000456 sec, 0.000689/0.000689 sec, 0.000575/0.000575 sec, 0.000683/0.000683 sec, 0.000696/0.000696 sec, 0.000485/0.000485 sec, 0.000436/0.000436 sec )
[LOG] Total clause minimization time: 0.005574/0 sec (0.000396/0.000396 sec, 0.000531/0.000531 sec, 0.001254/0.001254 sec, 0.00064/0.00064 sec, 0.000871/0.000871 sec, 0.000907/0.000907 sec, 0.000527/0.000527 sec, 0.000448/0.000448 sec )
[LOG] Total clause size reduction: 2170 --> 30 (118 --> 1, 118 --> 2, 595 --> 12, 240 --> 2, 363 --> 5, 366 --> 5, 246 --> 2, 124 --> 1 )
[LOG] Average clause size reduction: 83.4615 --> 1.15385 (59 --> 0.5, 59 --> 1, 99.1667 --> 2, 80 --> 0.666667, 90.75 --> 1.25, 91.5 --> 1.25, 82 --> 0.666667, 62 --> 0.5 )
[LOG] Overall execution time: 0.020111 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.042631 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 196 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03896/0 sec (0.004487/0 sec, 0.004846/0 sec, 0.003166/0 sec, 0.004612/0 sec, 0.002977/0 sec, 0.003181/0 sec, 0.003811/0 sec, 0.004723/0 sec, 0.004034/0 sec, 0.003123/0 sec )
[LOG] Nr of iterations: 41 (5, 5, 3, 7, 2, 3, 5, 5, 4, 2 )
[LOG] Total clause computation time: 0.010131/0 sec (0.001112/0.001112 sec, 0.001162/0.001162 sec, 0.000791/0.000791 sec, 0.001079/0.001079 sec, 0.000793/0.000793 sec, 0.000857/0.000857 sec, 0.00108/0.00108 sec, 0.001213/0.001213 sec, 0.001122/0.001122 sec, 0.000922/0.000922 sec )
[LOG] Total clause minimization time: 0.016262/0 sec (0.001745/0.001745 sec, 0.002222/0.002222 sec, 0.001248/0.001248 sec, 0.00235/0.00235 sec, 0.001097/0.001097 sec, 0.00119/0.00119 sec, 0.001538/0.001538 sec, 0.00228/0.00228 sec, 0.001621/0.001621 sec, 0.000971/0.000971 sec )
[LOG] Total clause size reduction: 6174 --> 67 (784 --> 6, 784 --> 9, 394 --> 4, 1188 --> 17, 199 --> 1, 400 --> 4, 804 --> 8, 808 --> 10, 609 --> 7, 204 --> 1 )
[LOG] Average clause size reduction: 150.585 --> 1.63415 (156.8 --> 1.2, 156.8 --> 1.8, 131.333 --> 1.33333, 169.714 --> 2.42857, 99.5 --> 0.5, 133.333 --> 1.33333, 160.8 --> 1.6, 161.6 --> 2, 152.25 --> 1.75, 102 --> 0.5 )
[LOG] Overall execution time: 0.044263 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 282 20 2 1 258
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.029472 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 80 new AND gates.
[LOG] Size before ABC: 149 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026492/0 sec (0.002386/0 sec, 0.002624/0 sec, 0.002579/0 sec, 0.00326/0 sec, 0.002203/0 sec, 0.002939/0 sec, 0.002267/0 sec, 0.002635/0 sec, 0.002881/0 sec, 0.002718/0 sec )
[LOG] Nr of iterations: 43 (5, 6, 4, 7, 3, 5, 2, 4, 4, 3 )
[LOG] Total clause computation time: 0.00718/0 sec (0.000572/0.000572 sec, 0.000638/0.000638 sec, 0.000741/0.000741 sec, 0.000817/0.000817 sec, 0.000657/0.000657 sec, 0.000766/0.000766 sec, 0.000595/0.000595 sec, 0.000751/0.000751 sec, 0.000782/0.000782 sec, 0.000861/0.000861 sec )
[LOG] Total clause minimization time: 0.010182/0 sec (0.000868/0.000868 sec, 0.001136/0.001136 sec, 0.001002/0.001002 sec, 0.001514/0.001514 sec, 0.00067/0.00067 sec, 0.00122/0.00122 sec, 0.000781/0.000781 sec, 0.000948/0.000948 sec, 0.001136/0.001136 sec, 0.000907/0.000907 sec )
[LOG] Total clause size reduction: 5022 --> 63 (600 --> 8, 750 --> 10, 438 --> 6, 912 --> 14, 306 --> 2, 616 --> 9, 155 --> 1, 468 --> 5, 471 --> 6, 306 --> 2 )
[LOG] Average clause size reduction: 116.791 --> 1.46512 (120 --> 1.6, 125 --> 1.66667, 109.5 --> 1.5, 130.286 --> 2, 102 --> 0.666667, 123.2 --> 1.8, 77.5 --> 0.5, 117 --> 1.25, 117.75 --> 1.5, 102 --> 0.666667 )
[LOG] Overall execution time: 0.030692 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 235 20 2 1 209
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.063666 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 103 new AND gates.
[LOG] Size before ABC: 247 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.059124/0 sec (0.004475/0 sec, 0.006004/0 sec, 0.005461/0 sec, 0.004098/0 sec, 0.004878/0 sec, 0.004036/0 sec, 0.005651/0 sec, 0.004775/0 sec, 0.003758/0 sec, 0.006038/0 sec, 0.004347/0 sec, 0.005603/0 sec )
[LOG] Nr of iterations: 52 (4, 7, 6, 3, 5, 3, 6, 3, 2, 6, 2, 5 )
[LOG] Total clause computation time: 0.014899/0 sec (0.001137/0.001137 sec, 0.001368/0.001368 sec, 0.001358/0.001358 sec, 0.001019/0.001019 sec, 0.001238/0.001238 sec, 0.001135/0.001135 sec, 0.001424/0.001424 sec, 0.001129/0.001129 sec, 0.001062/0.001062 sec, 0.001409/0.001409 sec, 0.001135/0.001135 sec, 0.001485/0.001485 sec )
[LOG] Total clause minimization time: 0.02444/0 sec (0.001607/0.001607 sec, 0.002915/0.002915 sec, 0.002361/0.002361 sec, 0.001522/0.001522 sec, 0.002077/0.002077 sec, 0.001368/0.001368 sec, 0.002569/0.002569 sec, 0.002035/0.002035 sec, 0.001104/0.001104 sec, 0.002914/0.002914 sec, 0.00158/0.00158 sec, 0.002388/0.002388 sec )
[LOG] Total clause size reduction: 9682 --> 89 (714 --> 4, 1428 --> 14, 1195 --> 11, 480 --> 3, 964 --> 10, 484 --> 3, 1215 --> 13, 488 --> 5, 245 --> 1, 1230 --> 14, 247 --> 1, 992 --> 10 )
[LOG] Average clause size reduction: 186.192 --> 1.71154 (178.5 --> 1, 204 --> 2, 199.167 --> 1.83333, 160 --> 1, 192.8 --> 2, 161.333 --> 1, 202.5 --> 2.16667, 162.667 --> 1.66667, 122.5 --> 0.5, 205 --> 2.33333, 123.5 --> 0.5, 198.4 --> 2 )
[LOG] Overall execution time: 0.065551 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 344 24 2 1 316
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.044263 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 94 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0407/0 sec (0.002825/0 sec, 0.002738/0 sec, 0.003679/0 sec, 0.003247/0 sec, 0.002324/0 sec, 0.003772/0 sec, 0.002935/0 sec, 0.003836/0 sec, 0.00523/0 sec, 0.003717/0 sec, 0.003469/0 sec, 0.002928/0 sec )
[LOG] Nr of iterations: 55 (5, 4, 7, 5, 2, 6, 3, 6, 7, 3, 4, 3 )
[LOG] Total clause computation time: 0.010897/0 sec (0.000679/0.000679 sec, 0.000689/0.000689 sec, 0.000853/0.000853 sec, 0.000808/0.000808 sec, 0.000647/0.000647 sec, 0.000955/0.000955 sec, 0.000925/0.000925 sec, 0.001/0.001 sec, 0.00136/0.00136 sec, 0.001107/0.001107 sec, 0.001028/0.001028 sec, 0.000846/0.000846 sec )
[LOG] Total clause minimization time: 0.016469/0 sec (0.001017/0.001017 sec, 0.001078/0.001078 sec, 0.001771/0.001771 sec, 0.001375/0.001375 sec, 0.00066/0.00066 sec, 0.001704/0.001704 sec, 0.000938/0.000938 sec, 0.001675/0.001675 sec, 0.002657/0.002657 sec, 0.001444/0.001444 sec, 0.001251/0.001251 sec, 0.000899/0.000899 sec )
[LOG] Total clause size reduction: 7958 --> 91 (728 --> 7, 546 --> 6, 1098 --> 16, 736 --> 10, 185 --> 1, 930 --> 12, 374 --> 3, 940 --> 10, 1104 --> 17, 360 --> 3, 573 --> 4, 384 --> 2 )
[LOG] Average clause size reduction: 144.691 --> 1.65455 (145.6 --> 1.4, 136.5 --> 1.5, 156.857 --> 2.28571, 147.2 --> 2, 92.5 --> 0.5, 155 --> 2, 124.667 --> 1, 156.667 --> 1.66667, 157.714 --> 2.42857, 120 --> 1, 143.25 --> 1, 128 --> 0.666667 )
[LOG] Overall execution time: 0.045847 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 288 24 2 1 251
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.080034 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 122 new AND gates.
[LOG] Size before ABC: 261 AND gates.
[LOG] Size after ABC: 112 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.074564/0 sec (0.004828/0 sec, 0.004049/0 sec, 0.00495/0 sec, 0.004755/0 sec, 0.005067/0 sec, 0.00527/0 sec, 0.005398/0 sec, 0.004918/0 sec, 0.005225/0 sec, 0.007503/0 sec, 0.006005/0 sec, 0.004381/0 sec, 0.005617/0 sec, 0.006598/0 sec )
[LOG] Nr of iterations: 54 (3, 2, 4, 4, 4, 4, 4, 3, 4, 7, 5, 2, 3, 5 )
[LOG] Total clause computation time: 0.019374/0 sec (0.001199/0.001199 sec, 0.001106/0.001106 sec, 0.001306/0.001306 sec, 0.001169/0.001169 sec, 0.001191/0.001191 sec, 0.001322/0.001322 sec, 0.001376/0.001376 sec, 0.001281/0.001281 sec, 0.001422/0.001422 sec, 0.001808/0.001808 sec, 0.001655/0.001655 sec, 0.001243/0.001243 sec, 0.001512/0.001512 sec, 0.001784/0.001784 sec )
[LOG] Total clause minimization time: 0.02927/0 sec (0.001703/0.001703 sec, 0.001156/0.001156 sec, 0.001769/0.001769 sec, 0.001721/0.001721 sec, 0.00216/0.00216 sec, 0.002201/0.002201 sec, 0.002251/0.002251 sec, 0.001876/0.001876 sec, 0.00199/0.00199 sec, 0.003735/0.003735 sec, 0.002422/0.002422 sec, 0.001295/0.001295 sec, 0.002194/0.002194 sec, 0.002797/0.002797 sec )
[LOG] Total clause size reduction: 11442 --> 90 (560 --> 3, 280 --> 1, 843 --> 5, 846 --> 6, 849 --> 9, 852 --> 6, 855 --> 9, 572 --> 5, 861 --> 6, 1728 --> 15, 1156 --> 8, 290 --> 1, 582 --> 6, 1168 --> 10 )
[LOG] Average clause size reduction: 211.889 --> 1.66667 (186.667 --> 1, 140 --> 0.5, 210.75 --> 1.25, 211.5 --> 1.5, 212.25 --> 2.25, 213 --> 1.5, 213.75 --> 2.25, 190.667 --> 1.66667, 215.25 --> 1.5, 246.857 --> 2.14286, 231.2 --> 1.6, 145 --> 0.5, 194 --> 2, 233.6 --> 2 )
[LOG] Overall execution time: 0.082235 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 407 28 2 1 373
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.048929 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 173 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044528/1 sec (0.003593/0 sec, 0.004266/0 sec, 0.00266/0 sec, 0.003062/1 sec, 0.00332/0 sec, 0.002609/0 sec, 0.002983/0 sec, 0.00266/0 sec, 0.003386/0 sec, 0.003276/0 sec, 0.002742/0 sec, 0.003531/0 sec, 0.003192/0 sec, 0.003248/0 sec )
[LOG] Nr of iterations: 47 (3, 5, 3, 4, 5, 2, 3, 2, 4, 4, 2, 4, 3, 3 )
[LOG] Total clause computation time: 0.011779/1 sec (0.000898/0.000898 sec, 0.00106/0.00106 sec, 0.000742/0.000742 sec, 0.000828/0.000828 sec, 0.000891/0.000891 sec, 0.000706/0.000706 sec, 0.000769/0.000769 sec, 0.00074/0.00074 sec, 0.000883/0.000883 sec, 0.000868/0.000868 sec, 0.000758/0.000758 sec, 0.000907/0.000907 sec, 0.000856/0.000856 sec, 0.000873/0.000873 sec )
[LOG] Total clause minimization time: 0.014728/0 sec (0.000992/0.000992 sec, 0.001638/0.001638 sec, 0.000779/0.000779 sec, 0.001067/0.001067 sec, 0.001226/0.001226 sec, 0.000745/0.000745 sec, 0.001036/0.001036 sec, 0.000747/0.000747 sec, 0.001273/0.001273 sec, 0.001167/0.001167 sec, 0.000783/0.000783 sec, 0.001352/0.001352 sec, 0.000949/0.000949 sec, 0.000974/0.000974 sec )
[LOG] Total clause size reduction: 7232 --> 50 (428 --> 2, 856 --> 7, 430 --> 2, 648 --> 5, 868 --> 6, 218 --> 1, 438 --> 4, 220 --> 1, 663 --> 6, 666 --> 5, 223 --> 1, 672 --> 6, 450 --> 2, 452 --> 2 )
[LOG] Average clause size reduction: 153.872 --> 1.06383 (142.667 --> 0.666667, 171.2 --> 1.4, 143.333 --> 0.666667, 162 --> 1.25, 173.6 --> 1.2, 109 --> 0.5, 146 --> 1.33333, 110 --> 0.5, 165.75 --> 1.5, 166.5 --> 1.25, 111.5 --> 0.5, 168 --> 1.5, 150 --> 0.666667, 150.667 --> 0.666667 )
[LOG] Overall execution time: 0.050879 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.127248 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 173 new AND gates.
[LOG] Size before ABC: 381 AND gates.
[LOG] Size after ABC: 165 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.120541/0 sec (0.006706/0 sec, 0.006346/0 sec, 0.00579/0 sec, 0.006172/0 sec, 0.006436/0 sec, 0.006872/0 sec, 0.0113/0 sec, 0.006131/0 sec, 0.00872/0 sec, 0.005969/0 sec, 0.006558/0 sec, 0.005347/0 sec, 0.011269/0 sec, 0.007829/0 sec, 0.007839/0 sec, 0.011257/0 sec )
[LOG] Nr of iterations: 85 (4, 4, 5, 5, 4, 6, 11, 2, 6, 3, 4, 2, 11, 4, 5, 9 )
[LOG] Total clause computation time: 0.031037/0 sec (0.001728/0.001728 sec, 0.001713/0.001713 sec, 0.001418/0.001418 sec, 0.001447/0.001447 sec, 0.001867/0.001867 sec, 0.001702/0.001702 sec, 0.002322/0.002322 sec, 0.001957/0.001957 sec, 0.002521/0.002521 sec, 0.001623/0.001623 sec, 0.001719/0.001719 sec, 0.001547/0.001547 sec, 0.002657/0.002657 sec, 0.001886/0.001886 sec, 0.0022/0.0022 sec, 0.00273/0.00273 sec )
[LOG] Total clause minimization time: 0.052829/0 sec (0.002505/0.002505 sec, 0.002188/0.002188 sec, 0.002436/0.002436 sec, 0.002666/0.002666 sec, 0.002556/0.002556 sec, 0.003047/0.003047 sec, 0.006565/0.006565 sec, 0.002048/0.002048 sec, 0.003924/0.003924 sec, 0.002143/0.002143 sec, 0.002578/0.002578 sec, 0.0016/0.0016 sec, 0.005995/0.005995 sec, 0.003555/0.003555 sec, 0.003174/0.003174 sec, 0.005849/0.005849 sec )
[LOG] Total clause size reduction: 22663 --> 167 (966 --> 4, 966 --> 5, 1292 --> 9, 1296 --> 10, 960 --> 6, 1630 --> 12, 3270 --> 33, 323 --> 1, 1615 --> 11, 660 --> 4, 993 --> 7, 332 --> 1, 3330 --> 26, 1002 --> 7, 1340 --> 8, 2688 --> 23 )
[LOG] Average clause size reduction: 266.624 --> 1.96471 (241.5 --> 1, 241.5 --> 1.25, 258.4 --> 1.8, 259.2 --> 2, 240 --> 1.5, 271.667 --> 2, 297.273 --> 3, 161.5 --> 0.5, 269.167 --> 1.83333, 220 --> 1.33333, 248.25 --> 1.75, 166 --> 0.5, 302.727 --> 2.36364, 250.5 --> 1.75, 268 --> 1.6, 298.667 --> 2.55556 )
[LOG] Overall execution time: 0.12961 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 504 32 2 1 462
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.072835 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 134 new AND gates.
[LOG] Size before ABC: 232 AND gates.
[LOG] Size after ABC: 123 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067498/0 sec (0.00456/0 sec, 0.005072/0 sec, 0.00312/0 sec, 0.002997/0 sec, 0.003838/0 sec, 0.005213/0 sec, 0.003204/0 sec, 0.003934/0 sec, 0.003601/0 sec, 0.004301/0 sec, 0.003664/0 sec, 0.005357/0 sec, 0.005583/0 sec, 0.003596/0 sec, 0.005476/0 sec, 0.003982/0 sec )
[LOG] Nr of iterations: 62 (4, 5, 2, 2, 4, 7, 2, 4, 3, 4, 2, 6, 6, 2, 6, 3 )
[LOG] Total clause computation time: 0.017216/0 sec (0.001151/0.001151 sec, 0.001258/0.001258 sec, 0.000922/0.000922 sec, 0.000793/0.000793 sec, 0.000921/0.000921 sec, 0.001351/0.001351 sec, 0.000852/0.000852 sec, 0.001017/0.001017 sec, 0.000983/0.000983 sec, 0.001065/0.001065 sec, 0.00092/0.00092 sec, 0.001274/0.001274 sec, 0.001302/0.001302 sec, 0.000948/0.000948 sec, 0.001365/0.001365 sec, 0.001094/0.001094 sec )
[LOG] Total clause minimization time: 0.02436/0 sec (0.001426/0.001426 sec, 0.001968/0.001968 sec, 0.000823/0.000823 sec, 0.000818/0.000818 sec, 0.001446/0.001446 sec, 0.002274/0.002274 sec, 0.000885/0.000885 sec, 0.001369/0.001369 sec, 0.001068/0.001068 sec, 0.001641/0.001641 sec, 0.001187/0.001187 sec, 0.002391/0.002391 sec, 0.002554/0.002554 sec, 0.001001/0.001001 sec, 0.002323/0.002323 sec, 0.001186/0.001186 sec )
[LOG] Total clause size reduction: 11597 --> 92 (738 --> 4, 984 --> 9, 242 --> 1, 248 --> 1, 747 --> 7, 1470 --> 12, 251 --> 1, 756 --> 5, 506 --> 2, 762 --> 7, 255 --> 1, 1280 --> 14, 1285 --> 14, 258 --> 1, 1295 --> 11, 520 --> 2 )
[LOG] Average clause size reduction: 187.048 --> 1.48387 (184.5 --> 1, 196.8 --> 1.8, 121 --> 0.5, 124 --> 0.5, 186.75 --> 1.75, 210 --> 1.71429, 125.5 --> 0.5, 189 --> 1.25, 168.667 --> 0.666667, 190.5 --> 1.75, 127.5 --> 0.5, 213.333 --> 2.33333, 214.167 --> 2.33333, 129 --> 0.5, 215.833 --> 1.83333, 173.333 --> 0.666667 )
[LOG] Overall execution time: 0.075101 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 386 32 2 1 347
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.122086 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 150 new AND gates.
[LOG] Size before ABC: 333 AND gates.
[LOG] Size after ABC: 138 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.114391/0 sec (0.007514/0 sec, 0.004734/0 sec, 0.005939/0 sec, 0.004784/0 sec, 0.004861/0 sec, 0.005834/0 sec, 0.006829/0 sec, 0.004987/0 sec, 0.005702/0 sec, 0.006448/0 sec, 0.006009/0 sec, 0.009977/0 sec, 0.005395/0 sec, 0.006184/0 sec, 0.007961/0 sec, 0.007345/0 sec, 0.008241/0 sec, 0.005647/0 sec )
[LOG] Nr of iterations: 62 (3, 2, 4, 2, 2, 3, 5, 2, 3, 4, 3, 8, 2, 3, 5, 4, 5, 2 )
[LOG] Total clause computation time: 0.030377/0 sec (0.001801/0.001801 sec, 0.00125/0.00125 sec, 0.001517/0.001517 sec, 0.001305/0.001305 sec, 0.001326/0.001326 sec, 0.00156/0.00156 sec, 0.001791/0.001791 sec, 0.001356/0.001356 sec, 0.001503/0.001503 sec, 0.001753/0.001753 sec, 0.00168/0.00168 sec, 0.002363/0.002363 sec, 0.001492/0.001492 sec, 0.001603/0.001603 sec, 0.002208/0.002208 sec, 0.00208/0.00208 sec, 0.00222/0.00222 sec, 0.001569/0.001569 sec )
[LOG] Total clause minimization time: 0.041582/0 sec (0.002776/0.002776 sec, 0.00133/0.00133 sec, 0.002261/0.002261 sec, 0.001374/0.001374 sec, 0.001401/0.001401 sec, 0.002073/0.002073 sec, 0.002738/0.002738 sec, 0.001414/0.001414 sec, 0.001919/0.001919 sec, 0.002364/0.002364 sec, 0.002002/0.002002 sec, 0.005019/0.005019 sec, 0.001557/0.001557 sec, 0.00216/0.00216 sec, 0.00327/0.00327 sec, 0.002801/0.002801 sec, 0.003481/0.003481 sec, 0.001642/0.001642 sec )
[LOG] Total clause size reduction: 16389 --> 86 (728 --> 4, 364 --> 1, 1095 --> 6, 366 --> 1, 367 --> 1, 736 --> 5, 1476 --> 8, 370 --> 1, 742 --> 3, 1116 --> 5, 746 --> 3, 2618 --> 19, 375 --> 1, 752 --> 3, 1508 --> 9, 1134 --> 6, 1516 --> 9, 380 --> 1 )
[LOG] Average clause size reduction: 264.339 --> 1.3871 (242.667 --> 1.33333, 182 --> 0.5, 273.75 --> 1.5, 183 --> 0.5, 183.5 --> 0.5, 245.333 --> 1.66667, 295.2 --> 1.6, 185 --> 0.5, 247.333 --> 1, 279 --> 1.25, 248.667 --> 1, 327.25 --> 2.375, 187.5 --> 0.5, 250.667 --> 1, 301.6 --> 1.8, 283.5 --> 1.5, 303.2 --> 1.8, 190 --> 0.5 )
[LOG] Overall execution time: 0.125268 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 521 36 2 1 477
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.091394 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 148 new AND gates.
[LOG] Size before ABC: 251 AND gates.
[LOG] Size after ABC: 145 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085111/0 sec (0.005193/0 sec, 0.007846/0 sec, 0.003621/0 sec, 0.004137/0 sec, 0.00527/0 sec, 0.004174/0 sec, 0.004624/0 sec, 0.004029/0 sec, 0.00533/0 sec, 0.004042/0 sec, 0.004509/0 sec, 0.004139/0 sec, 0.00503/0 sec, 0.003958/0 sec, 0.003955/0 sec, 0.004913/0 sec, 0.005945/0 sec, 0.004396/0 sec )
[LOG] Nr of iterations: 68 (4, 8, 2, 4, 6, 3, 4, 3, 5, 2, 3, 3, 4, 2, 2, 4, 6, 3 )
[LOG] Total clause computation time: 0.021662/0 sec (0.001303/0.001303 sec, 0.001756/0.001756 sec, 0.001078/0.001078 sec, 0.001084/0.001084 sec, 0.001266/0.001266 sec, 0.001043/0.001043 sec, 0.001161/0.001161 sec, 0.001102/0.001102 sec, 0.001296/0.001296 sec, 0.001016/0.001016 sec, 0.001119/0.001119 sec, 0.001118/0.001118 sec, 0.001265/0.001265 sec, 0.001067/0.001067 sec, 0.001048/0.001048 sec, 0.001247/0.001247 sec, 0.001499/0.001499 sec, 0.001194/0.001194 sec )
[LOG] Total clause minimization time: 0.030498/0 sec (0.001669/0.001669 sec, 0.003836/0.003836 sec, 0.000966/0.000966 sec, 0.001397/0.001397 sec, 0.002256/0.002256 sec, 0.001452/0.001452 sec, 0.001726/0.001726 sec, 0.0012/0.0012 sec, 0.00222/0.00222 sec, 0.001292/0.001292 sec, 0.001607/0.001607 sec, 0.001224/0.001224 sec, 0.00191/0.00191 sec, 0.001098/0.001098 sec, 0.001108/0.001108 sec, 0.001781/0.001781 sec, 0.002466/0.002466 sec, 0.00129/0.00129 sec )
[LOG] Total clause size reduction: 14238 --> 92 (834 --> 4, 1946 --> 17, 279 --> 1, 840 --> 4, 1405 --> 11, 564 --> 3, 849 --> 5, 568 --> 2, 1140 --> 10, 286 --> 1, 574 --> 5, 576 --> 2, 867 --> 7, 290 --> 1, 291 --> 1, 876 --> 6, 1465 --> 10, 588 --> 2 )
[LOG] Average clause size reduction: 209.382 --> 1.35294 (208.5 --> 1, 243.25 --> 2.125, 139.5 --> 0.5, 210 --> 1, 234.167 --> 1.83333, 188 --> 1, 212.25 --> 1.25, 189.333 --> 0.666667, 228 --> 2, 143 --> 0.5, 191.333 --> 1.66667, 192 --> 0.666667, 216.75 --> 1.75, 145 --> 0.5, 145.5 --> 0.5, 219 --> 1.5, 244.167 --> 1.66667, 196 --> 0.666667 )
[LOG] Overall execution time: 0.093959 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 442 36 2 1 389
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.167831 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 199 new AND gates.
[LOG] Size before ABC: 398 AND gates.
[LOG] Size after ABC: 187 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.158654/1 sec (0.00646/0 sec, 0.006111/0 sec, 0.006612/0 sec, 0.006766/0 sec, 0.005373/0 sec, 0.007303/1 sec, 0.007708/0 sec, 0.011346/0 sec, 0.0135/0 sec, 0.008962/0 sec, 0.008508/0 sec, 0.006479/0 sec, 0.006451/0 sec, 0.006555/0 sec, 0.008039/0 sec, 0.007934/0 sec, 0.009992/0 sec, 0.00814/0 sec, 0.007614/0 sec, 0.008801/0 sec )
[LOG] Nr of iterations: 77 (2, 2, 4, 4, 2, 5, 5, 9, 11, 4, 3, 2, 2, 2, 3, 3, 5, 3, 2, 4 )
[LOG] Total clause computation time: 0.041116/0 sec (0.001579/0.001579 sec, 0.001638/0.001638 sec, 0.001671/0.001671 sec, 0.001694/0.001694 sec, 0.001483/0.001483 sec, 0.001935/0.001935 sec, 0.001962/0.001962 sec, 0.002545/0.002545 sec, 0.002976/0.002976 sec, 0.002225/0.002225 sec, 0.002017/0.002017 sec, 0.001873/0.001873 sec, 0.00186/0.00186 sec, 0.001893/0.001893 sec, 0.002288/0.002288 sec, 0.002392/0.002392 sec, 0.002701/0.002701 sec, 0.002126/0.002126 sec, 0.002002/0.002002 sec, 0.002256/0.002256 sec )
[LOG] Total clause minimization time: 0.063777/1 sec (0.002061/0.002061 sec, 0.001874/0.001874 sec, 0.002476/0.002476 sec, 0.002641/0.002641 sec, 0.00155/0.00155 sec, 0.002857/0.002857 sec, 0.003186/0.003186 sec, 0.005977/0.005977 sec, 0.007528/0.007528 sec, 0.004039/0.004039 sec, 0.003779/0.003779 sec, 0.001953/0.001953 sec, 0.001938/0.001938 sec, 0.001999/0.001999 sec, 0.003015/0.003015 sec, 0.002778/0.002778 sec, 0.004404/0.004404 sec, 0.003226/0.003226 sec, 0.002833/0.002833 sec, 0.003663/0.003663 sec )
[LOG] Total clause size reduction: 23600 --> 129 (406 --> 1, 406 --> 2, 1221 --> 6, 1224 --> 7, 409 --> 1, 1640 --> 7, 1644 --> 9, 3296 --> 23, 4130 --> 26, 1242 --> 8, 830 --> 6, 416 --> 1, 417 --> 1, 418 --> 1, 838 --> 5, 840 --> 3, 1684 --> 10, 844 --> 5, 423 --> 1, 1272 --> 6 )
[LOG] Average clause size reduction: 306.494 --> 1.67532 (203 --> 0.5, 203 --> 1, 305.25 --> 1.5, 306 --> 1.75, 204.5 --> 0.5, 328 --> 1.4, 328.8 --> 1.8, 366.222 --> 2.55556, 375.455 --> 2.36364, 310.5 --> 2, 276.667 --> 2, 208 --> 0.5, 208.5 --> 0.5, 209 --> 0.5, 279.333 --> 1.66667, 280 --> 1, 336.8 --> 2, 281.333 --> 1.66667, 211.5 --> 0.5, 318 --> 1.5 )
[LOG] Overall execution time: 0.171335 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 614 40 2 1 564
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.120725 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 176 new AND gates.
[LOG] Size before ABC: 317 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.113427/0 sec (0.004878/0 sec, 0.006429/0 sec, 0.005266/0 sec, 0.005443/0 sec, 0.004401/0 sec, 0.003876/0 sec, 0.007292/0 sec, 0.008365/0 sec, 0.006061/0 sec, 0.005221/0 sec, 0.006444/0 sec, 0.004618/0 sec, 0.006214/0 sec, 0.004645/0 sec, 0.004656/0 sec, 0.006798/0 sec, 0.00608/0 sec, 0.005617/0 sec, 0.005741/0 sec, 0.005382/0 sec )
[LOG] Nr of iterations: 81 (2, 5, 5, 5, 3, 2, 7, 9, 4, 4, 5, 2, 5, 2, 2, 6, 3, 4, 3, 3 )
[LOG] Total clause computation time: 0.028823/0 sec (0.001249/0.001249 sec, 0.001568/0.001568 sec, 0.001248/0.001248 sec, 0.00127/0.00127 sec, 0.001119/0.001119 sec, 0.001029/0.001029 sec, 0.001561/0.001561 sec, 0.00181/0.00181 sec, 0.001686/0.001686 sec, 0.001449/0.001449 sec, 0.001552/0.001552 sec, 0.001255/0.001255 sec, 0.001576/0.001576 sec, 0.001269/0.001269 sec, 0.001265/0.001265 sec, 0.001749/0.001749 sec, 0.001766/0.001766 sec, 0.001542/0.001542 sec, 0.001405/0.001405 sec, 0.001455/0.001455 sec )
[LOG] Total clause minimization time: 0.042552/0 sec (0.001301/0.001301 sec, 0.002512/0.002512 sec, 0.002102/0.002102 sec, 0.002334/0.002334 sec, 0.001474/0.001474 sec, 0.001053/0.001053 sec, 0.003722/0.003722 sec, 0.00432/0.00432 sec, 0.002307/0.002307 sec, 0.001695/0.001695 sec, 0.002725/0.002725 sec, 0.001305/0.001305 sec, 0.002443/0.002443 sec, 0.001309/0.001309 sec, 0.001287/0.001287 sec, 0.002796/0.002796 sec, 0.002157/0.002157 sec, 0.001864/0.001864 sec, 0.00213/0.00213 sec, 0.001716/0.001716 sec )
[LOG] Total clause size reduction: 19363 --> 132 (310 --> 1, 1240 --> 8, 1244 --> 9, 1248 --> 9, 626 --> 4, 314 --> 1, 1890 --> 20, 2528 --> 21, 936 --> 6, 954 --> 4, 1276 --> 11, 320 --> 1, 1284 --> 8, 322 --> 1, 323 --> 1, 1620 --> 10, 640 --> 4, 978 --> 4, 654 --> 6, 656 --> 3 )
[LOG] Average clause size reduction: 239.049 --> 1.62963 (155 --> 0.5, 248 --> 1.6, 248.8 --> 1.8, 249.6 --> 1.8, 208.667 --> 1.33333, 157 --> 0.5, 270 --> 2.85714, 280.889 --> 2.33333, 234 --> 1.5, 238.5 --> 1, 255.2 --> 2.2, 160 --> 0.5, 256.8 --> 1.6, 161 --> 0.5, 161.5 --> 0.5, 270 --> 1.66667, 213.333 --> 1.33333, 244.5 --> 1, 218 --> 2, 218.667 --> 1 )
[LOG] Overall execution time: 0.123078 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 489 40 2 1 445
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001336 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000279/0 sec (0.000279/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002011 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001171 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000173/0 sec (0.000173/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7e-06/0 sec (7e-06/7e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001791 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001622 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000489/0 sec (0.000489/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002361 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001189 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000197/0 sec (0.000197/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6e-06/0 sec (6e-06/6e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001835 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001817 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000521/0 sec (0.000521/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002634 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001283 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000236/0 sec (0.000236/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-05/0 sec (1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001953 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002004 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000699/0 sec (0.000699/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002875 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001395 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000292/0 sec (0.000292/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00209 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002182 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000755/0 sec (0.000755/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003158 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001378 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000293/0 sec (0.000293/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002047 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.002707 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001079/0 sec (0.001079/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000285/0 sec (0.000285/0.000285 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003768 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001464 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000348/0 sec (0.000348/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002209 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002407 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000808/0 sec (0.000808/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003448 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001674 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000446/0 sec (0.000446/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002486 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.003068 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001238/0 sec (0.001238/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00419 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001745 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000507/0 sec (0.000507/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002613 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003405 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001373/0 sec (0.001373/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004662 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.69 sec (Real time) / 1.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001716 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000482/0 sec (0.000482/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002574 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.00319 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001318/0 sec (0.001318/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00469 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.23 sec (Real time) / 5.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001795 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000524/0 sec (0.000524/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002662 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.89 sec (Real time) / 3.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004126 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001818/0 sec (0.001818/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.2e-05/0 sec (4.2e-05/4.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006137 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 697.26 sec (Real time) / 686.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.0021 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000709/0 sec (0.000709/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003103 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 443.18 sec (Real time) / 434.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.004673 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002161/0 sec (0.002161/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.3e-05/0 sec (4.3e-05/4.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.007121 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.22 sec (Real time) / 9927.16 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002478 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000948/0 sec (0.000948/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003669 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.30 sec (Real time) / 9922.11 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.00654 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00354/0 sec (0.00354/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000922/0 sec (0.000922/0.000922 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009613 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.33 sec (Real time) / 9925.14 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002926 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001175/0 sec (0.001175/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004463 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.38 sec (Real time) / 9927.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.006786 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003264/0 sec (0.003264/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.1e-05/0 sec (6.1e-05/6.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.010713 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.25 sec (Real time) / 9927.50 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003437 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001428/0 sec (0.001428/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005214 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9869.92 sec (Real time) / 9789.87 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 134)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001115 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000207/0 sec (0.000207/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001735 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001027 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00015/0 sec (0.00015/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-05/0 sec (1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001567 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001217 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000299/0 sec (0.000299/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.9e-05/0 sec (7.9e-05/7.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001785 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.000938 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000125/0 sec (0.000125/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9e-06/0 sec (9e-06/9e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001452 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.003715 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002463/0 sec (0.001379/0 sec, 0.000632/0 sec, 0.000452/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.00063/0 sec (0.000408/0.000408 sec, 0.000206/0.000206 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0.000457/0 sec (0.000457/0.000457 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00447 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.002917 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001812/0 sec (0.000921/0 sec, 0.000453/0 sec, 0.000438/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000562/0 sec (0.000279/0.000279 sec, 0.000146/0.000146 sec, 0.000137/0.000137 sec )
[LOG] Total clause minimization time: 0.000305/0 sec (0.000305/0.000305 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003593 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.00336 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002139/0 sec (0.001051/0 sec, 0.00054/0 sec, 0.000548/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.00062/0 sec (0.000284/0.000284 sec, 0.000174/0.000174 sec, 0.000162/0.000162 sec )
[LOG] Total clause minimization time: 0.000314/0 sec (0.000314/0.000314 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004086 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.002177 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001139/0 sec (0.000596/0 sec, 0.000308/0 sec, 0.000235/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000271/0 sec (0.000162/0.000162 sec, 9.6e-05/9.6e-05 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0.000182/0 sec (0.000182/0.000182 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002791 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.032293 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02891/0 sec (0.016501/0 sec, 0.002535/0 sec, 0.002377/0 sec, 0.00222/0 sec, 0.001994/0 sec, 0.001956/0 sec, 0.001327/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.006998/0 sec (0.00242/0.00242 sec, 0.001179/0.001179 sec, 0.001088/0.001088 sec, 0.000921/0.000921 sec, 0.000702/0.000702 sec, 0.000657/0.000657 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 0.01226/0 sec (0.01226/0.01226 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03356 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.022605 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.020172/0 sec (0.011202/0 sec, 0.001842/0 sec, 0.001677/0 sec, 0.001515/0 sec, 0.001373/0 sec, 0.001302/0 sec, 0.001261/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.005151/0 sec (0.001656/0.001656 sec, 0.000881/0.000881 sec, 0.000778/0.000778 sec, 0.000619/0.000619 sec, 0.000474/0.000474 sec, 0.000381/0.000381 sec, 0.000362/0.000362 sec )
[LOG] Total clause minimization time: 0.008342/0 sec (0.008342/0.008342 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.023637 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.02259 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019801/0 sec (0.010181/0 sec, 0.001915/0 sec, 0.001739/0 sec, 0.001599/0 sec, 0.001514/0 sec, 0.001432/0 sec, 0.001421/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.004919/0 sec (0.00149/0.00149 sec, 0.000836/0.000836 sec, 0.000725/0.000725 sec, 0.000587/0.000587 sec, 0.000481/0.000481 sec, 0.000405/0.000405 sec, 0.000395/0.000395 sec )
[LOG] Total clause minimization time: 0.007321/0 sec (0.007321/0.007321 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.023633 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.014835 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012755/0 sec (0.006527/0 sec, 0.001346/0 sec, 0.001161/0 sec, 0.00107/0 sec, 0.000987/0 sec, 0.000955/0 sec, 0.000709/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.00301/0 sec (0.000954/0.000954 sec, 0.000606/0.000606 sec, 0.000482/0.000482 sec, 0.00037/0.00037 sec, 0.0003/0.0003 sec, 0.000271/0.000271 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 0.004748/0 sec (0.004748/0.004748 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015651 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.745869 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.723991/1 sec (0.564139/1 sec, 0.029849/0 sec, 0.02353/0 sec, 0.017197/0 sec, 0.014937/0 sec, 0.013905/0 sec, 0.0135/0 sec, 0.012537/0 sec, 0.012196/0 sec, 0.012155/0 sec, 0.010046/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.099784/0 sec (0.04169/0.04169 sec, 0.018591/0.018591 sec, 0.012935/0.012935 sec, 0.006994/0.006994 sec, 0.004829/0.004829 sec, 0.003897/0.003897 sec, 0.003534/0.003534 sec, 0.002712/0.002712 sec, 0.002266/0.002266 sec, 0.002203/0.002203 sec, 0.000133/0.000133 sec )
[LOG] Total clause minimization time: 0.499548/1 sec (0.499548/0.499548 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.747819 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.54904 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.529625/1 sec (0.384356/0 sec, 0.029219/0 sec, 0.021066/0 sec, 0.01533/0 sec, 0.013185/1 sec, 0.012195/0 sec, 0.011727/0 sec, 0.011006/0 sec, 0.010654/0 sec, 0.010512/0 sec, 0.010375/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.083091/0 sec (0.029081/0.029081 sec, 0.018897/0.018897 sec, 0.01156/0.01156 sec, 0.00615/0.00615 sec, 0.004131/0.004131 sec, 0.003257/0.003257 sec, 0.002875/0.002875 sec, 0.002224/0.002224 sec, 0.001783/0.001783 sec, 0.001608/0.001608 sec, 0.001525/0.001525 sec )
[LOG] Total clause minimization time: 0.33892/0 sec (0.33892/0.33892 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.55053 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.515549 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.494604/0 sec (0.347462/0 sec, 0.029454/0 sec, 0.02168/0 sec, 0.015588/0 sec, 0.01348/0 sec, 0.012281/0 sec, 0.011894/0 sec, 0.011339/0 sec, 0.010974/0 sec, 0.010032/0 sec, 0.01042/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.080566/0 sec (0.026167/0.026167 sec, 0.018848/0.018848 sec, 0.011895/0.011895 sec, 0.006269/0.006269 sec, 0.004107/0.004107 sec, 0.003162/0.003162 sec, 0.002788/0.002788 sec, 0.002174/0.002174 sec, 0.001834/0.001834 sec, 0.001657/0.001657 sec, 0.001665/0.001665 sec )
[LOG] Total clause minimization time: 0.304639/0 sec (0.304639/0.304639 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.516964 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.386062 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.367246/0 sec (0.231684/0 sec, 0.027269/0 sec, 0.02014/0 sec, 0.014534/0 sec, 0.012297/0 sec, 0.011392/0 sec, 0.010956/0 sec, 0.010143/0 sec, 0.010147/0 sec, 0.009922/0 sec, 0.008762/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.065903/0 sec (0.018443/0.018443 sec, 0.017286/0.017286 sec, 0.011022/0.011022 sec, 0.005686/0.005686 sec, 0.003609/0.003609 sec, 0.0028/0.0028 sec, 0.002408/0.002408 sec, 0.001688/0.001688 sec, 0.001469/0.001469 sec, 0.001375/0.001375 sec, 0.000117/0.000117 sec )
[LOG] Total clause minimization time: 0.200713/0 sec (0.200713/0.200713 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.387138 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 127.015 sec CPU time.
[LOG] Relation determinization time: 127 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 126.297/127 sec (17.6422/18 sec, 100.44/100 sec, 2.68241/3 sec, 0.963655/1 sec, 0.612577/1 sec, 0.557428/0 sec, 0.5692/1 sec, 0.403931/0 sec, 0.380755/1 sec, 0.362382/0 sec, 0.354205/1 sec, 0.328674/0 sec, 0.335486/0 sec, 0.340401/1 sec, 0.323266/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 105.452/104 sec (1.05826/1.05826 sec, 100.153/100.153 sec, 2.36439/2.36439 sec, 0.643181/0.643181 sec, 0.298813/0.298813 sec, 0.248521/0.248521 sec, 0.265284/0.265284 sec, 0.122659/0.122659 sec, 0.082589/0.082589 sec, 0.065339/0.065339 sec, 0.056182/0.056182 sec, 0.031555/0.031555 sec, 0.028406/0.028406 sec, 0.02703/0.02703 sec, 0.00602/0.00602 sec )
[LOG] Total clause minimization time: 15.8817/18 sec (15.8817/15.8817 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 127.018 sec CPU time.
[LOG] Overall execution time: 127 sec real time.
Synthesis time: 127.34 sec (Real time) / 126.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 68.7134 sec CPU time.
[LOG] Relation determinization time: 69 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 67.8163/68 sec (11.9845/12 sec, 41.6343/41 sec, 7.3989/8 sec, 1.31914/1 sec, 0.677423/1 sec, 0.681741/1 sec, 0.655784/0 sec, 0.510088/1 sec, 0.440243/0 sec, 0.445507/1 sec, 0.445004/0 sec, 0.385019/1 sec, 0.411484/0 sec, 0.412351/1 sec, 0.414764/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 51.4073/53 sec (0.768868/0.768868 sec, 41.3478/41.3478 sec, 7.00365/7.00365 sec, 0.933463/0.933463 sec, 0.309954/0.309954 sec, 0.285434/0.285434 sec, 0.267364/0.267364 sec, 0.140815/0.140815 sec, 0.095724/0.095724 sec, 0.073788/0.073788 sec, 0.061913/0.061913 sec, 0.032306/0.032306 sec, 0.029743/0.029743 sec, 0.029095/0.029095 sec, 0.027359/0.027359 sec )
[LOG] Total clause minimization time: 10.6309/8 sec (10.6309/10.6309 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253376 --> 114688 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.72 --> 13.9744 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 68.7155 sec CPU time.
[LOG] Overall execution time: 69 sec real time.
Synthesis time: 69.01 sec (Real time) / 68.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 86.8776 sec CPU time.
[LOG] Relation determinization time: 87 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 85.9308/85 sec (11.6576/11 sec, 63.2509/64 sec, 3.90415/4 sec, 1.50938/1 sec, 0.757274/1 sec, 0.683415/1 sec, 0.662453/0 sec, 0.502012/0 sec, 0.44894/1 sec, 0.445376/0 sec, 0.438193/1 sec, 0.413315/0 sec, 0.429105/1 sec, 0.425521/0 sec, 0.403138/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 69.7804/71 sec (0.770373/0.770373 sec, 62.9122/62.9122 sec, 3.51651/3.51651 sec, 1.11206/1.11206 sec, 0.383564/0.383564 sec, 0.307535/0.307535 sec, 0.271762/0.271762 sec, 0.152359/0.152359 sec, 0.097014/0.097014 sec, 0.072012/0.072012 sec, 0.064824/0.064824 sec, 0.033823/0.033823 sec, 0.03013/0.03013 sec, 0.029116/0.029116 sec, 0.027175/0.027175 sec )
[LOG] Total clause minimization time: 10.2288/11 sec (10.2288/10.2288 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 86.8796 sec CPU time.
[LOG] Overall execution time: 87 sec real time.
Synthesis time: 87.23 sec (Real time) / 86.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 124.481 sec CPU time.
[LOG] Relation determinization time: 125 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 123.579/124 sec (8.0562/8 sec, 103.247/104 sec, 5.70317/5 sec, 1.24535/2 sec, 0.683469/0 sec, 0.636578/1 sec, 0.632981/1 sec, 0.464012/0 sec, 0.436534/1 sec, 0.423395/0 sec, 0.434684/1 sec, 0.395069/0 sec, 0.399779/1 sec, 0.40977/0 sec, 0.410915/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 110.927/112 sec (0.593548/0.593548 sec, 102.908/102.908 sec, 5.2978/5.2978 sec, 0.843847/0.843847 sec, 0.304975/0.304975 sec, 0.264255/0.264255 sec, 0.257465/0.257465 sec, 0.133972/0.133972 sec, 0.089676/0.089676 sec, 0.074888/0.074888 sec, 0.062585/0.062585 sec, 0.032075/0.032075 sec, 0.028642/0.028642 sec, 0.02745/0.02745 sec, 0.007859/0.007859 sec )
[LOG] Total clause minimization time: 6.89747/6 sec (6.89747/6.89747 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 124.483 sec CPU time.
[LOG] Overall execution time: 125 sec real time.
Synthesis time: 124.93 sec (Real time) / 124.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 7063.77 sec CPU time.
[LOG] Relation determinization time: 7079 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7053.62/7072 sec (63.8794/64 sec, 5684.15/5696 sec, 1140.28/1143 sec, 118.006/119 sec, 8.18967/9 sec, 3.8855/4 sec, 3.927/4 sec, 5.72092/6 sec, 7.24669/8 sec, 4.25582/5 sec, 2.90336/3 sec, 2.34016/2 sec, 2.07102/2 sec, 1.75243/2 sec, 1.68573/1 sec, 1.66753/2 sec, 1.64899/2 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 6970.37/6984 sec (5.1567/5.1567 sec, 5682.56/5682.56 sec, 1138.66/1138.66 sec, 116.347/116.347 sec, 6.57467/6.57467 sec, 2.32399/2.32399 sec, 2.399/2.399 sec, 4.19782/4.19782 sec, 5.75017/5.75017 sec, 2.77029/2.77029 sec, 1.42617/1.42617 sec, 0.860835/0.860835 sec, 0.599305/0.599305 sec, 0.283848/0.283848 sec, 0.166012/0.166012 sec, 0.149278/0.149278 sec, 0.133847/0.133847 sec )
[LOG] Total clause minimization time: 53.0367/58 sec (53.0367/53.0367 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 7063.78 sec CPU time.
[LOG] Overall execution time: 7079 sec real time.
Synthesis time: 7079.36 sec (Real time) / 7061.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 7829.44 sec CPU time.
[LOG] Relation determinization time: 7847 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7819.47/7836 sec (45.7642/46 sec, 6494.51/6509 sec, 1143.52/1146 sec, 88.2492/89 sec, 8.68975/9 sec, 4.12026/4 sec, 3.9569/4 sec, 5.75298/6 sec, 7.05412/7 sec, 4.14382/4 sec, 2.83391/2 sec, 2.29115/2 sec, 2.04451/2 sec, 1.7351/1 sec, 1.64684/1 sec, 1.6153/2 sec, 1.53874/2 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 7753.91/7769 sec (4.41688/4.41688 sec, 6492.89/6492.89 sec, 1141.88/1141.88 sec, 86.6037/86.6037 sec, 7.10479/7.10479 sec, 2.5504/2.5504 sec, 2.45405/2.45405 sec, 4.26926/4.26926 sec, 5.59016/5.59016 sec, 2.68859/2.68859 sec, 1.39417/1.39417 sec, 0.848928/0.848928 sec, 0.591684/0.591684 sec, 0.286403/0.286403 sec, 0.165517/0.165517 sec, 0.138658/0.138658 sec, 0.04419/0.04419 sec )
[LOG] Total clause minimization time: 36.1196/35 sec (36.1196/36.1196 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 7829.44 sec CPU time.
[LOG] Overall execution time: 7847 sec real time.
Synthesis time: 7846.84 sec (Real time) / 7827.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.20 sec (Real time) / 9971.33 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9971.50 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.20 sec (Real time) / 9980.49 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.25 sec (Real time) / 9972.08 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9963.12 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9962.60 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9967.59 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9974.48 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9977.93 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9969.75 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.002884 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001854/0 sec (0.000497/0 sec, 0.000396/0 sec, 0.000485/0 sec, 0.000476/0 sec )
[LOG] Nr of iterations: 16 (5, 2, 5, 4 )
[LOG] Total clause computation time: 0.000487/0 sec (0.000109/0.000109 sec, 0.000105/0.000105 sec, 0.000136/0.000136 sec, 0.000137/0.000137 sec )
[LOG] Total clause minimization time: 0.000518/0 sec (0.000163/0.000163 sec, 0.000101/0.000101 sec, 0.000144/0.000144 sec, 0.00011/0.00011 sec )
[LOG] Total clause size reduction: 309 --> 18 (100 --> 8, 26 --> 1, 108 --> 6, 75 --> 3 )
[LOG] Average clause size reduction: 19.3125 --> 1.125 (20 --> 1.6, 13 --> 0.5, 21.6 --> 1.2, 18.75 --> 0.75 )
[LOG] Overall execution time: 0.003569 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.051212 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 296 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048456/0 sec (0.00634/0 sec, 0.005138/0 sec, 0.004906/0 sec, 0.003839/0 sec, 0.003674/0 sec, 0.005118/0 sec, 0.011628/0 sec, 0.007813/0 sec )
[LOG] Nr of iterations: 74 (16, 11, 8, 3, 3, 6, 20, 7 )
[LOG] Total clause computation time: 0.012663/0 sec (0.001248/0.001248 sec, 0.001103/0.001103 sec, 0.001313/0.001313 sec, 0.001265/0.001265 sec, 0.001219/0.001219 sec, 0.001504/0.001504 sec, 0.002587/0.002587 sec, 0.002424/0.002424 sec )
[LOG] Total clause minimization time: 0.026628/0 sec (0.003951/0.003951 sec, 0.002971/0.002971 sec, 0.002541/0.002541 sec, 0.001573/0.001573 sec, 0.001431/0.001431 sec, 0.002527/0.002527 sec, 0.007573/0.007573 sec, 0.004061/0.004061 sec )
[LOG] Total clause size reduction: 8594 --> 197 (2055 --> 49, 1370 --> 31, 903 --> 20, 250 --> 4, 264 --> 3, 600 --> 15, 2432 --> 62, 720 --> 13 )
[LOG] Average clause size reduction: 116.135 --> 2.66216 (128.438 --> 3.0625, 124.545 --> 2.81818, 112.875 --> 2.5, 83.3333 --> 1.33333, 88 --> 1, 100 --> 2.5, 121.6 --> 3.1, 102.857 --> 1.85714 )
[LOG] Overall execution time: 0.052244 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 242 8 0 1 228
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.107564 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 237 new AND gates.
[LOG] Size before ABC: 440 AND gates.
[LOG] Size after ABC: 236 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.103562/0 sec (0.006478/0 sec, 0.006192/0 sec, 0.009979/0 sec, 0.00555/0 sec, 0.01021/0 sec, 0.018539/0 sec, 0.012196/0 sec, 0.01388/0 sec, 0.012167/0 sec, 0.008371/0 sec )
[LOG] Nr of iterations: 82 (7, 6, 12, 4, 9, 18, 8, 8, 8, 2 )
[LOG] Total clause computation time: 0.025781/0 sec (0.001339/0.001339 sec, 0.001423/0.001423 sec, 0.001997/0.001997 sec, 0.001675/0.001675 sec, 0.002032/0.002032 sec, 0.003727/0.003727 sec, 0.003188/0.003188 sec, 0.003638/0.003638 sec, 0.003679/0.003679 sec, 0.003083/0.003083 sec )
[LOG] Total clause minimization time: 0.058604/0 sec (0.003544/0.003544 sec, 0.003351/0.003351 sec, 0.006326/0.006326 sec, 0.002193/0.002193 sec, 0.006309/0.006309 sec, 0.012503/0.012503 sec, 0.006885/0.006885 sec, 0.008061/0.008061 sec, 0.00622/0.00622 sec, 0.003212/0.003212 sec )
[LOG] Total clause size reduction: 15945 --> 260 (1368 --> 25, 1125 --> 20, 2508 --> 37, 672 --> 7, 1784 --> 29, 3859 --> 66, 1568 --> 28, 1428 --> 29, 1400 --> 18, 233 --> 1 )
[LOG] Average clause size reduction: 194.451 --> 3.17073 (195.429 --> 3.57143, 187.5 --> 3.33333, 209 --> 3.08333, 168 --> 1.75, 198.222 --> 3.22222, 214.389 --> 3.66667, 196 --> 3.5, 178.5 --> 3.625, 175 --> 2.25, 116.5 --> 0.5 )
[LOG] Overall execution time: 0.109004 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 473 10 0 1 454
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.405365 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 656 new AND gates.
[LOG] Size before ABC: 1068 AND gates.
[LOG] Size after ABC: 654 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.398291/0 sec (0.01759/0 sec, 0.010846/0 sec, 0.008496/0 sec, 0.016887/0 sec, 0.016436/0 sec, 0.051984/0 sec, 0.017982/0 sec, 0.064732/0 sec, 0.037027/0 sec, 0.072997/0 sec, 0.037094/0 sec, 0.04622/0 sec )
[LOG] Nr of iterations: 181 (16, 7, 5, 11, 9, 29, 7, 26, 14, 31, 10, 16 )
[LOG] Total clause computation time: 0.08145/0 sec (0.003152/0.003152 sec, 0.002328/0.002328 sec, 0.00241/0.00241 sec, 0.002733/0.002733 sec, 0.003415/0.003415 sec, 0.007472/0.007472 sec, 0.005184/0.005184 sec, 0.009494/0.009494 sec, 0.009641/0.009641 sec, 0.013611/0.013611 sec, 0.010694/0.010694 sec, 0.011316/0.011316 sec )
[LOG] Total clause minimization time: 0.27484/0 sec (0.011719/0.011719 sec, 0.006078/0.006078 sec, 0.003728/0.003728 sec, 0.01147/0.01147 sec, 0.010276/0.010276 sec, 0.040637/0.040637 sec, 0.009701/0.009701 sec, 0.051009/0.051009 sec, 0.023437/0.023437 sec, 0.054295/0.054295 sec, 0.022146/0.022146 sec, 0.030344/0.030344 sec )
[LOG] Total clause size reduction: 55607 --> 785 (5070 --> 59, 2004 --> 20, 1320 --> 10, 3380 --> 45, 2656 --> 33, 9380 --> 145, 1992 --> 19, 8125 --> 144, 4277 --> 60, 9660 --> 143, 2718 --> 39, 5025 --> 68 )
[LOG] Average clause size reduction: 307.221 --> 4.33702 (316.875 --> 3.6875, 286.286 --> 2.85714, 264 --> 2, 307.273 --> 4.09091, 295.111 --> 3.66667, 323.448 --> 5, 284.571 --> 2.71429, 312.5 --> 5.53846, 305.5 --> 4.28571, 311.613 --> 4.6129, 271.8 --> 3.9, 314.062 --> 4.25 )
[LOG] Overall execution time: 0.407235 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.69 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.26 sec (Real time) / 1.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 1000 12 0 1 978
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.711435 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 946 new AND gates.
[LOG] Size before ABC: 1434 AND gates.
[LOG] Size after ABC: 945 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.700632/1 sec (0.013178/0 sec, 0.051768/0 sec, 0.033639/0 sec, 0.054164/1 sec, 0.02848/0 sec, 0.16014/0 sec, 0.037471/0 sec, 0.024793/0 sec, 0.024184/0 sec, 0.095184/0 sec, 0.036917/0 sec, 0.042066/0 sec, 0.033674/0 sec, 0.064974/0 sec )
[LOG] Nr of iterations: 203 (6, 22, 18, 22, 8, 56, 7, 3, 2, 21, 8, 6, 6, 18 )
[LOG] Total clause computation time: 0.136409/0 sec (0.002789/0.002789 sec, 0.005536/0.005536 sec, 0.005129/0.005129 sec, 0.007384/0.007384 sec, 0.006202/0.006202 sec, 0.01766/0.01766 sec, 0.010203/0.010203 sec, 0.009204/0.009204 sec, 0.010649/0.010649 sec, 0.017957/0.017957 sec, 0.010584/0.010584 sec, 0.009941/0.009941 sec, 0.010199/0.010199 sec, 0.012972/0.012972 sec )
[LOG] Total clause minimization time: 0.493917/1 sec (0.007258/0.007258 sec, 0.042107/0.042107 sec, 0.024336/0.024336 sec, 0.04208/0.04208 sec, 0.018172/0.018172 sec, 0.134707/0.134707 sec, 0.022351/0.022351 sec, 0.010997/0.010997 sec, 0.009023/0.009023 sec, 0.071071/0.071071 sec, 0.021/0.021 sec, 0.026901/0.026901 sec, 0.018243/0.018243 sec, 0.045671/0.045671 sec )
[LOG] Total clause size reduction: 89201 --> 1024 (2375 --> 19, 9975 --> 127, 8075 --> 75, 9870 --> 118, 3206 --> 37, 26070 --> 333, 2826 --> 33, 902 --> 5, 444 --> 1, 9440 --> 114, 3304 --> 22, 2220 --> 25, 2385 --> 22, 8109 --> 93 )
[LOG] Average clause size reduction: 439.414 --> 5.04433 (395.833 --> 3.16667, 453.409 --> 5.77273, 448.611 --> 4.16667, 448.636 --> 5.36364, 400.75 --> 4.625, 465.536 --> 5.94643, 403.714 --> 4.71429, 300.667 --> 1.66667, 222 --> 0.5, 449.524 --> 5.42857, 413 --> 2.75, 370 --> 4.16667, 397.5 --> 3.66667, 450.5 --> 5.16667 )
[LOG] Overall execution time: 0.714 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.05 sec (Real time) / 0.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.66 sec (Real time) / 2.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.52 sec (Real time) / 6.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 1428 14 0 1 1401
=====================  mult8.aag =====================
[LOG] Relation determinization time: 1.36508 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1491 new AND gates.
[LOG] Size before ABC: 2107 AND gates.
[LOG] Size after ABC: 1489 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.34911/1 sec (0.025165/0 sec, 0.084124/0 sec, 0.034877/0 sec, 0.118312/0 sec, 0.029381/0 sec, 0.147937/0 sec, 0.059659/0 sec, 0.152127/0 sec, 0.033973/0 sec, 0.060604/0 sec, 0.240985/1 sec, 0.027869/0 sec, 0.094621/0 sec, 0.053947/0 sec, 0.147026/0 sec, 0.038506/0 sec )
[LOG] Nr of iterations: 260 (6, 28, 13, 30, 5, 36, 10, 28, 4, 6, 30, 2, 15, 8, 34, 5 )
[LOG] Total clause computation time: 0.207965/0 sec (0.003696/0.003696 sec, 0.009199/0.009199 sec, 0.007118/0.007118 sec, 0.01247/0.01247 sec, 0.007916/0.007916 sec, 0.014395/0.014395 sec, 0.01276/0.01276 sec, 0.02079/0.02079 sec, 0.010299/0.010299 sec, 0.014921/0.014921 sec, 0.023205/0.023205 sec, 0.010988/0.010988 sec, 0.015462/0.015462 sec, 0.012395/0.012395 sec, 0.021395/0.021395 sec, 0.010956/0.010956 sec )
[LOG] Total clause minimization time: 1.02875/1 sec (0.017076/0.017076 sec, 0.068895/0.068895 sec, 0.022621/0.022621 sec, 0.098914/0.098914 sec, 0.016403/0.016403 sec, 0.125334/0.125334 sec, 0.040759/0.040759 sec, 0.123198/0.123198 sec, 0.017562/0.017562 sec, 0.039402/0.039402 sec, 0.208597/0.208597 sec, 0.010078/0.010078 sec, 0.071009/0.071009 sec, 0.034089/0.034089 sec, 0.114965/0.114965 sec, 0.019844/0.019844 sec )
[LOG] Total clause size reduction: 150893 --> 1558 (3140 --> 29, 16956 --> 174, 7488 --> 52, 18241 --> 200, 2472 --> 18, 21805 --> 229, 5580 --> 58, 16578 --> 189, 1797 --> 10, 3110 --> 36, 18038 --> 235, 613 --> 1, 8708 --> 93, 4368 --> 33, 19635 --> 182, 2364 --> 19 )
[LOG] Average clause size reduction: 580.358 --> 5.99231 (523.333 --> 4.83333, 605.571 --> 6.21429, 576 --> 4, 608.033 --> 6.66667, 494.4 --> 3.6, 605.694 --> 6.36111, 558 --> 5.8, 592.071 --> 6.75, 449.25 --> 2.5, 518.333 --> 6, 601.267 --> 7.83333, 306.5 --> 0.5, 580.533 --> 6.2, 546 --> 4.125, 577.5 --> 5.35294, 472.8 --> 3.8 )
[LOG] Overall execution time: 1.36847 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.83 sec (Real time) / 1.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.33 sec (Real time) / 10.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 98.29 sec (Real time) / 98.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 2125 16 0 1 2095
=====================  mult9.aag =====================
[LOG] Relation determinization time: 2.38437 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 2351 new AND gates.
[LOG] Size before ABC: 3164 AND gates.
[LOG] Size after ABC: 2351 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.36083/3 sec (0.129696/0 sec, 0.11178/0 sec, 0.094237/1 sec, 0.028273/0 sec, 0.028081/0 sec, 0.01998/0 sec, 0.117607/0 sec, 0.297149/0 sec, 0.133139/0 sec, 0.132775/0 sec, 0.223914/1 sec, 0.388564/0 sec, 0.127819/0 sec, 0.100876/0 sec, 0.099163/0 sec, 0.110934/0 sec, 0.104681/0 sec, 0.112166/1 sec )
[LOG] Nr of iterations: 322 (34, 24, 16, 3, 4, 2, 16, 45, 17, 15, 27, 43, 17, 12, 12, 9, 11, 15 )
[LOG] Total clause computation time: 0.28381/0 sec (0.012729/0.012729 sec, 0.012744/0.012744 sec, 0.012182/0.012182 sec, 0.00889/0.00889 sec, 0.008934/0.008934 sec, 0.005475/0.005475 sec, 0.013789/0.013789 sec, 0.02575/0.02575 sec, 0.016583/0.016583 sec, 0.015562/0.015562 sec, 0.024899/0.024899 sec, 0.032385/0.032385 sec, 0.018576/0.018576 sec, 0.014409/0.014409 sec, 0.015718/0.015718 sec, 0.013374/0.013374 sec, 0.015064/0.015064 sec, 0.016747/0.016747 sec )
[LOG] Total clause minimization time: 1.90265/3 sec (0.10811/0.10811 sec, 0.091154/0.091154 sec, 0.074697/0.074697 sec, 0.013413/0.013413 sec, 0.013113/0.013113 sec, 0.008693/0.008693 sec, 0.096166/0.096166 sec, 0.259555/0.259555 sec, 0.107256/0.107256 sec, 0.107947/0.107947 sec, 0.187659/0.187659 sec, 0.341737/0.341737 sec, 0.097495/0.097495 sec, 0.07536/0.07536 sec, 0.072245/0.072245 sec, 0.086649/0.086649 sec, 0.078178/0.078178 sec, 0.083218/0.083218 sec )
[LOG] Total clause size reduction: 231160 --> 2466 (25872 --> 233, 17917 --> 179, 11625 --> 126, 1542 --> 11, 2337 --> 18, 782 --> 1, 11490 --> 135, 33528 --> 381, 12112 --> 143, 10906 --> 133, 19526 --> 228, 31206 --> 390, 11808 --> 115, 8569 --> 77, 8052 --> 80, 5848 --> 65, 7680 --> 79, 10360 --> 72 )
[LOG] Average clause size reduction: 717.888 --> 7.65839 (760.941 --> 6.85294, 746.542 --> 7.45833, 726.562 --> 7.875, 514 --> 3.66667, 584.25 --> 4.5, 391 --> 0.5, 718.125 --> 8.4375, 745.067 --> 8.46667, 712.471 --> 8.41176, 727.067 --> 8.86667, 723.185 --> 8.44444, 725.721 --> 9.06977, 694.588 --> 6.76471, 714.083 --> 6.41667, 671 --> 6.66667, 649.778 --> 7.22222, 698.182 --> 7.18182, 690.667 --> 4.8 )
[LOG] Overall execution time: 2.38865 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.11 sec (Real time) / 3.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 42.79 sec (Real time) / 41.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3557.13 sec (Real time) / 3553.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 3146 18 0 1 3110
=====================  mult10.aag =====================
[LOG] Relation determinization time: 3.36608 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 2665 new AND gates.
[LOG] Size before ABC: 3456 AND gates.
[LOG] Size after ABC: 2663 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.3348/4 sec (0.029717/0 sec, 0.202774/1 sec, 0.262652/0 sec, 0.174521/0 sec, 0.040532/0 sec, 0.145361/0 sec, 0.282598/0 sec, 0.115931/1 sec, 0.179634/0 sec, 0.051268/0 sec, 0.29026/0 sec, 0.275449/0 sec, 0.240146/1 sec, 0.052253/0 sec, 0.087941/0 sec, 0.251443/0 sec, 0.160158/0 sec, 0.187971/0 sec, 0.218771/1 sec, 0.085425/0 sec )
[LOG] Nr of iterations: 350 (5, 35, 45, 28, 4, 21, 32, 12, 18, 6, 21, 16, 12, 3, 7, 21, 14, 18, 25, 7 )
[LOG] Total clause computation time: 0.436222/0 sec (0.005636/0.005636 sec, 0.017713/0.017713 sec, 0.024659/0.024659 sec, 0.023034/0.023034 sec, 0.012143/0.012143 sec, 0.018158/0.018158 sec, 0.026722/0.026722 sec, 0.016468/0.016468 sec, 0.019156/0.019156 sec, 0.014237/0.014237 sec, 0.024709/0.024709 sec, 0.056162/0.056162 sec, 0.033816/0.033816 sec, 0.01971/0.01971 sec, 0.017548/0.017548 sec, 0.02601/0.02601 sec, 0.0202/0.0202 sec, 0.02169/0.02169 sec, 0.024185/0.024185 sec, 0.014266/0.014266 sec )
[LOG] Total clause minimization time: 2.65798/4 sec (0.017198/0.017198 sec, 0.174319/0.174319 sec, 0.22515/0.22515 sec, 0.14007/0.14007 sec, 0.020379/0.020379 sec, 0.116331/0.116331 sec, 0.242619/0.242619 sec, 0.088722/0.088722 sec, 0.148632/0.148632 sec, 0.027153/0.027153 sec, 0.252736/0.252736 sec, 0.206198/0.206198 sec, 0.193733/0.193733 sec, 0.021373/0.021373 sec, 0.058575/0.058575 sec, 0.21098/0.21098 sec, 0.126226/0.126226 sec, 0.151507/0.151507 sec, 0.178233/0.178233 sec, 0.057845/0.057845 sec )
[LOG] Total clause size reduction: 326275 --> 2562 (3968 --> 24, 33728 --> 268, 43780 --> 344, 26568 --> 200, 2940 --> 15, 19920 --> 143, 30876 --> 249, 10967 --> 81, 16932 --> 160, 4935 --> 15, 19740 --> 167, 14910 --> 166, 10758 --> 99, 1964 --> 12, 5928 --> 43, 19780 --> 158, 12792 --> 96, 16677 --> 128, 23232 --> 149, 5880 --> 45 )
[LOG] Average clause size reduction: 932.214 --> 7.32 (793.6 --> 4.8, 963.657 --> 7.65714, 972.889 --> 7.64444, 948.857 --> 7.14286, 735 --> 3.75, 948.571 --> 6.80952, 964.875 --> 7.78125, 913.917 --> 6.75, 940.667 --> 8.88889, 822.5 --> 2.5, 940 --> 7.95238, 931.875 --> 10.375, 896.5 --> 8.25, 654.667 --> 4, 846.857 --> 6.14286, 941.905 --> 7.52381, 913.714 --> 6.85714, 926.5 --> 7.11111, 929.28 --> 5.96, 840 --> 6.42857 )
[LOG] Overall execution time: 3.3717 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.23 sec (Real time) / 4.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 92.75 sec (Real time) / 90.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7318.13 sec (Real time) / 7308.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 3667 20 0 1 3629
=====================  mult11.aag =====================
[LOG] Relation determinization time: 4.5385 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 3042 new AND gates.
[LOG] Size before ABC: 4046 AND gates.
[LOG] Size after ABC: 3040 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.5011/4 sec (0.037405/0 sec, 0.075922/0 sec, 0.269175/0 sec, 0.182453/0 sec, 0.115122/0 sec, 0.0421/0 sec, 0.02557/0 sec, 0.096766/0 sec, 0.30897/1 sec, 0.112367/0 sec, 0.095333/0 sec, 0.061652/0 sec, 0.239892/0 sec, 0.598798/1 sec, 0.066654/0 sec, 0.639437/0 sec, 0.202586/1 sec, 0.347541/0 sec, 0.184422/0 sec, 0.101839/0 sec, 0.340848/1 sec, 0.356247/0 sec )
[LOG] Nr of iterations: 337 (5, 9, 30, 18, 13, 4, 2, 10, 29, 9, 8, 4, 15, 29, 4, 34, 15, 26, 12, 8, 20, 33 )
[LOG] Total clause computation time: 0.412561/2 sec (0.006182/0.006182 sec, 0.007634/0.007634 sec, 0.018198/0.018198 sec, 0.017114/0.017114 sec, 0.01674/0.01674 sec, 0.009187/0.009187 sec, 0.008491/0.008491 sec, 0.012508/0.012508 sec, 0.023635/0.023635 sec, 0.014515/0.014515 sec, 0.015332/0.015332 sec, 0.01342/0.01342 sec, 0.028001/0.028001 sec, 0.033576/0.033576 sec, 0.016172/0.016172 sec, 0.034719/0.034719 sec, 0.022184/0.022184 sec, 0.0267/0.0267 sec, 0.017892/0.017892 sec, 0.016919/0.016919 sec, 0.022783/0.022783 sec, 0.030659/0.030659 sec )
[LOG] Total clause minimization time: 3.80368/2 sec (0.023296/0.023296 sec, 0.060229/0.060229 sec, 0.239078/0.239078 sec, 0.154776/0.154776 sec, 0.088039/0.088039 sec, 0.024127/0.024127 sec, 0.008615/0.008615 sec, 0.074282/0.074282 sec, 0.271296/0.271296 sec, 0.086711/0.086711 sec, 0.068993/0.068993 sec, 0.037889/0.037889 sec, 0.199173/0.199173 sec, 0.548996/0.548996 sec, 0.038407/0.038407 sec, 0.586278/0.586278 sec, 0.16495/0.16495 sec, 0.30298/0.30298 sec, 0.150889/0.150889 sec, 0.069884/0.069884 sec, 0.300382/0.300382 sec, 0.304409/0.304409 sec )
[LOG] Total clause size reduction: 355293 --> 3009 (4560 --> 27, 9120 --> 82, 33060 --> 291, 19380 --> 178, 13668 --> 100, 3426 --> 22, 1139 --> 1, 10260 --> 86, 32060 --> 285, 9136 --> 91, 7994 --> 66, 3414 --> 27, 15694 --> 157, 31444 --> 334, 3273 --> 29, 37719 --> 377, 15890 --> 133, 28500 --> 233, 12540 --> 97, 7672 --> 49, 20368 --> 148, 34976 --> 196 )
[LOG] Average clause size reduction: 1054.28 --> 8.92878 (912 --> 5.4, 1013.33 --> 9.11111, 1102 --> 9.7, 1076.67 --> 9.88889, 1051.38 --> 7.69231, 856.5 --> 5.5, 569.5 --> 0.5, 1026 --> 8.6, 1105.52 --> 9.82759, 1015.11 --> 10.1111, 999.25 --> 8.25, 853.5 --> 6.75, 1046.27 --> 10.4667, 1084.28 --> 11.5172, 818.25 --> 7.25, 1109.38 --> 11.0882, 1059.33 --> 8.86667, 1096.15 --> 8.96154, 1045 --> 8.08333, 959 --> 6.125, 1018.4 --> 7.4, 1059.88 --> 5.93939 )
[LOG] Overall execution time: 4.54492 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.55 sec (Real time) / 5.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 166.32 sec (Real time) / 163.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.00 sec (Real time) / 9984.74 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 4191 22 0 1 4149
=====================  mult12.aag =====================
[LOG] Relation determinization time: 9.74805 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 4803 new AND gates.
[LOG] Size before ABC: 6389 AND gates.
[LOG] Size after ABC: 4803 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 9.68529/10 sec (0.072413/1 sec, 0.318794/0 sec, 0.260546/0 sec, 0.144568/0 sec, 0.151511/0 sec, 0.425124/1 sec, 0.249035/0 sec, 0.355425/0 sec, 0.385519/1 sec, 0.237165/0 sec, 0.539736/1 sec, 0.534411/0 sec, 0.360848/1 sec, 0.27746/0 sec, 1.21742/1 sec, 0.90439/1 sec, 0.545742/0 sec, 0.121381/1 sec, 0.287625/0 sec, 0.419446/0 sec, 0.706073/1 sec, 0.380731/0 sec, 0.626757/1 sec, 0.163162/0 sec )
[LOG] Nr of iterations: 494 (11, 26, 21, 14, 15, 36, 19, 21, 18, 13, 27, 28, 15, 13, 49, 32, 18, 6, 12, 20, 22, 19, 26, 13 )
[LOG] Total clause computation time: 0.654079/0 sec (0.010703/0.010703 sec, 0.020149/0.020149 sec, 0.021924/0.021924 sec, 0.019573/0.019573 sec, 0.019927/0.019927 sec, 0.033953/0.033953 sec, 0.023577/0.023577 sec, 0.025935/0.025935 sec, 0.024184/0.024184 sec, 0.021254/0.021254 sec, 0.031049/0.031049 sec, 0.033758/0.033758 sec, 0.022915/0.022915 sec, 0.023587/0.023587 sec, 0.058484/0.058484 sec, 0.045448/0.045448 sec, 0.029731/0.029731 sec, 0.016008/0.016008 sec, 0.021457/0.021457 sec, 0.029013/0.029013 sec, 0.032032/0.032032 sec, 0.027474/0.027474 sec, 0.035479/0.035479 sec, 0.026465/0.026465 sec )
[LOG] Total clause minimization time: 8.53207/9 sec (0.050384/0.050384 sec, 0.284231/0.284231 sec, 0.224755/0.224755 sec, 0.112194/0.112194 sec, 0.118438/0.118438 sec, 0.372538/0.372538 sec, 0.20981/0.20981 sec, 0.312568/0.312568 sec, 0.34383/0.34383 sec, 0.199599/0.199599 sec, 0.488434/0.488434 sec, 0.478817/0.478817 sec, 0.318738/0.318738 sec, 0.234689/0.234689 sec, 1.12947/1.12947 sec, 0.831977/0.831977 sec, 0.491308/0.491308 sec, 0.083464/0.083464 sec, 0.242682/0.242682 sec, 0.36386/0.36386 sec, 0.64614/0.64614 sec, 0.324834/0.324834 sec, 0.560255/0.560255 sec, 0.109051/0.109051 sec )
[LOG] Total clause size reduction: 658664 --> 5094 (14150 --> 56, 35375 --> 274, 28140 --> 230, 18434 --> 113, 19754 --> 129, 49315 --> 364, 25398 --> 178, 27940 --> 249, 24191 --> 221, 17028 --> 152, 36894 --> 321, 37557 --> 344, 19866 --> 178, 16992 --> 148, 67968 --> 665, 42222 --> 357, 23069 --> 229, 7050 --> 43, 15510 --> 107, 26809 --> 178, 28812 --> 193, 25038 --> 191, 35000 --> 144, 16152 --> 30 )
[LOG] Average clause size reduction: 1333.33 --> 10.3117 (1286.36 --> 5.09091, 1360.58 --> 10.5385, 1340 --> 10.9524, 1316.71 --> 8.07143, 1316.93 --> 8.6, 1369.86 --> 10.1111, 1336.74 --> 9.36842, 1330.48 --> 11.8571, 1343.94 --> 12.2778, 1309.85 --> 11.6923, 1366.44 --> 11.8889, 1341.32 --> 12.2857, 1324.4 --> 11.8667, 1307.08 --> 11.3846, 1387.1 --> 13.5714, 1319.44 --> 11.1562, 1281.61 --> 12.7222, 1175 --> 7.16667, 1292.5 --> 8.91667, 1340.45 --> 8.9, 1309.64 --> 8.77273, 1317.79 --> 10.0526, 1346.15 --> 5.53846, 1242.46 --> 2.30769 )
[LOG] Overall execution time: 9.75605 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.70 sec (Real time) / 11.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5965.06 sec (Real time) / 5907.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.01 sec (Real time) / 9982.94 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 6230 24 0 1 6182
=====================  mult13.aag =====================
[LOG] Relation determinization time: 9.91608 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 4709 new AND gates.
[LOG] Size before ABC: 6039 AND gates.
[LOG] Size after ABC: 4709 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 9.84872/10 sec (0.08972/0 sec, 0.128869/1 sec, 0.123324/0 sec, 0.025904/0 sec, 0.358775/0 sec, 0.229595/0 sec, 0.164411/0 sec, 0.211977/1 sec, 0.319036/0 sec, 0.060521/0 sec, 0.139574/0 sec, 0.821116/1 sec, 0.357424/0 sec, 0.599061/1 sec, 1.124/1 sec, 0.215265/0 sec, 0.137011/0 sec, 0.306289/1 sec, 0.760863/1 sec, 1.37643/1 sec, 0.221608/0 sec, 0.602455/1 sec, 0.125486/0 sec, 0.752195/1 sec, 0.054715/0 sec, 0.543094/0 sec )
[LOG] Nr of iterations: 394 (9, 9, 10, 2, 29, 12, 8, 11, 14, 3, 8, 37, 15, 18, 35, 8, 5, 13, 25, 45, 8, 20, 5, 36, 3, 6 )
[LOG] Total clause computation time: 0.639529/1 sec (0.010874/0.010874 sec, 0.011292/0.011292 sec, 0.015157/0.015157 sec, 0.007615/0.007615 sec, 0.025727/0.025727 sec, 0.020173/0.020173 sec, 0.014379/0.014379 sec, 0.01989/0.01989 sec, 0.021927/0.021927 sec, 0.013933/0.013933 sec, 0.017973/0.017973 sec, 0.04052/0.04052 sec, 0.025177/0.025177 sec, 0.028157/0.028157 sec, 0.066992/0.066992 sec, 0.019153/0.019153 sec, 0.025298/0.025298 sec, 0.023227/0.023227 sec, 0.037417/0.037417 sec, 0.054678/0.054678 sec, 0.019875/0.019875 sec, 0.02814/0.02814 sec, 0.015667/0.015667 sec, 0.043738/0.043738 sec, 0.016095/0.016095 sec, 0.016455/0.016455 sec )
[LOG] Total clause minimization time: 8.69402/9 sec (0.066381/0.066381 sec, 0.105425/0.105425 sec, 0.095932/0.095932 sec, 0.00781/0.00781 sec, 0.315623/0.315623 sec, 0.195353/0.195353 sec, 0.136488/0.136488 sec, 0.177616/0.177616 sec, 0.281343/0.281343 sec, 0.033216/0.033216 sec, 0.10704/0.10704 sec, 0.757536/0.757536 sec, 0.313686/0.313686 sec, 0.550817/0.550817 sec, 1.03064/1.03064 sec, 0.176646/0.176646 sec, 0.09322/0.09322 sec, 0.261584/0.261584 sec, 0.697749/0.697749 sec, 1.2874/1.2874 sec, 0.178287/0.178287 sec, 0.546636/0.546636 sec, 0.086467/0.086467 sec, 0.674966/0.674966 sec, 0.014731/0.014731 sec, 0.501428/0.501428 sec )
[LOG] Total clause size reduction: 570559 --> 4604 (12512 --> 63, 12512 --> 105, 14103 --> 87, 1566 --> 1, 43680 --> 311, 17193 --> 149, 10920 --> 98, 15560 --> 134, 20215 --> 177, 3102 --> 20, 10913 --> 73, 56160 --> 504, 21756 --> 209, 26452 --> 236, 52904 --> 507, 10864 --> 94, 6204 --> 43, 18636 --> 130, 37272 --> 327, 66880 --> 589, 10892 --> 74, 29507 --> 246, 6180 --> 37, 53935 --> 365, 2956 --> 2, 7685 --> 23 )
[LOG] Average clause size reduction: 1448.12 --> 11.6853 (1390.22 --> 7, 1390.22 --> 11.6667, 1410.3 --> 8.7, 783 --> 0.5, 1506.21 --> 10.7241, 1432.75 --> 12.4167, 1365 --> 12.25, 1414.55 --> 12.1818, 1443.93 --> 12.6429, 1034 --> 6.66667, 1364.12 --> 9.125, 1517.84 --> 13.6216, 1450.4 --> 13.9333, 1469.56 --> 13.1111, 1511.54 --> 14.4857, 1358 --> 11.75, 1240.8 --> 8.6, 1433.54 --> 10, 1490.88 --> 13.08, 1486.22 --> 13.0889, 1361.5 --> 9.25, 1475.35 --> 12.3, 1236 --> 7.4, 1498.19 --> 10.1389, 985.333 --> 0.666667, 1280.83 --> 3.83333 )
[LOG] Overall execution time: 9.92539 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.83 sec (Real time) / 11.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1164.06 sec (Real time) / 1148.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.00 sec (Real time) / 9985.26 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 6281 26 0 1 6229
=====================  mult14.aag =====================
[LOG] Relation determinization time: 25.587 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 9083 new AND gates.
[LOG] Size before ABC: 10575 AND gates.
[LOG] Size after ABC: 9083 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 25.4716/26 sec (0.314827/1 sec, 0.229394/0 sec, 0.412978/0 sec, 0.076133/0 sec, 0.186753/1 sec, 0.207756/0 sec, 0.811135/1 sec, 0.730413/0 sec, 1.10235/1 sec, 0.31998/1 sec, 0.247836/0 sec, 0.071474/0 sec, 1.72162/2 sec, 0.596115/0 sec, 0.215812/1 sec, 1.40999/1 sec, 1.02014/1 sec, 0.161914/0 sec, 2.98376/3 sec, 0.672418/1 sec, 1.52553/1 sec, 1.10643/2 sec, 2.15674/2 sec, 1.7129/1 sec, 1.41299/2 sec, 0.416691/0 sec, 1.34089/2 sec, 2.30666/2 sec )
[LOG] Nr of iterations: 704 (28, 10, 27, 5, 10, 13, 37, 28, 44, 13, 10, 3, 52, 18, 5, 35, 25, 5, 71, 15, 37, 26, 53, 38, 39, 13, 25, 19 )
[LOG] Total clause computation time: 1.14718/1 sec (0.029745/0.029745 sec, 0.015897/0.015897 sec, 0.029815/0.029815 sec, 0.016413/0.016413 sec, 0.020477/0.020477 sec, 0.021369/0.021369 sec, 0.044824/0.044824 sec, 0.037725/0.037725 sec, 0.052351/0.052351 sec, 0.024174/0.024174 sec, 0.022558/0.022558 sec, 0.014751/0.014751 sec, 0.068257/0.068257 sec, 0.035383/0.035383 sec, 0.019453/0.019453 sec, 0.055147/0.055147 sec, 0.044113/0.044113 sec, 0.018715/0.018715 sec, 0.107549/0.107549 sec, 0.02927/0.02927 sec, 0.057178/0.057178 sec, 0.049601/0.049601 sec, 0.07743/0.07743 sec, 0.063663/0.063663 sec, 0.070795/0.070795 sec, 0.029329/0.029329 sec, 0.045938/0.045938 sec, 0.045258/0.045258 sec )
[LOG] Total clause minimization time: 23.3127/25 sec (0.264385/0.264385 sec, 0.198018/0.198018 sec, 0.362372/0.362372 sec, 0.044957/0.044957 sec, 0.149845/0.149845 sec, 0.168766/0.168766 sec, 0.739892/0.739892 sec, 0.667655/0.667655 sec, 1.0186/1.0186 sec, 0.273043/0.273043 sec, 0.202868/0.202868 sec, 0.036544/0.036544 sec, 1.61551/1.61551 sec, 0.532088/0.532088 sec, 0.171556/0.171556 sec, 1.3173/1.3173 sec, 0.940439/0.940439 sec, 0.114628/0.114628 sec, 2.81603/2.81603 sec, 0.605047/0.605047 sec, 1.41757/1.41757 sec, 1.00908/1.00908 sec, 2.01256/2.01256 sec, 1.58625/1.58625 sec, 1.27569/1.27569 sec, 0.337949/0.337949 sec, 1.23268/1.23268 sec, 2.20142/2.20142 sec )
[LOG] Total clause size reduction: 1269697 --> 8820 (51192 --> 203, 17064 --> 124, 49374 --> 273, 7568 --> 29, 16965 --> 115, 22716 --> 126, 68040 --> 454, 50679 --> 422, 80453 --> 607, 22368 --> 166, 17010 --> 114, 3712 --> 16, 96594 --> 793, 32079 --> 226, 7564 --> 57, 62662 --> 535, 45336 --> 373, 7564 --> 50, 132370 --> 1065, 25592 --> 236, 67824 --> 499, 47250 --> 368, 98124 --> 661, 69967 --> 489, 71326 --> 459, 22524 --> 114, 43344 --> 154, 32436 --> 92 )
[LOG] Average clause size reduction: 1803.55 --> 12.5284 (1828.29 --> 7.25, 1706.4 --> 12.4, 1828.67 --> 10.1111, 1513.6 --> 5.8, 1696.5 --> 11.5, 1747.38 --> 9.69231, 1838.92 --> 12.2703, 1809.96 --> 15.0714, 1828.48 --> 13.7955, 1720.62 --> 12.7692, 1701 --> 11.4, 1237.33 --> 5.33333, 1857.58 --> 15.25, 1782.17 --> 12.5556, 1512.8 --> 11.4, 1790.34 --> 15.2857, 1813.44 --> 14.92, 1512.8 --> 10, 1864.37 --> 15, 1706.13 --> 15.7333, 1833.08 --> 13.4865, 1817.31 --> 14.1538, 1851.4 --> 12.4717, 1841.24 --> 12.8684, 1828.87 --> 11.7692, 1732.62 --> 8.76923, 1733.76 --> 6.16, 1707.16 --> 4.84211 )
[LOG] Overall execution time: 25.5984 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.98 sec (Real time) / 29.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9925.16 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9981.82 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 10987 28 0 1 10931
=====================  mult15.aag =====================
[LOG] Relation determinization time: 35.0608 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Final circuit size: 11887 new AND gates.
[LOG] Size before ABC: 13570 AND gates.
[LOG] Size after ABC: 11887 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 34.9079/36 sec (0.117701/1 sec, 0.132396/0 sec, 0.270194/0 sec, 0.520808/1 sec, 0.749073/0 sec, 0.579459/1 sec, 0.318491/0 sec, 0.616988/1 sec, 1.18435/1 sec, 0.526019/1 sec, 0.67353/0 sec, 2.55319/3 sec, 1.07611/1 sec, 0.117413/0 sec, 0.346322/0 sec, 3.90008/4 sec, 0.657079/1 sec, 0.81293/1 sec, 1.9384/2 sec, 1.73997/1 sec, 1.22665/2 sec, 1.75199/1 sec, 2.81276/3 sec, 1.49807/2 sec, 2.57445/2 sec, 0.559445/1 sec, 0.089604/0 sec, 2.83089/3 sec, 0.789336/1 sec, 1.94422/2 sec )
[LOG] Nr of iterations: 795 (6, 6, 15, 23, 33, 25, 9, 26, 43, 16, 21, 65, 31, 4, 8, 80, 15, 17, 34, 28, 23, 29, 51, 27, 54, 10, 2, 71, 18, 5 )
[LOG] Total clause computation time: 1.43158/1 sec (0.012853/0.012853 sec, 0.012708/0.012708 sec, 0.024026/0.024026 sec, 0.034064/0.034064 sec, 0.042624/0.042624 sec, 0.037129/0.037129 sec, 0.021288/0.021288 sec, 0.038462/0.038462 sec, 0.056259/0.056259 sec, 0.029691/0.029691 sec, 0.035332/0.035332 sec, 0.085205/0.085205 sec, 0.047952/0.047952 sec, 0.016724/0.016724 sec, 0.022461/0.022461 sec, 0.12026/0.12026 sec, 0.042077/0.042077 sec, 0.038843/0.038843 sec, 0.062175/0.062175 sec, 0.066225/0.066225 sec, 0.051815/0.051815 sec, 0.059251/0.059251 sec, 0.090279/0.090279 sec, 0.058481/0.058481 sec, 0.094186/0.094186 sec, 0.028274/0.028274 sec, 0.01694/0.01694 sec, 0.120705/0.120705 sec, 0.041235/0.041235 sec, 0.024059/0.024059 sec )
[LOG] Total clause minimization time: 32.0508/34 sec (0.089144/0.089144 sec, 0.10438/0.10438 sec, 0.227786/0.227786 sec, 0.464779/0.464779 sec, 0.680305/0.680305 sec, 0.517415/0.517415 sec, 0.276768/0.276768 sec, 0.551501/0.551501 sec, 1.09438/1.09438 sec, 0.470299/0.470299 sec, 0.609129/0.609129 sec, 2.42048/2.42048 sec, 0.990446/0.990446 sec, 0.072812/0.072812 sec, 0.293667/0.293667 sec, 3.71359/3.71359 sec, 0.57571/0.57571 sec, 0.732352/0.732352 sec, 1.82133/1.82133 sec, 1.61728/1.61728 sec, 1.11904/1.11904 sec, 1.63002/1.63002 sec, 2.63548/2.63548 sec, 1.36655/1.36655 sec, 2.37901/2.37901 sec, 0.4715/0.4715 sec, 0.018294/0.018294 sec, 2.57843/2.57843 sec, 0.670931/0.670931 sec, 1.85802/1.85802 sec )
[LOG] Total clause size reduction: 1551264 --> 11670 (10270 --> 59, 10270 --> 71, 28700 --> 162, 45012 --> 331, 65536 --> 457, 48720 --> 338, 16384 --> 138, 50850 --> 346, 85092 --> 628, 30150 --> 255, 41000 --> 322, 131264 --> 1094, 61560 --> 476, 6147 --> 35, 14343 --> 120, 161397 --> 1439, 28462 --> 208, 32816 --> 274, 67683 --> 572, 54810 --> 458, 44506 --> 346, 57344 --> 441, 101800 --> 732, 52416 --> 433, 107113 --> 745, 18126 --> 133, 2046 --> 1, 136500 --> 849, 32827 --> 184, 8120 --> 23 )
[LOG] Average clause size reduction: 1951.28 --> 14.6792 (1711.67 --> 9.83333, 1711.67 --> 11.8333, 1913.33 --> 10.8, 1957.04 --> 14.3913, 1985.94 --> 13.8485, 1948.8 --> 13.52, 1820.44 --> 15.3333, 1955.77 --> 13.3077, 1978.88 --> 14.6047, 1884.38 --> 15.9375, 1952.38 --> 15.3333, 2019.45 --> 16.8308, 1985.81 --> 15.3548, 1536.75 --> 8.75, 1792.88 --> 15, 2017.46 --> 17.9875, 1897.47 --> 13.8667, 1930.35 --> 16.1176, 1990.68 --> 16.8235, 1957.5 --> 16.3571, 1935.04 --> 15.0435, 1977.38 --> 15.2069, 1996.08 --> 14.3529, 1941.33 --> 16.037, 1983.57 --> 13.7963, 1812.6 --> 13.3, 1023 --> 0.5, 1922.54 --> 11.9577, 1823.72 --> 10.2222, 1624 --> 4.6 )
[LOG] Overall execution time: 35.0733 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
Synthesis time: 41.99 sec (Real time) / 41.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9929.23 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9976.38 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 13950 30 0 1 13890
=====================  mult16.aag =====================
[LOG] Relation determinization time: 36.3394 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Final circuit size: 9752 new AND gates.
[LOG] Size before ABC: 10928 AND gates.
[LOG] Size after ABC: 9750 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 36.1814/36 sec (0.051825/0 sec, 0.150485/0 sec, 0.37485/0 sec, 0.171162/0 sec, 1.04266/1 sec, 0.433282/1 sec, 0.467936/0 sec, 0.05337/0 sec, 1.71659/2 sec, 0.637483/1 sec, 1.42792/1 sec, 0.457884/1 sec, 0.244286/0 sec, 0.718977/1 sec, 1.30832/1 sec, 1.01444/1 sec, 1.06068/1 sec, 0.127377/0 sec, 2.15587/2 sec, 0.430278/1 sec, 0.07346/0 sec, 0.93094/1 sec, 0.814068/1 sec, 2.72282/2 sec, 0.817258/1 sec, 7.57287/8 sec, 0.111636/0 sec, 1.85183/2 sec, 0.09051/0 sec, 0.194182/0 sec, 1.13188/1 sec, 5.82429/6 sec )
[LOG] Nr of iterations: 644 (3, 10, 21, 8, 45, 16, 14, 2, 50, 15, 37, 14, 5, 18, 28, 22, 22, 4, 32, 8, 2, 18, 13, 41, 14, 116, 3, 35, 2, 4, 8, 14 )
[LOG] Total clause computation time: 1.42426/0 sec (0.016481/0.016481 sec, 0.02419/0.02419 sec, 0.035904/0.035904 sec, 0.022421/0.022421 sec, 0.063698/0.063698 sec, 0.035685/0.035685 sec, 0.030104/0.030104 sec, 0.01614/0.01614 sec, 0.073743/0.073743 sec, 0.034302/0.034302 sec, 0.060742/0.060742 sec, 0.030639/0.030639 sec, 0.020825/0.020825 sec, 0.038987/0.038987 sec, 0.054265/0.054265 sec, 0.045826/0.045826 sec, 0.046615/0.046615 sec, 0.021658/0.021658 sec, 0.068757/0.068757 sec, 0.025933/0.025933 sec, 0.018345/0.018345 sec, 0.044132/0.044132 sec, 0.034632/0.034632 sec, 0.088371/0.088371 sec, 0.043094/0.043094 sec, 0.21821/0.21821 sec, 0.020202/0.020202 sec, 0.081489/0.081489 sec, 0.018517/0.018517 sec, 0.022164/0.022164 sec, 0.02934/0.02934 sec, 0.038849/0.038849 sec )
[LOG] Total clause minimization time: 33.3233/36 sec (0.01767/0.01767 sec, 0.10617/0.10617 sec, 0.314068/0.314068 sec, 0.12857/0.12857 sec, 0.943236/0.943236 sec, 0.37159/0.37159 sec, 0.412033/0.412033 sec, 0.016301/0.016301 sec, 1.60043/1.60043 sec, 0.573781/0.573781 sec, 1.32729/1.32729 sec, 0.395714/0.395714 sec, 0.195539/0.195539 sec, 0.643977/0.643977 sec, 1.21264/1.21264 sec, 0.92816/0.92816 sec, 0.971682/0.971682 sec, 0.072247/0.072247 sec, 2.03448/2.03448 sec, 0.36501/0.36501 sec, 0.019254/0.019254 sec, 0.839968/0.839968 sec, 0.733148/0.733148 sec, 2.56246/2.56246 sec, 0.72108/0.72108 sec, 7.19749/7.19749 sec, 0.042828/0.042828 sec, 1.68201/1.68201 sec, 0.019752/0.019752 sec, 0.117423/0.117423 sec, 1.04197/1.04197 sec, 5.71536/5.71536 sec )
[LOG] Total clause size reduction: 1523854 --> 8593 (5010 --> 2, 22545 --> 60, 50080 --> 186, 17549 --> 69, 110176 --> 523, 37410 --> 188, 32552 --> 191, 2487 --> 1, 122843 --> 753, 35000 --> 239, 90144 --> 565, 32565 --> 155, 10020 --> 64, 42449 --> 241, 67527 --> 468, 52521 --> 356, 52017 --> 363, 7488 --> 20, 77376 --> 551, 17136 --> 124, 2446 --> 1, 42432 --> 231, 29652 --> 204, 97880 --> 620, 31746 --> 178, 287270 --> 1675, 4990 --> 4, 82790 --> 426, 2418 --> 1, 7308 --> 35, 17514 --> 54, 32513 --> 45 )
[LOG] Average clause size reduction: 2366.23 --> 13.3432 (1670 --> 0.666667, 2254.5 --> 6, 2384.76 --> 8.85714, 2193.62 --> 8.625, 2448.36 --> 11.6222, 2338.12 --> 11.75, 2325.14 --> 13.6429, 1243.5 --> 0.5, 2456.86 --> 15.06, 2333.33 --> 15.9333, 2436.32 --> 15.2703, 2326.07 --> 11.0714, 2004 --> 12.8, 2358.28 --> 13.3889, 2411.68 --> 16.7143, 2387.32 --> 16.1818, 2364.41 --> 16.5, 1872 --> 5, 2418 --> 17.2188, 2142 --> 15.5, 1223 --> 0.5, 2357.33 --> 12.8333, 2280.92 --> 15.6923, 2387.32 --> 15.122, 2267.57 --> 12.7143, 2476.47 --> 14.4397, 1663.33 --> 1.33333, 2365.43 --> 12.1714, 1209 --> 0.5, 1827 --> 8.75, 2189.25 --> 6.75, 2322.36 --> 3.21429 )
[LOG] Overall execution time: 36.3549 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
Synthesis time: 42.23 sec (Real time) / 41.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.03 sec (Real time) / 9932.63 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.03 sec (Real time) / 9975.10 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 12264 32 0 1 12202
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.002675 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00122/0 sec (0.00122/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000509/0 sec (0.000509/0.000509 sec )
[LOG] Total clause minimization time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.003643 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.002406 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001108/0 sec (0.001108/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.0005/0 sec (0.0005/0.0005 sec )
[LOG] Total clause minimization time: 1e-05/0 sec (1e-05/1e-05 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0.003246 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.005249 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002883/0 sec (0.002883/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001106/0 sec (0.001106/0.001106 sec )
[LOG] Total clause minimization time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0.006965 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.005554 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003037/0 sec (0.003037/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001174/0 sec (0.001174/0.001174 sec )
[LOG] Total clause minimization time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0.007232 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.012449 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007651/0 sec (0.007651/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.0032/0 sec (0.0032/0.0032 sec )
[LOG] Total clause minimization time: 4.5e-05/0 sec (4.5e-05/4.5e-05 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.016417 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.012709 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007947/0 sec (0.007947/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003494/0 sec (0.003494/0.003494 sec )
[LOG] Total clause minimization time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.016677 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.032599 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.021895/0 sec (0.021895/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.010807/0 sec (0.010807/0.010807 sec )
[LOG] Total clause minimization time: 8.1e-05/0 sec (8.1e-05/8.1e-05 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.043099 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.033268 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022356/0 sec (0.022356/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.011182/0 sec (0.011182/0.011182 sec )
[LOG] Total clause minimization time: 8.1e-05/0 sec (8.1e-05/8.1e-05 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.044371 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.076132 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05086/0 sec (0.05086/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.022634/0 sec (0.022634/0.022634 sec )
[LOG] Total clause minimization time: 0.00022/0 sec (0.00022/0.00022 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.110832 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.079491 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052036/1 sec (0.052036/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.022732/1 sec (0.022732/0.022732 sec )
[LOG] Total clause minimization time: 0.000201/0 sec (0.000201/0.000201 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.114687 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.002038 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00089/0 sec (0.000271/0 sec, 0.000228/0 sec, 0.000391/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000156/0 sec (6e-06/6e-06 sec, 5e-06/5e-06 sec, 0.000145/0.000145 sec )
[LOG] Total clause minimization time: 6e-06/0 sec (0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Average clause size reduction: 9 --> 0 (0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Overall execution time: 0.002719 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.00162 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000592/0 sec (0.000182/0 sec, 0.000161/0 sec, 0.000249/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 9.3e-05/0 sec (6e-06/6e-06 sec, 5e-06/5e-06 sec, 8.2e-05/8.2e-05 sec )
[LOG] Total clause minimization time: 6e-06/0 sec (0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 6.5 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0.002263 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.004985 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003321/0 sec (0.000664/0 sec, 0.000539/0 sec, 0.000536/0 sec, 0.000537/0 sec, 0.001045/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000497/0 sec (6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 0.000477/0.000477 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0 )
[LOG] Average clause size reduction: 15.8333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0 )
[LOG] Overall execution time: 0.005939 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.003673 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002249/0 sec (0.000472/0 sec, 0.000373/0 sec, 0.00038/0 sec, 0.000383/0 sec, 0.000641/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000253/0 sec (6e-06/6e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 0.000235/0.000235 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0 )
[LOG] Average clause size reduction: 12 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Overall execution time: 0.004516 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.012702 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009783/0 sec (0.001323/0 sec, 0.001136/0 sec, 0.001148/0 sec, 0.001151/0 sec, 0.001144/0 sec, 0.001155/0 sec, 0.002726/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001582/0 sec (6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 7e-06/7e-06 sec, 0.001552/0.001552 sec )
[LOG] Total clause minimization time: 1.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0 )
[LOG] Average clause size reduction: 26.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0 )
[LOG] Overall execution time: 0.014145 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.008398 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006142/0 sec (0.000898/0 sec, 0.000762/0 sec, 0.000773/0 sec, 0.000776/0 sec, 0.000776/0 sec, 0.000773/0 sec, 0.001384/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000568/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 0.000542/0.000542 sec )
[LOG] Total clause minimization time: 1.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0 )
[LOG] Average clause size reduction: 18.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0 )
[LOG] Overall execution time: 0.009531 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.030588 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025363/0 sec (0.002467/0 sec, 0.002273/0 sec, 0.002405/0 sec, 0.002398/0 sec, 0.002398/0 sec, 0.002346/0 sec, 0.002376/0 sec, 0.002437/0 sec, 0.006263/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003812/0 sec (8e-06/8e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 9e-06/9e-06 sec, 0.003769/0.003769 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0 )
[LOG] Average clause size reduction: 39.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0 )
[LOG] Overall execution time: 0.032885 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01907 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.015223/0 sec (0.001649/0 sec, 0.001473/0 sec, 0.001527/0 sec, 0.001507/0 sec, 0.001579/0 sec, 0.001567/0 sec, 0.001599/0 sec, 0.001579/0 sec, 0.002743/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001123/0 sec (6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 8e-06/8e-06 sec, 0.001084/0.001084 sec )
[LOG] Total clause minimization time: 2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0 )
[LOG] Average clause size reduction: 26.4 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0 )
[LOG] Overall execution time: 0.020835 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.059502 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050562/0 sec (0.00436/0 sec, 0.003843/0 sec, 0.003856/0 sec, 0.003875/0 sec, 0.003923/0 sec, 0.003938/0 sec, 0.00395/0 sec, 0.003816/0 sec, 0.003882/0 sec, 0.003986/0 sec, 0.011133/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.007108/0 sec (7e-06/7e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 1e-05/1e-05 sec, 0.007052/0.007052 sec )
[LOG] Total clause minimization time: 3.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.9e-05/3.9e-05 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0 )
[LOG] Average clause size reduction: 53.9167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0 )
[LOG] Overall execution time: 0.063343 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.035504 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029554/0 sec (0.002723/0 sec, 0.002418/0 sec, 0.002436/0 sec, 0.002455/0 sec, 0.002481/0 sec, 0.002455/0 sec, 0.002506/0 sec, 0.002495/0 sec, 0.002531/0 sec, 0.00253/0 sec, 0.004524/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001971/0 sec (6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 8e-06/8e-06 sec, 0.001921/0.001921 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0 )
[LOG] Average clause size reduction: 34.5833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0 )
[LOG] Overall execution time: 0.038063 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.103125 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.088557/0 sec (0.00649/0 sec, 0.005729/0 sec, 0.005848/0 sec, 0.005912/0 sec, 0.005839/0 sec, 0.005863/0 sec, 0.005912/0 sec, 0.006002/0 sec, 0.005981/0 sec, 0.005992/0 sec, 0.005963/0 sec, 0.005947/0 sec, 0.017079/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.011078/0 sec (9e-06/9e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 1.2e-05/1.2e-05 sec, 0.011004/0.011004 sec )
[LOG] Total clause minimization time: 6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-05/6e-05 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0 )
[LOG] Overall execution time: 0.108702 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.05949 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050442/0 sec (0.003914/0 sec, 0.003547/0 sec, 0.003582/0 sec, 0.003607/0 sec, 0.003582/0 sec, 0.003579/0 sec, 0.003627/0 sec, 0.003643/0 sec, 0.003691/0 sec, 0.003669/0 sec, 0.003632/0 sec, 0.003679/0 sec, 0.00669/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002992/0 sec (6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 1e-05/1e-05 sec, 0.002928/0.002928 sec )
[LOG] Total clause minimization time: 3.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0 )
[LOG] Average clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0 )
[LOG] Overall execution time: 0.063292 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.164267 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.141957/0 sec (0.009429/0 sec, 0.008264/0 sec, 0.008115/0 sec, 0.008393/0 sec, 0.008726/0 sec, 0.008694/0 sec, 0.008522/0 sec, 0.008629/0 sec, 0.008833/0 sec, 0.008693/0 sec, 0.008545/0 sec, 0.008634/0 sec, 0.008746/0 sec, 0.00848/0 sec, 0.021254/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.012525/0 sec (1.4e-05/1.4e-05 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 9e-06/9e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 6e-06/6e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 1.5e-05/1.5e-05 sec, 0.012408/0.012408 sec )
[LOG] Total clause minimization time: 8.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.3e-05/8.3e-05 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0 )
[LOG] Average clause size reduction: 83.4375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0 )
[LOG] Overall execution time: 0.17291 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.094312 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.080993/0 sec (0.005743/0 sec, 0.004916/0 sec, 0.004979/0 sec, 0.005015/0 sec, 0.005066/0 sec, 0.005061/0 sec, 0.005043/0 sec, 0.005036/0 sec, 0.005108/0 sec, 0.005043/0 sec, 0.005072/0 sec, 0.005209/0 sec, 0.005258/0 sec, 0.005056/0 sec, 0.009388/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00422/0 sec (8e-06/8e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 1.1e-05/1.1e-05 sec, 0.004137/0.004137 sec )
[LOG] Total clause minimization time: 5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-05/5e-05 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0 )
[LOG] Average clause size reduction: 51.5625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0 )
[LOG] Overall execution time: 0.099727 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.265628 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.231921/0 sec (0.013004/0 sec, 0.011885/0 sec, 0.012081/0 sec, 0.012035/0 sec, 0.01246/0 sec, 0.012403/0 sec, 0.012679/0 sec, 0.012953/0 sec, 0.012963/0 sec, 0.012949/0 sec, 0.012949/0 sec, 0.013053/0 sec, 0.013303/0 sec, 0.013138/0 sec, 0.013045/0 sec, 0.013509/0 sec, 0.027512/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.014388/0 sec (1.8e-05/1.8e-05 sec, 1.5e-05/1.5e-05 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.2e-05/1.2e-05 sec, 1e-05/1e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 2.3e-05/2.3e-05 sec, 0.014179/0.014179 sec )
[LOG] Total clause minimization time: 0.000108/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000108/0.000108 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0 )
[LOG] Average clause size reduction: 98.6111 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0 )
[LOG] Overall execution time: 0.277552 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.138631 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.119485/0 sec (0.007078/0 sec, 0.006303/0 sec, 0.006256/0 sec, 0.006298/0 sec, 0.006483/0 sec, 0.006501/0 sec, 0.006571/0 sec, 0.006643/0 sec, 0.00681/0 sec, 0.006858/0 sec, 0.00674/0 sec, 0.00674/0 sec, 0.006687/0 sec, 0.00673/0 sec, 0.006802/0 sec, 0.006908/0 sec, 0.013077/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.006169/0 sec (9e-06/9e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 1.4e-05/1.4e-05 sec, 0.006071/0.006071 sec )
[LOG] Total clause minimization time: 6.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.7e-05/6.7e-05 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0 )
[LOG] Average clause size reduction: 60.2222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0 )
[LOG] Overall execution time: 0.145986 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.399265 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.349556/0 sec (0.016668/0 sec, 0.015917/0 sec, 0.015684/0 sec, 0.016157/0 sec, 0.01657/0 sec, 0.017092/0 sec, 0.017592/0 sec, 0.018078/0 sec, 0.018514/0 sec, 0.018842/0 sec, 0.018546/0 sec, 0.018328/0 sec, 0.017692/0 sec, 0.017644/0 sec, 0.017617/0 sec, 0.018137/0 sec, 0.018096/0 sec, 0.018221/0 sec, 0.034161/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.015429/0 sec (2.5e-05/2.5e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 2.6e-05/2.6e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.7e-05/1.7e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.2e-05/1.2e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 2.7e-05/2.7e-05 sec, 0.015116/0.015116 sec )
[LOG] Total clause minimization time: 0.000132/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000132/0.000132 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0 )
[LOG] Average clause size reduction: 113.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0 )
[LOG] Overall execution time: 0.416653 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.20755 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.180523/1 sec (0.009279/0 sec, 0.008322/0 sec, 0.008402/0 sec, 0.008739/0 sec, 0.008919/0 sec, 0.00886/0 sec, 0.008912/0 sec, 0.009044/0 sec, 0.00927/0 sec, 0.009196/0 sec, 0.009471/0 sec, 0.009299/0 sec, 0.009223/0 sec, 0.009268/1 sec, 0.009407/0 sec, 0.009106/0 sec, 0.009111/0 sec, 0.009286/0 sec, 0.017409/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.007966/0 sec (1.1e-05/1.1e-05 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec, 6e-06/6e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 1.6e-05/1.6e-05 sec, 0.007822/0.007822 sec )
[LOG] Total clause minimization time: 8.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.2e-05/8.2e-05 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0 )
[LOG] Average clause size reduction: 68.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0 )
[LOG] Overall execution time: 0.217868 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.582074 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.511305/0 sec (0.021533/0 sec, 0.020815/0 sec, 0.020874/0 sec, 0.021943/0 sec, 0.022361/0 sec, 0.022728/0 sec, 0.02322/0 sec, 0.023956/0 sec, 0.023401/0 sec, 0.023807/0 sec, 0.024381/0 sec, 0.024119/0 sec, 0.024002/0 sec, 0.024451/0 sec, 0.024458/0 sec, 0.024423/0 sec, 0.023746/0 sec, 0.024893/0 sec, 0.024655/0 sec, 0.024409/0 sec, 0.04313/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.018747/0 sec (2.4e-05/2.4e-05 sec, 2.7e-05/2.7e-05 sec, 2.5e-05/2.5e-05 sec, 2.7e-05/2.7e-05 sec, 2.5e-05/2.5e-05 sec, 2.3e-05/2.3e-05 sec, 2.4e-05/2.4e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 2.2e-05/2.2e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 2.1e-05/2.1e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.5e-05/1.5e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 4.1e-05/4.1e-05 sec, 0.018308/0.018308 sec )
[LOG] Total clause minimization time: 0.000167/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000167/0.000167 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0 )
[LOG] Average clause size reduction: 129.409 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0 )
[LOG] Overall execution time: 0.604386 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.300271 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.263449/0 sec (0.011954/0 sec, 0.010886/0 sec, 0.010937/0 sec, 0.011079/0 sec, 0.011559/0 sec, 0.011632/0 sec, 0.011701/0 sec, 0.011854/0 sec, 0.01227/0 sec, 0.012145/0 sec, 0.012307/0 sec, 0.012321/0 sec, 0.012333/0 sec, 0.012248/0 sec, 0.012502/0 sec, 0.01251/0 sec, 0.012571/0 sec, 0.012402/0 sec, 0.012565/0 sec, 0.012368/0 sec, 0.023305/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.010781/0 sec (2e-05/2e-05 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 9e-06/9e-06 sec, 1.1e-05/1.1e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.1e-05/1.1e-05 sec, 1.2e-05/1.2e-05 sec, 1e-05/1e-05 sec, 1.2e-05/1.2e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 2.2e-05/2.2e-05 sec, 0.010537/0.010537 sec )
[LOG] Total clause minimization time: 0.000107/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000107/0.000107 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0 )
[LOG] Average clause size reduction: 77.7273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0 )
[LOG] Overall execution time: 0.31348 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.792748 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.693635/1 sec (0.025369/0 sec, 0.025608/0 sec, 0.026256/1 sec, 0.026636/0 sec, 0.027587/0 sec, 0.026508/0 sec, 0.029021/0 sec, 0.030037/0 sec, 0.029785/0 sec, 0.030407/0 sec, 0.030426/0 sec, 0.030493/0 sec, 0.029555/0 sec, 0.029667/0 sec, 0.030052/0 sec, 0.031138/0 sec, 0.029651/0 sec, 0.030014/0 sec, 0.030651/0 sec, 0.031001/0 sec, 0.031162/0 sec, 0.030945/0 sec, 0.051666/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.021191/0 sec (3.3e-05/3.3e-05 sec, 2.8e-05/2.8e-05 sec, 3.5e-05/3.5e-05 sec, 3.2e-05/3.2e-05 sec, 3e-05/3e-05 sec, 3e-05/3e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 4.8e-05/4.8e-05 sec, 2.7e-05/2.7e-05 sec, 2.4e-05/2.4e-05 sec, 2.6e-05/2.6e-05 sec, 2e-05/2e-05 sec, 2.6e-05/2.6e-05 sec, 2.4e-05/2.4e-05 sec, 2.2e-05/2.2e-05 sec, 2.1e-05/2.1e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.6e-05/1.6e-05 sec, 4.2e-05/4.2e-05 sec, 0.020589/0.020589 sec )
[LOG] Total clause minimization time: 0.000218/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000218/0.000218 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0 )
[LOG] Average clause size reduction: 144.958 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0 )
[LOG] Overall execution time: 0.822916 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.427014 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.377575/0 sec (0.015215/0 sec, 0.013855/0 sec, 0.014032/0 sec, 0.014665/0 sec, 0.014797/0 sec, 0.014929/0 sec, 0.014996/0 sec, 0.015441/0 sec, 0.015678/0 sec, 0.015603/0 sec, 0.016345/0 sec, 0.016056/0 sec, 0.016347/0 sec, 0.016068/0 sec, 0.016287/0 sec, 0.016711/0 sec, 0.017003/0 sec, 0.016643/0 sec, 0.01685/0 sec, 0.016224/0 sec, 0.016704/0 sec, 0.016815/0 sec, 0.030311/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01344/0 sec (1.7e-05/1.7e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.7e-05/1.7e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.6e-05/1.6e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 2.6e-05/2.6e-05 sec, 0.013113/0.013113 sec )
[LOG] Total clause minimization time: 0.000124/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000124/0.000124 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0 )
[LOG] Average clause size reduction: 86.5417 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0 )
[LOG] Overall execution time: 0.444251 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.10054 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.97072/1 sec (0.031762/0 sec, 0.033489/0 sec, 0.034041/1 sec, 0.035152/0 sec, 0.035606/0 sec, 0.036263/0 sec, 0.037962/0 sec, 0.038167/0 sec, 0.038906/0 sec, 0.038642/0 sec, 0.038923/0 sec, 0.039286/0 sec, 0.039021/0 sec, 0.039136/0 sec, 0.039201/0 sec, 0.038727/0 sec, 0.038312/0 sec, 0.039394/0 sec, 0.039337/0 sec, 0.038184/0 sec, 0.040196/0 sec, 0.039913/0 sec, 0.039252/0 sec, 0.03814/0 sec, 0.063708/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.024817/0 sec (4.2e-05/4.2e-05 sec, 4.5e-05/4.5e-05 sec, 4.1e-05/4.1e-05 sec, 4.2e-05/4.2e-05 sec, 3.2e-05/3.2e-05 sec, 3.6e-05/3.6e-05 sec, 3.9e-05/3.9e-05 sec, 3.3e-05/3.3e-05 sec, 4.1e-05/4.1e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 3.7e-05/3.7e-05 sec, 2.6e-05/2.6e-05 sec, 3.1e-05/3.1e-05 sec, 2.8e-05/2.8e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 1.9e-05/1.9e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 1.7e-05/1.7e-05 sec, 6.1e-05/6.1e-05 sec, 0.024043/0.024043 sec )
[LOG] Total clause minimization time: 0.000286/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000286/0.000286 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0 )
[LOG] Average clause size reduction: 160.577 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0 )
[LOG] Overall execution time: 1.13877 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.29 sec (Real time) / 1.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.577521 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.511503/0 sec (0.018194/0 sec, 0.017127/0 sec, 0.016724/0 sec, 0.017575/0 sec, 0.018278/0 sec, 0.018292/0 sec, 0.018764/0 sec, 0.019255/0 sec, 0.019706/0 sec, 0.020016/0 sec, 0.019749/0 sec, 0.020039/0 sec, 0.019955/0 sec, 0.020512/0 sec, 0.020925/0 sec, 0.021074/0 sec, 0.020789/0 sec, 0.020564/0 sec, 0.021082/0 sec, 0.020655/0 sec, 0.021053/0 sec, 0.021145/0 sec, 0.02127/0 sec, 0.020715/0 sec, 0.038045/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.016748/0 sec (1.9e-05/1.9e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec, 2.1e-05/2.1e-05 sec, 1.5e-05/1.5e-05 sec, 1.7e-05/1.7e-05 sec, 1.5e-05/1.5e-05 sec, 1.9e-05/1.9e-05 sec, 1.5e-05/1.5e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 2.6e-05/2.6e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.5e-05/1.5e-05 sec, 1.6e-05/1.6e-05 sec, 1.2e-05/1.2e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 3.2e-05/3.2e-05 sec, 0.016328/0.016328 sec )
[LOG] Total clause minimization time: 0.000145/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000145/0.000145 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0 )
[LOG] Average clause size reduction: 95.3846 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0 )
[LOG] Overall execution time: 0.599408 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.129648 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 142 new AND gates.
[LOG] Size before ABC: 164 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.098607/0 sec (0.011941/0 sec, 0.020998/0 sec, 0.014484/0 sec, 0.020964/0 sec, 0.016065/0 sec, 0.014155/0 sec )
[LOG] Nr of iterations: 50 (10, 19, 5, 2, 8, 6 )
[LOG] Total clause computation time: 0.034826/0 sec (0.004371/0.004371 sec, 0.007089/0.007089 sec, 0.00432/0.00432 sec, 0.006814/0.006814 sec, 0.007546/0.007546 sec, 0.004686/0.004686 sec )
[LOG] Total clause minimization time: 0.049711/0 sec (0.005267/0.005267 sec, 0.011377/0.011377 sec, 0.00793/0.00793 sec, 0.011999/0.011999 sec, 0.00603/0.00603 sec, 0.007108/0.007108 sec )
[LOG] Total clause size reduction: 5281 --> 97 (1242 --> 17, 2232 --> 50, 440 --> 6, 108 --> 0, 749 --> 13, 510 --> 11 )
[LOG] Average clause size reduction: 105.62 --> 1.94 (124.2 --> 1.7, 117.474 --> 2.63158, 88 --> 1.2, 54 --> 0, 93.625 --> 1.625, 85 --> 1.83333 )
[LOG] Overall execution time: 0.131327 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 307 5 21 1 276
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.349865 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 264 new AND gates.
[LOG] Size before ABC: 304 AND gates.
[LOG] Size after ABC: 263 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.257101/0 sec (0.036649/0 sec, 0.048682/0 sec, 0.039454/0 sec, 0.03098/0 sec, 0.026005/0 sec, 0.050498/0 sec, 0.024833/0 sec )
[LOG] Nr of iterations: 80 (21, 23, 8, 4, 5, 17, 2 )
[LOG] Total clause computation time: 0.089598/0 sec (0.009642/0.009642 sec, 0.014999/0.014999 sec, 0.011077/0.011077 sec, 0.010797/0.010797 sec, 0.010095/0.010095 sec, 0.022659/0.022659 sec, 0.010329/0.010329 sec )
[LOG] Total clause minimization time: 0.137245/0 sec (0.022863/0.022863 sec, 0.028788/0.028788 sec, 0.024189/0.024189 sec, 0.016223/0.016223 sec, 0.011784/0.011784 sec, 0.022921/0.022921 sec, 0.010477/0.010477 sec )
[LOG] Total clause size reduction: 11302 --> 211 (3540 --> 66, 3586 --> 74, 1015 --> 21, 402 --> 5, 524 --> 5, 2064 --> 39, 171 --> 1 )
[LOG] Average clause size reduction: 141.275 --> 2.6375 (168.571 --> 3.14286, 155.913 --> 3.21739, 126.875 --> 2.625, 100.5 --> 1.25, 104.8 --> 1, 121.412 --> 2.29412, 85.5 --> 0.5 )
[LOG] Overall execution time: 0.35206 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.92 sec (Real time) / 0.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 469 6 24 1 433
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 0.97155 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 368 new AND gates.
[LOG] Size before ABC: 418 AND gates.
[LOG] Size after ABC: 366 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.738232/1 sec (0.05488/0 sec, 0.092535/0 sec, 0.049111/0 sec, 0.04836/1 sec, 0.045742/0 sec, 0.053/0 sec, 0.259935/0 sec, 0.108887/0 sec, 0.025782/0 sec )
[LOG] Nr of iterations: 113 (24, 19, 11, 8, 3, 10, 5, 31, 2 )
[LOG] Total clause computation time: 0.239845/1 sec (0.01789/0.01789 sec, 0.024841/0.024841 sec, 0.014261/0.014261 sec, 0.012022/0.012022 sec, 0.011372/0.011372 sec, 0.013844/0.013844 sec, 0.091111/0.091111 sec, 0.044408/0.044408 sec, 0.010096/0.010096 sec )
[LOG] Total clause minimization time: 0.432706/0 sec (0.02976/0.02976 sec, 0.06027/0.06027 sec, 0.027915/0.027915 sec, 0.029762/0.029762 sec, 0.028025/0.028025 sec, 0.03211/0.03211 sec, 0.161772/0.161772 sec, 0.054205/0.054205 sec, 0.008887/0.008887 sec )
[LOG] Total clause size reduction: 18240 --> 298 (4968 --> 75, 3636 --> 67, 1790 --> 19, 1141 --> 13, 308 --> 4, 1323 --> 23, 584 --> 12, 4350 --> 84, 140 --> 1 )
[LOG] Average clause size reduction: 161.416 --> 2.63717 (207 --> 3.125, 191.368 --> 3.52632, 162.727 --> 1.72727, 142.625 --> 1.625, 102.667 --> 1.33333, 132.3 --> 2.3, 116.8 --> 2.4, 140.323 --> 2.70968, 70 --> 0.5 )
[LOG] Overall execution time: 0.9746 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.16 sec (Real time) / 1.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.36 sec (Real time) / 1.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 611 7 27 1 570
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 2.08956 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 466 new AND gates.
[LOG] Size before ABC: 531 AND gates.
[LOG] Size after ABC: 466 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.47727/2 sec (0.185464/1 sec, 0.294459/0 sec, 0.079127/0 sec, 0.095209/0 sec, 0.096884/0 sec, 0.091725/0 sec, 0.178489/0 sec, 0.17587/1 sec, 0.242226/0 sec, 0.037819/0 sec )
[LOG] Nr of iterations: 137 (24, 26, 6, 9, 9, 15, 15, 11, 19, 3 )
[LOG] Total clause computation time: 0.432753/0 sec (0.03531/0.03531 sec, 0.049929/0.049929 sec, 0.011317/0.011317 sec, 0.015077/0.015077 sec, 0.016791/0.016791 sec, 0.015164/0.015164 sec, 0.093811/0.093811 sec, 0.062172/0.062172 sec, 0.12093/0.12093 sec, 0.012252/0.012252 sec )
[LOG] Total clause minimization time: 0.905182/2 sec (0.136404/0.136404 sec, 0.229441/0.229441 sec, 0.055187/0.055187 sec, 0.067469/0.067469 sec, 0.067371/0.067371 sec, 0.062876/0.062876 sec, 0.070079/0.070079 sec, 0.099603/0.099603 sec, 0.104805/0.104805 sec, 0.011947/0.011947 sec )
[LOG] Total clause size reduction: 26125 --> 388 (6049 --> 88, 6175 --> 114, 1065 --> 8, 1608 --> 13, 1496 --> 14, 2464 --> 28, 2338 --> 42, 1660 --> 25, 2952 --> 53, 318 --> 3 )
[LOG] Average clause size reduction: 190.693 --> 2.83212 (252.042 --> 3.66667, 237.5 --> 4.38462, 177.5 --> 1.33333, 178.667 --> 1.44444, 166.222 --> 1.55556, 164.267 --> 1.86667, 155.867 --> 2.8, 150.909 --> 2.27273, 155.368 --> 2.78947, 106 --> 1 )
[LOG] Overall execution time: 2.0941 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.30 sec (Real time) / 2.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.41 sec (Real time) / 2.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 756 8 30 1 708
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 11.6496 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1170 new AND gates.
[LOG] Size before ABC: 1363 AND gates.
[LOG] Size after ABC: 1170 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.4814/9 sec (0.039924/0 sec, 0.055439/0 sec, 0.23431/0 sec, 0.160431/0 sec, 0.142842/0 sec, 0.146902/1 sec, 0.123789/0 sec, 0.880035/1 sec, 0.902671/0 sec, 2.97103/2 sec, 2.38481/3 sec, 2.43919/2 sec )
[LOG] Nr of iterations: 299 (5, 7, 42, 8, 9, 8, 6, 52, 43, 78, 27, 14 )
[LOG] Total clause computation time: 1.55396/2 sec (0.009924/0.009924 sec, 0.013528/0.013528 sec, 0.06096/0.06096 sec, 0.023399/0.023399 sec, 0.015295/0.015295 sec, 0.015198/0.015198 sec, 0.013943/0.013943 sec, 0.148045/0.148045 sec, 0.121761/0.121761 sec, 0.450838/0.450838 sec, 0.251005/0.251005 sec, 0.430063/0.430063 sec )
[LOG] Total clause minimization time: 8.58067/6 sec (0.011481/0.011481 sec, 0.023921/0.023921 sec, 0.147102/0.147102 sec, 0.117853/0.117853 sec, 0.107757/0.107757 sec, 0.111348/0.111348 sec, 0.089603/0.089603 sec, 0.697471/0.697471 sec, 0.747376/0.747376 sec, 2.46033/2.46033 sec, 2.09288/2.09288 sec, 1.97355/1.97355 sec )
[LOG] Total clause size reduction: 60915 --> 1190 (1312 --> 5, 1866 --> 17, 10947 --> 139, 1764 --> 12, 1912 --> 21, 1645 --> 20, 1220 --> 9, 10863 --> 237, 8442 --> 188, 13937 --> 445, 4680 --> 57, 2327 --> 40 )
[LOG] Average clause size reduction: 203.729 --> 3.97993 (262.4 --> 1, 266.571 --> 2.42857, 260.643 --> 3.30952, 220.5 --> 1.5, 212.444 --> 2.33333, 205.625 --> 2.5, 203.333 --> 1.5, 208.904 --> 4.55769, 196.326 --> 4.37209, 178.679 --> 5.70513, 173.333 --> 2.11111, 166.214 --> 2.85714 )
[LOG] Overall execution time: 11.6556 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.97 sec (Real time) / 11.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.34 sec (Real time) / 8.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1508 9 33 1 1454
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 17.6099 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 1394 new AND gates.
[LOG] Size before ABC: 1659 AND gates.
[LOG] Size after ABC: 1393 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.8862/16 sec (0.049759/0 sec, 0.050044/0 sec, 0.350582/1 sec, 0.21823/0 sec, 0.218113/0 sec, 0.242297/0 sec, 0.296975/1 sec, 0.382814/0 sec, 1.47902/1 sec, 1.75509/2 sec, 3.6338/4 sec, 2.89079/3 sec, 4.31865/4 sec )
[LOG] Nr of iterations: 390 (7, 3, 56, 15, 15, 15, 16, 15, 53, 46, 62, 70, 17 )
[LOG] Total clause computation time: 2.47138/3 sec (0.012043/0.012043 sec, 0.012869/0.012869 sec, 0.064243/0.064243 sec, 0.025532/0.025532 sec, 0.027165/0.027165 sec, 0.023657/0.023657 sec, 0.038941/0.038941 sec, 0.026311/0.026311 sec, 0.167438/0.167438 sec, 0.244813/0.244813 sec, 0.399451/0.399451 sec, 0.54811/0.54811 sec, 0.88081/0.88081 sec )
[LOG] Total clause minimization time: 12.837/12 sec (0.015427/0.015427 sec, 0.014384/0.014384 sec, 0.248658/0.248658 sec, 0.163907/0.163907 sec, 0.160592/0.160592 sec, 0.188875/0.188875 sec, 0.22609/0.22609 sec, 0.3236/0.3236 sec, 1.25741/1.25741 sec, 1.45457/1.45457 sec, 3.15331/3.15331 sec, 2.24963/2.24963 sec, 3.38052/3.38052 sec )
[LOG] Total clause size reduction: 85810 --> 1488 (2226 --> 10, 700 --> 3, 16115 --> 186, 3962 --> 26, 3766 --> 31, 3570 --> 31, 3780 --> 30, 3584 --> 30, 11232 --> 246, 9090 --> 206, 11651 --> 290, 13110 --> 358, 3024 --> 41 )
[LOG] Average clause size reduction: 220.026 --> 3.81538 (318 --> 1.42857, 233.333 --> 1, 287.768 --> 3.32143, 264.133 --> 1.73333, 251.067 --> 2.06667, 238 --> 2.06667, 236.25 --> 1.875, 238.933 --> 2, 211.925 --> 4.64151, 197.609 --> 4.47826, 187.919 --> 4.67742, 187.286 --> 5.11429, 177.882 --> 2.41176 )
[LOG] Overall execution time: 17.6172 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.98 sec (Real time) / 17.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.69 sec (Real time) / 11.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1774 10 35 1 1717
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 21.3865 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 1566 new AND gates.
[LOG] Size before ABC: 1871 AND gates.
[LOG] Size after ABC: 1566 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.947/19 sec (0.067289/0 sec, 0.072548/0 sec, 0.465706/1 sec, 0.321958/0 sec, 0.361391/0 sec, 0.240849/1 sec, 0.492488/0 sec, 0.256074/0 sec, 1.02885/1 sec, 0.51408/1 sec, 2.06257/2 sec, 2.94267/3 sec, 4.68684/5 sec, 5.43371/5 sec )
[LOG] Nr of iterations: 390 (6, 4, 47, 10, 9, 6, 13, 5, 40, 18, 58, 75, 90, 9 )
[LOG] Total clause computation time: 4.11159/4 sec (0.013476/0.013476 sec, 0.015465/0.015465 sec, 0.078903/0.078903 sec, 0.022432/0.022432 sec, 0.026553/0.026553 sec, 0.019965/0.019965 sec, 0.028947/0.028947 sec, 0.019448/0.019448 sec, 0.119788/0.119788 sec, 0.048619/0.048619 sec, 0.26516/0.26516 sec, 0.689794/0.689794 sec, 0.845473/0.845473 sec, 1.91757/1.91757 sec )
[LOG] Total clause minimization time: 14.01/15 sec (0.024136/0.024136 sec, 0.026694/0.026694 sec, 0.340839/0.340839 sec, 0.264552/0.264552 sec, 0.298192/0.298192 sec, 0.182896/0.182896 sec, 0.420612/0.420612 sec, 0.197272/0.197272 sec, 0.851572/0.851572 sec, 0.420534/0.420534 sec, 1.72235/1.72235 sec, 2.12309/2.12309 sec, 3.68232/3.68232 sec, 3.45496/3.45496 sec )
[LOG] Total clause size reduction: 94082 --> 1671 (2065 --> 11, 1164 --> 8, 14766 --> 158, 2799 --> 14, 2376 --> 12, 1400 --> 8, 3324 --> 28, 1056 --> 6, 11973 --> 162, 4301 --> 28, 13224 --> 285, 15466 --> 387, 18512 --> 537, 1656 --> 27 )
[LOG] Average clause size reduction: 241.236 --> 4.28462 (344.167 --> 1.83333, 291 --> 2, 314.17 --> 3.3617, 279.9 --> 1.4, 264 --> 1.33333, 233.333 --> 1.33333, 255.692 --> 2.15385, 211.2 --> 1.2, 299.325 --> 4.05, 238.944 --> 1.55556, 228 --> 4.91379, 206.213 --> 5.16, 205.689 --> 5.96667, 184 --> 3 )
[LOG] Overall execution time: 21.3952 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.78 sec (Real time) / 21.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.46 sec (Real time) / 26.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1989 11 37 1 1927
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 64.9175 sec CPU time.
[LOG] Relation determinization time: 65 sec real time.
[LOG] Final circuit size: 1494 new AND gates.
[LOG] Size before ABC: 1746 AND gates.
[LOG] Size after ABC: 1494 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 57.5984/57 sec (0.130602/0 sec, 0.194812/0 sec, 1.01354/1 sec, 0.587161/1 sec, 0.747571/0 sec, 1.04621/1 sec, 1.06369/1 sec, 1.54291/1 sec, 5.23251/5 sec, 1.15333/2 sec, 9.39254/9 sec, 1.40723/1 sec, 8.37584/9 sec, 9.87696/10 sec, 15.8335/16 sec )
[LOG] Nr of iterations: 413 (4, 7, 46, 5, 8, 9, 8, 16, 40, 11, 43, 9, 80, 74, 53 )
[LOG] Total clause computation time: 8.6394/14 sec (0.026323/0.026323 sec, 0.036023/0.036023 sec, 0.205418/0.205418 sec, 0.033635/0.033635 sec, 0.055857/0.055857 sec, 0.044162/0.044162 sec, 0.047361/0.047361 sec, 0.059964/0.059964 sec, 0.688518/0.688518 sec, 0.061689/0.061689 sec, 1.05203/1.05203 sec, 0.048344/0.048344 sec, 1.50348/1.50348 sec, 1.86507/1.86507 sec, 2.91152/2.91152 sec )
[LOG] Total clause minimization time: 46.418/40 sec (0.039992/0.039992 sec, 0.066859/0.066859 sec, 0.647384/0.647384 sec, 0.464914/0.464914 sec, 0.579588/0.579588 sec, 0.889805/0.889805 sec, 0.90814/0.90814 sec, 1.36367/1.36367 sec, 4.33777/4.33777 sec, 0.963108/0.963108 sec, 8.14336/8.14336 sec, 1.22625/1.22625 sec, 6.51363/6.51363 sec, 7.66769/7.66769 sec, 12.6058/12.6058 sec )
[LOG] Total clause size reduction: 110055 --> 1529 (1389 --> 8, 2604 --> 13, 16290 --> 162, 1400 --> 6, 2436 --> 8, 2640 --> 15, 2156 --> 12, 4530 --> 36, 13689 --> 209, 2770 --> 16, 11676 --> 168, 1936 --> 14, 18091 --> 409, 16644 --> 278, 11804 --> 175 )
[LOG] Average clause size reduction: 266.477 --> 3.70218 (347.25 --> 2, 372 --> 1.85714, 354.13 --> 3.52174, 280 --> 1.2, 304.5 --> 1, 293.333 --> 1.66667, 269.5 --> 1.5, 283.125 --> 2.25, 342.225 --> 5.225, 251.818 --> 1.45455, 271.535 --> 3.90698, 215.111 --> 1.55556, 226.137 --> 5.1125, 224.919 --> 3.75676, 222.717 --> 3.30189 )
[LOG] Overall execution time: 64.9337 sec CPU time.
[LOG] Overall execution time: 65 sec real time.
Synthesis time: 65.40 sec (Real time) / 65.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.80 sec (Real time) / 16.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1967 12 40 1 1900
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 54.0692 sec CPU time.
[LOG] Relation determinization time: 55 sec real time.
[LOG] Final circuit size: 1576 new AND gates.
[LOG] Size before ABC: 1910 AND gates.
[LOG] Size after ABC: 1575 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 50.5094/51 sec (0.108541/0 sec, 0.117861/0 sec, 0.851306/1 sec, 0.549214/1 sec, 0.541307/0 sec, 0.751249/1 sec, 0.852657/1 sec, 0.766389/0 sec, 1.69492/2 sec, 0.662144/1 sec, 1.63331/1 sec, 0.666052/1 sec, 0.834463/1 sec, 14.4666/14 sec, 10.9926/12 sec, 6.35858/6 sec, 8.66219/9 sec )
[LOG] Nr of iterations: 402 (7, 6, 51, 9, 10, 17, 7, 4, 48, 6, 35, 6, 5, 99, 41, 35, 16 )
[LOG] Total clause computation time: 7.8036/7 sec (0.023297/0.023297 sec, 0.034298/0.034298 sec, 0.131719/0.131719 sec, 0.121065/0.121065 sec, 0.048416/0.048416 sec, 0.066856/0.066856 sec, 0.038944/0.038944 sec, 0.03066/0.03066 sec, 0.39162/0.39162 sec, 0.033954/0.033954 sec, 0.233454/0.233454 sec, 0.031398/0.031398 sec, 0.05799/0.05799 sec, 2.94497/2.94497 sec, 1.37851/1.37851 sec, 1.13258/1.13258 sec, 1.10387/1.10387 sec )
[LOG] Total clause minimization time: 41.4646/40 sec (0.049561/0.049561 sec, 0.04642/0.04642 sec, 0.654568/0.654568 sec, 0.383329/0.383329 sec, 0.445717/0.445717 sec, 0.633645/0.633645 sec, 0.768717/0.768717 sec, 0.690908/0.690908 sec, 1.21583/1.21583 sec, 0.580065/0.580065 sec, 1.31797/1.31797 sec, 0.581534/0.581534 sec, 0.722643/0.722643 sec, 11.3118/11.3118 sec, 9.48783/9.48783 sec, 5.10869/5.10869 sec, 7.46542/7.46542 sec )
[LOG] Total clause size reduction: 124826 --> 1635 (3156 --> 15, 2465 --> 13, 21050 --> 191, 3224 --> 13, 3465 --> 12, 5872 --> 40, 2190 --> 10, 1005 --> 4, 19176 --> 203, 1550 --> 8, 13362 --> 148, 1390 --> 9, 1072 --> 8, 24108 --> 635, 9800 --> 186, 8296 --> 98, 3645 --> 42 )
[LOG] Average clause size reduction: 310.512 --> 4.06716 (450.857 --> 2.14286, 410.833 --> 2.16667, 412.745 --> 3.7451, 358.222 --> 1.44444, 346.5 --> 1.2, 345.412 --> 2.35294, 312.857 --> 1.42857, 251.25 --> 1, 399.5 --> 4.22917, 258.333 --> 1.33333, 381.771 --> 4.22857, 231.667 --> 1.5, 214.4 --> 1.6, 243.515 --> 6.41414, 239.024 --> 4.53659, 237.029 --> 2.8, 227.812 --> 2.625 )
[LOG] Overall execution time: 54.0799 sec CPU time.
[LOG] Overall execution time: 55 sec real time.
Synthesis time: 54.53 sec (Real time) / 54.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.05 sec (Real time) / 26.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2111 13 43 1 2039
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 80.0143 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 1782 new AND gates.
[LOG] Size before ABC: 2126 AND gates.
[LOG] Size after ABC: 1780 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 75.2989/76 sec (0.094149/0 sec, 0.115427/1 sec, 0.546728/0 sec, 0.452022/1 sec, 1.28968/1 sec, 0.720266/1 sec, 0.557601/0 sec, 0.747759/1 sec, 2.18102/2 sec, 0.93961/1 sec, 2.33734/2 sec, 0.925683/1 sec, 0.762758/1 sec, 0.603792/1 sec, 20.2865/20 sec, 16.4478/17 sec, 11.4311/11 sec, 14.8597/15 sec )
[LOG] Nr of iterations: 469 (4, 4, 31, 5, 18, 11, 5, 12, 44, 10, 49, 5, 8, 17, 96, 81, 56, 13 )
[LOG] Total clause computation time: 12.2637/12 sec (0.016992/0.016992 sec, 0.020888/0.020888 sec, 0.082341/0.082341 sec, 0.060743/0.060743 sec, 0.314625/0.314625 sec, 0.05775/0.05775 sec, 0.064969/0.064969 sec, 0.063731/0.063731 sec, 0.401559/0.401559 sec, 0.059263/0.059263 sec, 0.305331/0.305331 sec, 0.047999/0.047999 sec, 0.055432/0.055432 sec, 0.060184/0.060184 sec, 1.48902/1.48902 sec, 4.77327/4.77327 sec, 1.41988/1.41988 sec, 2.9697/2.9697 sec )
[LOG] Total clause minimization time: 61.2359/63 sec (0.035388/0.035388 sec, 0.048673/0.048673 sec, 0.392603/0.392603 sec, 0.339159/0.339159 sec, 0.912958/0.912958 sec, 0.605312/0.605312 sec, 0.434963/0.434963 sec, 0.618162/0.618162 sec, 1.66795/1.66795 sec, 0.816056/0.816056 sec, 1.90609/1.90609 sec, 0.811606/0.811606 sec, 0.634991/0.634991 sec, 0.460931/0.460931 sec, 18.5529/18.5529 sec, 11.4202/11.4202 sec, 9.80145/9.80145 sec, 11.7765/11.7765 sec )
[LOG] Total clause size reduction: 148720 --> 1849 (1683 --> 3, 1572 --> 8, 13650 --> 89, 1760 --> 5, 7242 --> 37, 4170 --> 16, 1568 --> 6, 4125 --> 19, 17587 --> 217, 3420 --> 17, 18864 --> 200, 1256 --> 7, 2415 --> 13, 5504 --> 27, 25175 --> 539, 21120 --> 453, 14465 --> 166, 3144 --> 27 )
[LOG] Average clause size reduction: 317.1 --> 3.94243 (420.75 --> 0.75, 393 --> 2, 440.323 --> 2.87097, 352 --> 1, 402.333 --> 2.05556, 379.091 --> 1.45455, 313.6 --> 1.2, 343.75 --> 1.58333, 399.705 --> 4.93182, 342 --> 1.7, 384.98 --> 4.08163, 251.2 --> 1.4, 301.875 --> 1.625, 323.765 --> 1.58824, 262.24 --> 5.61458, 260.741 --> 5.59259, 258.304 --> 2.96429, 241.846 --> 2.07692 )
[LOG] Overall execution time: 80.0265 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 80.55 sec (Real time) / 80.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.27 sec (Real time) / 26.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2351 14 45 1 2276
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 62.8467 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 1320 new AND gates.
[LOG] Size before ABC: 1548 AND gates.
[LOG] Size after ABC: 1320 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 56.9794/57 sec (4.42837/5 sec, 1.27897/1 sec, 0.137475/0 sec, 1.75624/2 sec, 2.07581/2 sec, 0.909661/1 sec, 0.774012/1 sec, 0.80936/0 sec, 1.56923/2 sec, 1.58801/2 sec, 1.76061/1 sec, 1.07188/1 sec, 0.898422/1 sec, 2.15488/3 sec, 1.21078/1 sec, 1.36359/1 sec, 2.23905/2 sec, 15.5204/16 sec, 15.4326/15 sec )
[LOG] Nr of iterations: 362 (8, 2, 6, 41, 35, 8, 10, 8, 14, 10, 21, 7, 8, 12, 11, 16, 103, 19, 23 )
[LOG] Total clause computation time: 12.6819/13 sec (1.09912/1.09912 sec, 1.16367/1.16367 sec, 0.026626/0.026626 sec, 0.190694/0.190694 sec, 0.217258/0.217258 sec, 0.272676/0.272676 sec, 0.078923/0.078923 sec, 0.177353/0.177353 sec, 0.202571/0.202571 sec, 0.70846/0.70846 sec, 0.201027/0.201027 sec, 0.105898/0.105898 sec, 0.119221/0.119221 sec, 0.161046/0.161046 sec, 0.155715/0.155715 sec, 0.237975/0.237975 sec, 0.563897/0.563897 sec, 3.19491/3.19491 sec, 3.80483/3.80483 sec )
[LOG] Total clause minimization time: 42.436/40 sec (3.2695/3.2695 sec, 0.059602/0.059602 sec, 0.050964/0.050964 sec, 1.45369/1.45369 sec, 1.75542/1.75542 sec, 0.562828/0.562828 sec, 0.617672/0.617672 sec, 0.556062/0.556062 sec, 1.2771/1.2771 sec, 0.790892/0.790892 sec, 1.45344/1.45344 sec, 0.878733/0.878733 sec, 0.690347/0.690347 sec, 1.89726/1.89726 sec, 0.960416/0.960416 sec, 1.03246/1.03246 sec, 1.44385/1.44385 sec, 12.1939/12.1939 sec, 11.4919/11.4919 sec )
[LOG] Total clause size reduction: 128698 --> 1263 (3738 --> 20, 533 --> 1, 3010 --> 10, 22480 --> 191, 18462 --> 202, 2947 --> 11, 3690 --> 15, 2835 --> 10, 5057 --> 22, 3375 --> 16, 7220 --> 52, 2088 --> 15, 2331 --> 20, 3388 --> 41, 3140 --> 24, 4440 --> 34, 28866 --> 412, 5004 --> 83, 6094 --> 84 )
[LOG] Average clause size reduction: 355.519 --> 3.48895 (467.25 --> 2.5, 266.5 --> 0.5, 501.667 --> 1.66667, 548.293 --> 4.65854, 527.486 --> 5.77143, 368.375 --> 1.375, 369 --> 1.5, 354.375 --> 1.25, 361.214 --> 1.57143, 337.5 --> 1.6, 343.81 --> 2.47619, 298.286 --> 2.14286, 291.375 --> 2.5, 282.333 --> 3.41667, 285.455 --> 2.18182, 277.5 --> 2.125, 280.252 --> 4, 263.368 --> 4.36842, 264.957 --> 3.65217 )
[LOG] Overall execution time: 62.8605 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 63.29 sec (Real time) / 62.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.72 sec (Real time) / 8.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1932 15 47 1 1851
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 48.495 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 1591 new AND gates.
[LOG] Size before ABC: 1862 AND gates.
[LOG] Size after ABC: 1590 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 43.6515/44 sec (0.864298/1 sec, 0.608285/0 sec, 0.085441/0 sec, 1.19589/2 sec, 1.84002/1 sec, 0.550894/1 sec, 0.713429/1 sec, 0.557114/0 sec, 0.895278/1 sec, 0.984978/1 sec, 0.91144/1 sec, 0.735115/1 sec, 0.858687/1 sec, 1.24969/1 sec, 1.1673/1 sec, 1.01008/1 sec, 2.56737/3 sec, 1.80896/2 sec, 14.2119/14 sec, 10.8353/11 sec )
[LOG] Nr of iterations: 447 (9, 2, 2, 44, 35, 11, 16, 10, 12, 18, 12, 15, 27, 9, 16, 12, 111, 40, 27, 19 )
[LOG] Total clause computation time: 10.9022/9 sec (0.733071/0.733071 sec, 0.543038/0.543038 sec, 0.018347/0.018347 sec, 0.179288/0.179288 sec, 0.421573/0.421573 sec, 0.285888/0.285888 sec, 0.231022/0.231022 sec, 0.134625/0.134625 sec, 0.100957/0.100957 sec, 0.145405/0.145405 sec, 0.423837/0.423837 sec, 0.121149/0.121149 sec, 0.127204/0.127204 sec, 0.175525/0.175525 sec, 0.204942/0.204942 sec, 0.230064/0.230064 sec, 0.621453/0.621453 sec, 0.137574/0.137574 sec, 3.28538/3.28538 sec, 2.78186/2.78186 sec )
[LOG] Total clause minimization time: 31.2845/35 sec (0.089492/0.089492 sec, 0.024783/0.024783 sec, 0.027796/0.027796 sec, 0.941963/0.941963 sec, 1.34389/1.34389 sec, 0.212711/0.212711 sec, 0.421545/0.421545 sec, 0.36631/0.36631 sec, 0.73466/0.73466 sec, 0.777182/0.777182 sec, 0.427744/0.427744 sec, 0.552507/0.552507 sec, 0.652609/0.652609 sec, 1.01011/1.01011 sec, 0.889362/0.889362 sec, 0.708986/0.708986 sec, 1.76358/1.76358 sec, 1.57364/1.57364 sec, 10.814/10.814 sec, 7.95167/7.95167 sec )
[LOG] Total clause size reduction: 165395 --> 1568 (4496 --> 16, 561 --> 1, 636 --> 1, 25585 --> 225, 19720 --> 183, 4490 --> 15, 6540 --> 27, 4005 --> 20, 4477 --> 26, 6681 --> 41, 4169 --> 26, 5264 --> 37, 9360 --> 56, 2712 --> 25, 4980 --> 44, 3619 --> 21, 33770 --> 490, 11544 --> 126, 7566 --> 121, 5220 --> 67 )
[LOG] Average clause size reduction: 370.011 --> 3.50783 (499.556 --> 1.77778, 280.5 --> 0.5, 318 --> 0.5, 581.477 --> 5.11364, 563.429 --> 5.22857, 408.182 --> 1.36364, 408.75 --> 1.6875, 400.5 --> 2, 373.083 --> 2.16667, 371.167 --> 2.27778, 347.417 --> 2.16667, 350.933 --> 2.46667, 346.667 --> 2.07407, 301.333 --> 2.77778, 311.25 --> 2.75, 301.583 --> 1.75, 304.234 --> 4.41441, 288.6 --> 3.15, 280.222 --> 4.48148, 274.737 --> 3.52632 )
[LOG] Overall execution time: 48.5073 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 48.94 sec (Real time) / 48.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.97 sec (Real time) / 17.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2236 16 49 1 2152
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 77.3635 sec CPU time.
[LOG] Relation determinization time: 78 sec real time.
[LOG] Final circuit size: 1715 new AND gates.
[LOG] Size before ABC: 2014 AND gates.
[LOG] Size after ABC: 1715 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 69.9801/70 sec (3.19458/3 sec, 0.210007/0 sec, 0.21154/1 sec, 1.65229/1 sec, 1.8361/2 sec, 0.522149/1 sec, 0.603871/0 sec, 0.986569/1 sec, 1.17081/1 sec, 1.5393/2 sec, 1.91408/2 sec, 1.16067/1 sec, 1.59409/2 sec, 1.24464/1 sec, 2.06572/2 sec, 1.26982/1 sec, 3.2261/4 sec, 2.6035/2 sec, 3.18624/3 sec, 22.4315/23 sec, 17.3565/17 sec )
[LOG] Nr of iterations: 487 (16, 5, 6, 39, 31, 6, 12, 11, 9, 16, 13, 19, 19, 13, 11, 21, 137, 23, 36, 29, 15 )
[LOG] Total clause computation time: 16.6327/17 sec (1.07813/1.07813 sec, 0.071141/0.071141 sec, 0.032863/0.032863 sec, 0.394719/0.394719 sec, 0.245476/0.245476 sec, 0.083969/0.083969 sec, 0.141325/0.141325 sec, 0.488732/0.488732 sec, 0.119767/0.119767 sec, 0.435456/0.435456 sec, 0.170034/0.170034 sec, 0.218987/0.218987 sec, 0.208352/0.208352 sec, 0.177435/0.177435 sec, 0.274935/0.274935 sec, 0.227507/0.227507 sec, 0.845626/0.845626 sec, 0.169326/0.169326 sec, 0.262114/0.262114 sec, 4.79603/4.79603 sec, 6.19078/6.19078 sec )
[LOG] Total clause minimization time: 50.986/52 sec (2.04013/2.04013 sec, 0.067445/0.067445 sec, 0.110455/0.110455 sec, 1.13395/1.13395 sec, 1.47713/1.47713 sec, 0.358234/0.358234 sec, 0.369667/0.369667 sec, 0.403129/0.403129 sec, 0.962437/0.962437 sec, 0.995094/0.995094 sec, 1.64889/1.64889 sec, 0.8266/0.8266 sec, 1.26824/1.26824 sec, 0.957262/0.957262 sec, 1.68462/1.68462 sec, 0.937011/0.937011 sec, 2.10676/2.10676 sec, 2.31877/2.31877 sec, 2.79007/2.79007 sec, 17.4858/17.4858 sec, 11.0443/11.0443 sec )
[LOG] Total clause size reduction: 188609 --> 1706 (9015 --> 37, 2400 --> 10, 3405 --> 10, 24130 --> 155, 18450 --> 128, 2365 --> 7, 5192 --> 16, 4570 --> 21, 3528 --> 14, 6690 --> 29, 5064 --> 23, 7020 --> 43, 6714 --> 36, 4332 --> 26, 3450 --> 24, 7000 --> 43, 45016 --> 720, 6930 --> 65, 10710 --> 124, 8428 --> 122, 4200 --> 53 )
[LOG] Average clause size reduction: 387.287 --> 3.50308 (563.438 --> 2.3125, 480 --> 2, 567.5 --> 1.66667, 618.718 --> 3.97436, 595.161 --> 4.12903, 394.167 --> 1.16667, 432.667 --> 1.33333, 415.455 --> 1.90909, 392 --> 1.55556, 418.125 --> 1.8125, 389.538 --> 1.76923, 369.474 --> 2.26316, 353.368 --> 1.89474, 333.231 --> 2, 313.636 --> 2.18182, 333.333 --> 2.04762, 328.584 --> 5.25547, 301.304 --> 2.82609, 297.5 --> 3.44444, 290.621 --> 4.2069, 280 --> 3.53333 )
[LOG] Overall execution time: 77.3785 sec CPU time.
[LOG] Overall execution time: 78 sec real time.
Synthesis time: 77.83 sec (Real time) / 77.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.57 sec (Real time) / 18.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2406 17 51 1 2317
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 108.849 sec CPU time.
[LOG] Relation determinization time: 110 sec real time.
[LOG] Final circuit size: 2130 new AND gates.
[LOG] Size before ABC: 2455 AND gates.
[LOG] Size after ABC: 2129 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 99.8104/100 sec (1.64442/1 sec, 0.829755/1 sec, 0.152227/0 sec, 2.82739/3 sec, 3.26783/4 sec, 1.50556/1 sec, 1.37126/1 sec, 2.28128/3 sec, 2.78853/3 sec, 1.44585/1 sec, 1.74221/2 sec, 1.30011/1 sec, 1.23828/1 sec, 1.66993/2 sec, 1.31678/1 sec, 2.40721/3 sec, 6.16822/6 sec, 5.51286/5 sec, 6.24474/7 sec, 3.97554/4 sec, 16.1152/16 sec, 34.0052/34 sec )
[LOG] Nr of iterations: 551 (10, 8, 2, 55, 52, 6, 8, 13, 12, 11, 8, 11, 11, 13, 9, 13, 129, 56, 38, 11, 47, 28 )
[LOG] Total clause computation time: 17.8861/13 sec (1.44556/1.44556 sec, 0.205961/0.205961 sec, 0.03914/0.03914 sec, 0.543028/0.543028 sec, 0.57226/0.57226 sec, 0.540503/0.540503 sec, 0.269371/0.269371 sec, 0.137424/0.137424 sec, 0.184321/0.184321 sec, 0.51455/0.51455 sec, 0.388161/0.388161 sec, 0.159131/0.159131 sec, 0.118819/0.118819 sec, 0.329949/0.329949 sec, 0.3511/0.3511 sec, 0.401763/0.401763 sec, 2.1137/2.1137 sec, 0.390734/0.390734 sec, 0.425388/0.425388 sec, 0.499807/0.499807 sec, 1.75921/1.75921 sec, 6.4962/6.4962 sec )
[LOG] Total clause minimization time: 78.7127/82 sec (0.12308/0.12308 sec, 0.539188/0.539188 sec, 0.042799/0.042799 sec, 2.12413/2.12413 sec, 2.51017/2.51017 sec, 0.871086/0.871086 sec, 1.00114/1.00114 sec, 2.03737/2.03737 sec, 2.49771/2.49771 sec, 0.828128/0.828128 sec, 1.25747/1.25747 sec, 1.03553/1.03553 sec, 1.00831/1.00831 sec, 1.21886/1.21886 sec, 0.855632/0.855632 sec, 1.87824/1.87824 sec, 3.62179/3.62179 sec, 4.89374/4.89374 sec, 5.62731/5.62731 sec, 3.34483/3.34483 sec, 14.1014/14.1014 sec, 27.2948/27.2948 sec )
[LOG] Total clause size reduction: 231793 --> 2114 (5724 --> 26, 4508 --> 17, 722 --> 1, 36504 --> 231, 33609 --> 298, 2550 --> 6, 3486 --> 13, 5928 --> 21, 5148 --> 22, 4630 --> 28, 3136 --> 20, 4450 --> 24, 4180 --> 22, 4764 --> 22, 3112 --> 19, 4632 --> 40, 46592 --> 712, 19140 --> 185, 12395 --> 122, 3250 --> 22, 14720 --> 178, 8613 --> 85 )
[LOG] Average clause size reduction: 420.677 --> 3.83666 (572.4 --> 2.6, 563.5 --> 2.125, 361 --> 0.5, 663.709 --> 4.2, 646.327 --> 5.73077, 425 --> 1, 435.75 --> 1.625, 456 --> 1.61538, 429 --> 1.83333, 420.909 --> 2.54545, 392 --> 2.5, 404.545 --> 2.18182, 380 --> 2, 366.462 --> 1.69231, 345.778 --> 2.11111, 356.308 --> 3.07692, 361.178 --> 5.51938, 341.786 --> 3.30357, 326.184 --> 3.21053, 295.455 --> 2, 313.191 --> 3.78723, 307.607 --> 3.03571 )
[LOG] Overall execution time: 108.867 sec CPU time.
[LOG] Overall execution time: 110 sec real time.
Synthesis time: 109.52 sec (Real time) / 109.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.06 sec (Real time) / 1.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 53.84 sec (Real time) / 53.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2861 18 53 1 2769
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 123.783 sec CPU time.
[LOG] Relation determinization time: 124 sec real time.
[LOG] Final circuit size: 2669 new AND gates.
[LOG] Size before ABC: 3166 AND gates.
[LOG] Size after ABC: 2669 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 113.518/114 sec (1.43287/2 sec, 2.05247/2 sec, 0.188806/0 sec, 2.74046/3 sec, 3.10041/3 sec, 1.4903/2 sec, 0.930931/0 sec, 2.53292/3 sec, 0.962556/1 sec, 3.36551/3 sec, 1.44703/2 sec, 1.482/1 sec, 1.35695/2 sec, 2.49187/2 sec, 1.57005/2 sec, 2.35186/2 sec, 4.9346/5 sec, 6.735/7 sec, 4.9823/5 sec, 5.43163/5 sec, 3.31404/4 sec, 15.0183/15 sec, 43.6055/43 sec )
[LOG] Nr of iterations: 668 (8, 4, 4, 51, 54, 8, 9, 9, 9, 18, 10, 14, 8, 14, 10, 10, 98, 48, 57, 11, 14, 133, 67 )
[LOG] Total clause computation time: 24.6364/24 sec (1.14854/1.14854 sec, 1.88535/1.88535 sec, 0.03534/0.03534 sec, 0.497071/0.497071 sec, 0.489002/0.489002 sec, 0.264036/0.264036 sec, 0.331928/0.331928 sec, 0.138103/0.138103 sec, 0.168969/0.168969 sec, 0.381741/0.381741 sec, 0.2269/0.2269 sec, 0.44633/0.44633 sec, 0.304079/0.304079 sec, 0.51581/0.51581 sec, 0.252669/0.252669 sec, 0.373052/0.373052 sec, 1.32021/1.32021 sec, 0.315628/0.315628 sec, 0.511293/0.511293 sec, 0.368481/0.368481 sec, 0.289405/0.289405 sec, 2.59128/2.59128 sec, 11.7812/11.7812 sec )
[LOG] Total clause minimization time: 84.8293/84 sec (0.204002/0.204002 sec, 0.084982/0.084982 sec, 0.074524/0.074524 sec, 2.06948/2.06948 sec, 2.40263/2.40263 sec, 1.11796/1.11796 sec, 0.491013/0.491013 sec, 2.28092/2.28092 sec, 0.679689/0.679689 sec, 2.84293/2.84293 sec, 1.0992/1.0992 sec, 0.908738/0.908738 sec, 0.937343/0.937343 sec, 1.83838/1.83838 sec, 1.19079/1.19079 sec, 1.85104/1.85104 sec, 3.23203/3.23203 sec, 6.20061/6.20061 sec, 4.22299/4.22299 sec, 4.92424/4.92424 sec, 2.87391/2.87391 sec, 11.851/11.851 sec, 31.4509/31.4509 sec )
[LOG] Total clause size reduction: 282574 --> 2820 (4760 --> 22, 2037 --> 5, 2316 --> 4, 35900 --> 243, 36888 --> 308, 3745 --> 12, 4168 --> 10, 4064 --> 18, 3944 --> 12, 8143 --> 50, 4176 --> 13, 5876 --> 25, 3031 --> 12, 5616 --> 31, 3708 --> 18, 3501 --> 21, 38897 --> 573, 17907 --> 148, 20608 --> 187, 3530 --> 30, 4485 --> 32, 43560 --> 794, 21714 --> 252 )
[LOG] Average clause size reduction: 423.015 --> 4.22156 (595 --> 2.75, 509.25 --> 1.25, 579 --> 1, 703.922 --> 4.76471, 683.111 --> 5.7037, 468.125 --> 1.5, 463.111 --> 1.11111, 451.556 --> 2, 438.222 --> 1.33333, 452.389 --> 2.77778, 417.6 --> 1.3, 419.714 --> 1.78571, 378.875 --> 1.5, 401.143 --> 2.21429, 370.8 --> 1.8, 350.1 --> 2.1, 396.908 --> 5.84694, 373.062 --> 3.08333, 361.544 --> 3.2807, 320.909 --> 2.72727, 320.357 --> 2.28571, 327.519 --> 5.96992, 324.09 --> 3.76119 )
[LOG] Overall execution time: 123.801 sec CPU time.
[LOG] Overall execution time: 125 sec real time.
Synthesis time: 124.55 sec (Real time) / 123.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.47 sec (Real time) / 1.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 81.44 sec (Real time) / 81.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 3451 19 55 1 3354
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 84.0205 sec CPU time.
[LOG] Relation determinization time: 85 sec real time.
[LOG] Final circuit size: 1895 new AND gates.
[LOG] Size before ABC: 2142 AND gates.
[LOG] Size after ABC: 1894 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 71.4181/71 sec (5.33802/6 sec, 0.397101/0 sec, 0.167264/0 sec, 2.35288/3 sec, 3.81413/3 sec, 1.39082/2 sec, 1.41309/1 sec, 1.6893/2 sec, 1.81558/2 sec, 2.10484/2 sec, 2.0214/2 sec, 1.3752/1 sec, 1.95618/2 sec, 2.22655/3 sec, 1.54807/1 sec, 2.41535/3 sec, 3.92231/3 sec, 2.83181/2 sec, 4.81848/5 sec, 2.92089/3 sec, 4.10881/4 sec, 4.01234/4 sec, 8.80334/9 sec, 7.97434/8 sec )
[LOG] Nr of iterations: 528 (10, 10, 2, 51, 41, 6, 13, 6, 8, 14, 12, 8, 15, 20, 14, 15, 41, 12, 41, 18, 15, 17, 54, 85 )
[LOG] Total clause computation time: 14.8799/11 sec (1.4606/1.4606 sec, 0.119372/0.119372 sec, 0.037617/0.037617 sec, 0.506195/0.506195 sec, 0.56145/0.56145 sec, 0.093376/0.093376 sec, 0.576611/0.576611 sec, 0.087259/0.087259 sec, 0.121834/0.121834 sec, 1.00541/1.00541 sec, 0.346132/0.346132 sec, 0.327578/0.327578 sec, 0.306198/0.306198 sec, 0.485851/0.485851 sec, 0.362113/0.362113 sec, 0.420159/0.420159 sec, 1.67481/1.67481 sec, 0.289627/0.289627 sec, 0.349509/0.349509 sec, 0.287422/0.287422 sec, 0.271375/0.271375 sec, 0.246006/0.246006 sec, 3.25707/3.25707 sec, 1.68637/1.68637 sec )
[LOG] Total clause minimization time: 52.2587/56 sec (3.77621/3.77621 sec, 0.16063/0.16063 sec, 0.051932/0.051932 sec, 1.63174/1.63174 sec, 3.02496/3.02496 sec, 1.17247/1.17247 sec, 0.689862/0.689862 sec, 1.47175/1.47175 sec, 1.56697/1.56697 sec, 0.951015/0.951015 sec, 1.54419/1.54419 sec, 0.914836/0.914836 sec, 1.49586/1.49586 sec, 1.57614/1.57614 sec, 1.03002/1.03002 sec, 1.8193/1.8193 sec, 1.96516/1.96516 sec, 2.3851/2.3851 sec, 4.21424/4.21424 sec, 2.44042/2.44042 sec, 3.65661/3.65661 sec, 3.58615/3.58615 sec, 5.25305/5.25305 sec, 5.8801/5.8801 sec )
[LOG] Total clause size reduction: 245079 --> 1756 (6543 --> 22, 6534 --> 20, 825 --> 1, 34900 --> 221, 27240 --> 229, 2935 --> 6, 6900 --> 20, 2800 --> 8, 3878 --> 9, 6903 --> 25, 5764 --> 26, 3654 --> 16, 7070 --> 33, 8968 --> 54, 6175 --> 32, 6608 --> 29, 18040 --> 201, 4774 --> 26, 16800 --> 119, 6732 --> 38, 5348 --> 36, 5904 --> 44, 19292 --> 227, 30492 --> 314 )
[LOG] Average clause size reduction: 464.165 --> 3.32576 (654.3 --> 2.2, 653.4 --> 2, 412.5 --> 0.5, 684.314 --> 4.33333, 664.39 --> 5.58537, 489.167 --> 1, 530.769 --> 1.53846, 466.667 --> 1.33333, 484.75 --> 1.125, 493.071 --> 1.78571, 480.333 --> 2.16667, 456.75 --> 2, 471.333 --> 2.2, 448.4 --> 2.7, 441.071 --> 2.28571, 440.533 --> 1.93333, 440 --> 4.90244, 397.833 --> 2.16667, 409.756 --> 2.90244, 374 --> 2.11111, 356.533 --> 2.4, 347.294 --> 2.58824, 357.259 --> 4.2037, 358.729 --> 3.69412 )
[LOG] Overall execution time: 84.0413 sec CPU time.
[LOG] Overall execution time: 85 sec real time.
Synthesis time: 84.57 sec (Real time) / 84.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.92 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.48 sec (Real time) / 36.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2729 20 58 1 2628
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.12238 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 182 AND gates.
[LOG] Size after ABC: 152 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.098917/0 sec (0.015155/0 sec, 0.01688/0 sec, 0.013833/0 sec, 0.018934/0 sec, 0.017398/0 sec, 0.016717/0 sec )
[LOG] Nr of iterations: 57 (20, 15, 3, 2, 10, 7 )
[LOG] Total clause computation time: 0.03654/0 sec (0.005622/0.005622 sec, 0.005154/0.005154 sec, 0.00497/0.00497 sec, 0.007224/0.007224 sec, 0.007379/0.007379 sec, 0.006191/0.006191 sec )
[LOG] Total clause minimization time: 0.049518/0 sec (0.007283/0.007283 sec, 0.009565/0.009565 sec, 0.006951/0.006951 sec, 0.00977/0.00977 sec, 0.007794/0.007794 sec, 0.008155/0.008155 sec )
[LOG] Total clause size reduction: 6297 --> 117 (2584 --> 42, 1792 --> 40, 222 --> 3, 109 --> 0, 972 --> 20, 618 --> 12 )
[LOG] Average clause size reduction: 110.474 --> 2.05263 (129.2 --> 2.1, 119.467 --> 2.66667, 74 --> 1, 54.5 --> 0, 97.2 --> 2, 88.2857 --> 1.71429 )
[LOG] Overall execution time: 0.123984 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 327 5 23 1 294
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.256989 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 301 new AND gates.
[LOG] Size before ABC: 345 AND gates.
[LOG] Size after ABC: 300 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.21033/0 sec (0.029436/0 sec, 0.041168/0 sec, 0.02584/0 sec, 0.023779/0 sec, 0.022712/0 sec, 0.045753/0 sec, 0.021642/0 sec )
[LOG] Nr of iterations: 91 (23, 28, 4, 3, 5, 24, 4 )
[LOG] Total clause computation time: 0.077333/0 sec (0.009515/0.009515 sec, 0.010816/0.010816 sec, 0.012126/0.012126 sec, 0.008496/0.008496 sec, 0.009955/0.009955 sec, 0.017576/0.017576 sec, 0.008849/0.008849 sec )
[LOG] Total clause minimization time: 0.110633/0 sec (0.016906/0.016906 sec, 0.026718/0.026718 sec, 0.010927/0.010927 sec, 0.012478/0.012478 sec, 0.009782/0.009782 sec, 0.024112/0.024112 sec, 0.00971/0.00971 sec )
[LOG] Total clause size reduction: 12976 --> 256 (3806 --> 76, 4671 --> 100, 432 --> 6, 264 --> 4, 516 --> 5, 2921 --> 59, 366 --> 6 )
[LOG] Average clause size reduction: 142.593 --> 2.81319 (165.478 --> 3.30435, 166.821 --> 3.57143, 108 --> 1.5, 88 --> 1.33333, 103.2 --> 1, 121.708 --> 2.45833, 91.5 --> 1.5 )
[LOG] Overall execution time: 0.25886 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.09 sec (Real time) / 1.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 513 6 26 1 475
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.596493 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 337 new AND gates.
[LOG] Size before ABC: 391 AND gates.
[LOG] Size after ABC: 336 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.492974/1 sec (0.047244/1 sec, 0.051404/0 sec, 0.038388/0 sec, 0.026121/0 sec, 0.032659/0 sec, 0.048483/0 sec, 0.156677/0 sec, 0.068354/0 sec, 0.023644/0 sec )
[LOG] Nr of iterations: 103 (26, 25, 6, 2, 7, 9, 8, 16, 4 )
[LOG] Total clause computation time: 0.144244/0 sec (0.013617/0.013617 sec, 0.014689/0.014689 sec, 0.011991/0.011991 sec, 0.007993/0.007993 sec, 0.009586/0.009586 sec, 0.013911/0.013911 sec, 0.026636/0.026636 sec, 0.036507/0.036507 sec, 0.009314/0.009314 sec )
[LOG] Total clause minimization time: 0.307516/1 sec (0.028865/0.028865 sec, 0.031603/0.031603 sec, 0.022229/0.022229 sec, 0.014198/0.014198 sec, 0.018871/0.018871 sec, 0.030004/0.030004 sec, 0.125346/0.125346 sec, 0.026436/0.026436 sec, 0.009964/0.009964 sec )
[LOG] Total clause size reduction: 17225 --> 282 (5350 --> 97, 5112 --> 84, 890 --> 8, 162 --> 2, 984 --> 11, 1160 --> 20, 1008 --> 14, 2145 --> 41, 414 --> 5 )
[LOG] Average clause size reduction: 167.233 --> 2.73786 (205.769 --> 3.73077, 204.48 --> 3.36, 148.333 --> 1.33333, 81 --> 1, 140.571 --> 1.57143, 128.889 --> 2.22222, 126 --> 1.75, 134.062 --> 2.5625, 103.5 --> 1.25 )
[LOG] Overall execution time: 0.598929 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.94 sec (Real time) / 1.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 590 7 30 1 545
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.834772 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 635 new AND gates.
[LOG] Size before ABC: 739 AND gates.
[LOG] Size after ABC: 634 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.70111/1 sec (0.016241/0 sec, 0.018683/0 sec, 0.059695/0 sec, 0.023697/1 sec, 0.028817/0 sec, 0.028751/0 sec, 0.089054/0 sec, 0.093892/0 sec, 0.171022/0 sec, 0.171258/0 sec )
[LOG] Nr of iterations: 193 (2, 3, 35, 5, 6, 7, 28, 24, 46, 37 )
[LOG] Total clause computation time: 0.200361/1 sec (0.005392/0.005392 sec, 0.007887/0.007887 sec, 0.016666/0.016666 sec, 0.008356/0.008356 sec, 0.009505/0.009505 sec, 0.009033/0.009033 sec, 0.0251/0.0251 sec, 0.02894/0.02894 sec, 0.044957/0.044957 sec, 0.044525/0.044525 sec )
[LOG] Total clause minimization time: 0.442722/0 sec (0.007009/0.007009 sec, 0.007112/0.007112 sec, 0.037008/0.037008 sec, 0.010955/0.010955 sec, 0.014861/0.014861 sec, 0.015278/0.015278 sec, 0.057538/0.057538 sec, 0.058274/0.058274 sec, 0.116762/0.116762 sec, 0.117925/0.117925 sec )
[LOG] Total clause size reduction: 34265 --> 617 (286 --> 1, 546 --> 4, 7582 --> 112, 848 --> 5, 990 --> 11, 1128 --> 12, 5535 --> 118, 4669 --> 98, 7065 --> 157, 5616 --> 99 )
[LOG] Average clause size reduction: 177.539 --> 3.19689 (143 --> 0.5, 182 --> 1.33333, 216.629 --> 3.2, 169.6 --> 1, 165 --> 1.83333, 161.143 --> 1.71429, 197.679 --> 4.21429, 194.542 --> 4.08333, 153.587 --> 3.41304, 151.784 --> 2.67568 )
[LOG] Overall execution time: 0.837475 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.06 sec (Real time) / 1.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.98 sec (Real time) / 2.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 930 8 33 1 880
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 2.54688 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1025 new AND gates.
[LOG] Size before ABC: 1219 AND gates.
[LOG] Size after ABC: 1024 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.32093/2 sec (0.024982/0 sec, 0.028097/0 sec, 0.074076/0 sec, 0.044648/0 sec, 0.029693/0 sec, 0.036183/0 sec, 0.040384/0 sec, 0.154819/0 sec, 0.220699/0 sec, 0.718611/1 sec, 0.516657/1 sec, 0.432082/0 sec )
[LOG] Nr of iterations: 253 (4, 7, 35, 11, 2, 5, 7, 35, 37, 78, 21, 11 )
[LOG] Total clause computation time: 0.441151/0 sec (0.008146/0.008146 sec, 0.010104/0.010104 sec, 0.023342/0.023342 sec, 0.011203/0.011203 sec, 0.00952/0.00952 sec, 0.010605/0.010605 sec, 0.010529/0.010529 sec, 0.049948/0.049948 sec, 0.042604/0.042604 sec, 0.126528/0.126528 sec, 0.059151/0.059151 sec, 0.079471/0.079471 sec )
[LOG] Total clause minimization time: 1.7826/2 sec (0.011448/0.011448 sec, 0.012591/0.012591 sec, 0.042546/0.042546 sec, 0.027422/0.027422 sec, 0.014839/0.014839 sec, 0.019997/0.019997 sec, 0.024038/0.024038 sec, 0.09585/0.09585 sec, 0.167831/0.167831 sec, 0.575627/0.575627 sec, 0.447083/0.447083 sec, 0.34333/0.34333 sec )
[LOG] Total clause size reduction: 52049 --> 1059 (990 --> 5, 1878 --> 15, 8908 --> 104, 2470 --> 23, 234 --> 2, 920 --> 8, 1386 --> 13, 8296 --> 150, 8496 --> 193, 13321 --> 477, 3440 --> 48, 1710 --> 21 )
[LOG] Average clause size reduction: 205.727 --> 4.18577 (247.5 --> 1.25, 268.286 --> 2.14286, 254.514 --> 2.97143, 224.545 --> 2.09091, 117 --> 1, 184 --> 1.6, 198 --> 1.85714, 237.029 --> 4.28571, 229.622 --> 5.21622, 170.782 --> 6.11538, 163.81 --> 2.28571, 155.455 --> 1.90909 )
[LOG] Overall execution time: 2.55019 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.82 sec (Real time) / 2.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.79 sec (Real time) / 5.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1364 9 37 1 1307
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 5.30982 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1857 new AND gates.
[LOG] Size before ABC: 2269 AND gates.
[LOG] Size after ABC: 1857 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.88275/5 sec (0.034618/0 sec, 0.044759/0 sec, 0.136749/0 sec, 0.079749/0 sec, 0.056339/0 sec, 0.090231/0 sec, 0.064166/0 sec, 0.101975/1 sec, 0.285959/0 sec, 0.310109/0 sec, 1.07975/1 sec, 1.53151/2 sec, 1.06684/1 sec )
[LOG] Nr of iterations: 421 (8, 8, 38, 14, 5, 12, 10, 17, 26, 30, 77, 163, 13 )
[LOG] Total clause computation time: 0.931508/0 sec (0.009564/0.009564 sec, 0.012865/0.012865 sec, 0.037132/0.037132 sec, 0.021154/0.021154 sec, 0.009422/0.009422 sec, 0.018046/0.018046 sec, 0.013783/0.013783 sec, 0.016034/0.016034 sec, 0.08391/0.08391 sec, 0.097475/0.097475 sec, 0.13094/0.13094 sec, 0.188736/0.188736 sec, 0.292447/0.292447 sec )
[LOG] Total clause minimization time: 3.77085/5 sec (0.016659/0.016659 sec, 0.02373/0.02373 sec, 0.087745/0.087745 sec, 0.049232/0.049232 sec, 0.038625/0.038625 sec, 0.062708/0.062708 sec, 0.041238/0.041238 sec, 0.075848/0.075848 sec, 0.18986/0.18986 sec, 0.199549/0.199549 sec, 0.92651/0.92651 sec, 1.30113/1.30113 sec, 0.758017/0.758017 sec )
[LOG] Total clause size reduction: 86160 --> 2105 (2625 --> 11, 2478 --> 21, 10545 --> 130, 3575 --> 30, 1048 --> 9, 2860 --> 39, 2313 --> 18, 3936 --> 30, 5300 --> 127, 5916 --> 141, 13908 --> 406, 29484 --> 1098, 2172 --> 45 )
[LOG] Average clause size reduction: 204.656 --> 5 (328.125 --> 1.375, 309.75 --> 2.625, 277.5 --> 3.42105, 255.357 --> 2.14286, 209.6 --> 1.8, 238.333 --> 3.25, 231.3 --> 1.8, 231.529 --> 1.76471, 203.846 --> 4.88462, 197.2 --> 4.7, 180.623 --> 5.27273, 180.883 --> 6.7362, 167.077 --> 3.46154 )
[LOG] Overall execution time: 5.31396 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.70 sec (Real time) / 5.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.47 sec (Real time) / 9.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2242 10 40 1 2179
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 4.48094 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1754 new AND gates.
[LOG] Size before ABC: 2157 AND gates.
[LOG] Size after ABC: 1753 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.05781/4 sec (0.027233/0 sec, 0.031638/0 sec, 0.112715/0 sec, 0.049375/0 sec, 0.042314/0 sec, 0.064252/0 sec, 0.086839/0 sec, 0.089121/0 sec, 0.23702/1 sec, 0.087398/0 sec, 0.25532/0 sec, 0.792835/1 sec, 1.09127/1 sec, 1.09048/1 sec )
[LOG] Nr of iterations: 395 (2, 7, 28, 7, 5, 8, 13, 14, 37, 8, 28, 101, 122, 15 )
[LOG] Total clause computation time: 0.847912/1 sec (0.00875/0.00875 sec, 0.009566/0.009566 sec, 0.02463/0.02463 sec, 0.011393/0.011393 sec, 0.010093/0.010093 sec, 0.013104/0.013104 sec, 0.015783/0.015783 sec, 0.016082/0.016082 sec, 0.070713/0.070713 sec, 0.013309/0.013309 sec, 0.055795/0.055795 sec, 0.095572/0.095572 sec, 0.186464/0.186464 sec, 0.316658/0.316658 sec )
[LOG] Total clause minimization time: 3.03366/3 sec (0.011095/0.011095 sec, 0.014733/0.014733 sec, 0.077533/0.077533 sec, 0.029861/0.029861 sec, 0.024358/0.024358 sec, 0.042943/0.042943 sec, 0.062145/0.062145 sec, 0.06372/0.06372 sec, 0.153488/0.153488 sec, 0.065034/0.065034 sec, 0.187158/0.187158 sec, 0.671692/0.671692 sec, 0.872252/0.872252 sec, 0.757645/0.757645 sec )
[LOG] Total clause size reduction: 89786 --> 1982 (416 --> 1, 2346 --> 13, 8451 --> 99, 1830 --> 10, 1196 --> 5, 1932 --> 13, 3156 --> 25, 3380 --> 25, 10620 --> 194, 1624 --> 15, 7749 --> 112, 20100 --> 647, 24200 --> 767, 2786 --> 56 )
[LOG] Average clause size reduction: 227.306 --> 5.01772 (208 --> 0.5, 335.143 --> 1.85714, 301.821 --> 3.53571, 261.429 --> 1.42857, 239.2 --> 1, 241.5 --> 1.625, 242.769 --> 1.92308, 241.429 --> 1.78571, 287.027 --> 5.24324, 203 --> 1.875, 276.75 --> 4, 199.01 --> 6.40594, 198.361 --> 6.28689, 185.733 --> 3.73333 )
[LOG] Overall execution time: 4.48543 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.86 sec (Real time) / 4.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.54 sec (Real time) / 10.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 2179 11 43 1 2112
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 5.19879 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1528 new AND gates.
[LOG] Size before ABC: 1862 AND gates.
[LOG] Size after ABC: 1528 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.58185/5 sec (0.02998/0 sec, 0.045496/0 sec, 0.1296/0 sec, 0.073316/0 sec, 0.060959/0 sec, 0.129454/1 sec, 0.072841/0 sec, 0.094151/0 sec, 0.360546/0 sec, 0.123509/0 sec, 0.439996/1 sec, 0.09504/0 sec, 0.890312/1 sec, 1.01596/1 sec, 1.02069/1 sec )
[LOG] Nr of iterations: 424 (4, 5, 42, 9, 6, 3, 8, 14, 43, 15, 35, 6, 87, 92, 55 )
[LOG] Total clause computation time: 0.907445/2 sec (0.00977/0.00977 sec, 0.013766/0.013766 sec, 0.033002/0.033002 sec, 0.022845/0.022845 sec, 0.011854/0.011854 sec, 0.024238/0.024238 sec, 0.013463/0.013463 sec, 0.015116/0.015116 sec, 0.091/0.091 sec, 0.019344/0.019344 sec, 0.103204/0.103204 sec, 0.014358/0.014358 sec, 0.115143/0.115143 sec, 0.194802/0.194802 sec, 0.22554/0.22554 sec )
[LOG] Total clause minimization time: 3.45032/3 sec (0.010654/0.010654 sec, 0.022249/0.022249 sec, 0.082078/0.082078 sec, 0.040557/0.040557 sec, 0.039271/0.039271 sec, 0.09604/0.09604 sec, 0.049063/0.049063 sec, 0.06818/0.06818 sec, 0.253485/0.253485 sec, 0.091546/0.091546 sec, 0.320801/0.320801 sec, 0.068369/0.068369 sec, 0.749008/0.749008 sec, 0.790178/0.790178 sec, 0.768846/0.768846 sec )
[LOG] Total clause size reduction: 103416 --> 1656 (1374 --> 5, 1716 --> 15, 13981 --> 109, 2648 --> 14, 1600 --> 7, 610 --> 3, 2121 --> 12, 4043 --> 24, 12306 --> 245, 3906 --> 22, 9520 --> 189, 1280 --> 7, 18060 --> 452, 19019 --> 383, 11232 --> 169 )
[LOG] Average clause size reduction: 243.906 --> 3.90566 (343.5 --> 1.25, 343.2 --> 3, 332.881 --> 2.59524, 294.222 --> 1.55556, 266.667 --> 1.16667, 203.333 --> 1, 265.125 --> 1.5, 288.786 --> 1.71429, 286.186 --> 5.69767, 260.4 --> 1.46667, 272 --> 5.4, 213.333 --> 1.16667, 207.586 --> 5.1954, 206.728 --> 4.16304, 204.218 --> 3.07273 )
[LOG] Overall execution time: 5.20391 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.55 sec (Real time) / 5.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.70 sec (Real time) / 12.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1996 12 46 1 1923
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 15.7567 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 2502 new AND gates.
[LOG] Size before ABC: 3083 AND gates.
[LOG] Size after ABC: 2501 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.7768/15 sec (0.039951/0 sec, 0.040661/0 sec, 0.203986/1 sec, 0.093114/0 sec, 0.095895/0 sec, 0.072153/0 sec, 0.114205/0 sec, 0.135318/0 sec, 0.515273/1 sec, 0.128666/0 sec, 0.715514/0 sec, 0.140713/1 sec, 0.198691/0 sec, 3.78885/4 sec, 3.22641/3 sec, 3.26669/3 sec, 2.00069/2 sec )
[LOG] Nr of iterations: 584 (3, 4, 37, 15, 10, 11, 14, 17, 58, 10, 51, 8, 7, 158, 99, 64, 18 )
[LOG] Total clause computation time: 1.80933/2 sec (0.009483/0.009483 sec, 0.010829/0.010829 sec, 0.05294/0.05294 sec, 0.017873/0.017873 sec, 0.015269/0.015269 sec, 0.016109/0.016109 sec, 0.021322/0.021322 sec, 0.020235/0.020235 sec, 0.118005/0.118005 sec, 0.017954/0.017954 sec, 0.146239/0.146239 sec, 0.016281/0.016281 sec, 0.017731/0.017731 sec, 0.514307/0.514307 sec, 0.338559/0.338559 sec, 0.264214/0.264214 sec, 0.211982/0.211982 sec )
[LOG] Total clause minimization time: 12.5523/13 sec (0.017696/0.017696 sec, 0.017515/0.017515 sec, 0.132813/0.132813 sec, 0.060167/0.060167 sec, 0.066229/0.066229 sec, 0.041683/0.041683 sec, 0.077634/0.077634 sec, 0.099318/0.099318 sec, 0.372319/0.372319 sec, 0.094851/0.094851 sec, 0.543977/0.543977 sec, 0.107159/0.107159 sec, 0.163848/0.163848 sec, 3.21503/3.21503 sec, 2.83213/2.83213 sec, 2.95366/2.95366 sec, 1.75628/1.75628 sec )
[LOG] Total clause size reduction: 154509 --> 2873 (1026 --> 3, 1440 --> 6, 13932 --> 106, 5194 --> 26, 3222 --> 16, 3680 --> 15, 4316 --> 29, 5072 --> 34, 21033 --> 332, 2565 --> 14, 14300 --> 258, 1806 --> 14, 1488 --> 13, 35482 --> 1292, 22050 --> 463, 14112 --> 214, 3791 --> 38 )
[LOG] Average clause size reduction: 264.57 --> 4.91952 (342 --> 1, 360 --> 1.5, 376.541 --> 2.86486, 346.267 --> 1.73333, 322.2 --> 1.6, 334.545 --> 1.36364, 308.286 --> 2.07143, 298.353 --> 2, 362.638 --> 5.72414, 256.5 --> 1.4, 280.392 --> 5.05882, 225.75 --> 1.75, 212.571 --> 1.85714, 224.57 --> 8.17722, 222.727 --> 4.67677, 220.5 --> 3.34375, 210.611 --> 2.11111 )
[LOG] Overall execution time: 15.763 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.28 sec (Real time) / 16.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.01 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.39 sec (Real time) / 18.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 3024 13 50 1 2945
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 9.77835 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1518 new AND gates.
[LOG] Size before ABC: 1789 AND gates.
[LOG] Size after ABC: 1518 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.5809/9 sec (0.30953/1 sec, 0.162733/0 sec, 0.048544/0 sec, 0.447039/0 sec, 0.36379/1 sec, 0.140186/0 sec, 0.114819/0 sec, 0.137238/0 sec, 0.181963/0 sec, 0.187366/0 sec, 0.191859/1 sec, 0.196062/0 sec, 0.23642/0 sec, 0.31758/0 sec, 0.180463/0 sec, 0.662471/1 sec, 2.37668/3 sec, 2.32615/2 sec )
[LOG] Nr of iterations: 407 (6, 4, 7, 41, 42, 14, 10, 8, 19, 13, 13, 19, 18, 15, 17, 88, 37, 36 )
[LOG] Total clause computation time: 1.70545/2 sec (0.116284/0.116284 sec, 0.106425/0.106425 sec, 0.013514/0.013514 sec, 0.099719/0.099719 sec, 0.089177/0.089177 sec, 0.020675/0.020675 sec, 0.017132/0.017132 sec, 0.016198/0.016198 sec, 0.045939/0.045939 sec, 0.033441/0.033441 sec, 0.050008/0.050008 sec, 0.054665/0.054665 sec, 0.044117/0.044117 sec, 0.052436/0.052436 sec, 0.045249/0.045249 sec, 0.160075/0.160075 sec, 0.393489/0.393489 sec, 0.346911/0.346911 sec )
[LOG] Total clause minimization time: 6.5093/6 sec (0.179013/0.179013 sec, 0.042647/0.042647 sec, 0.020633/0.020633 sec, 0.32648/0.32648 sec, 0.25236/0.25236 sec, 0.103044/0.103044 sec, 0.081642/0.081642 sec, 0.105506/0.105506 sec, 0.117871/0.117871 sec, 0.136716/0.136716 sec, 0.124486/0.124486 sec, 0.122515/0.122515 sec, 0.173328/0.173328 sec, 0.246213/0.246213 sec, 0.116542/0.116542 sec, 0.465162/0.465162 sec, 1.95118/1.95118 sec, 1.94396/1.94396 sec )
[LOG] Total clause size reduction: 127175 --> 1539 (2440 --> 9, 1461 --> 7, 3300 --> 11, 20000 --> 248, 20459 --> 257, 4576 --> 20, 3078 --> 15, 2366 --> 11, 5886 --> 39, 3636 --> 29, 3612 --> 26, 5400 --> 35, 4879 --> 39, 3822 --> 48, 4256 --> 45, 21141 --> 379, 8568 --> 211, 8295 --> 110 )
[LOG] Average clause size reduction: 312.469 --> 3.78133 (406.667 --> 1.5, 365.25 --> 1.75, 471.429 --> 1.57143, 487.805 --> 6.04878, 487.119 --> 6.11905, 326.857 --> 1.42857, 307.8 --> 1.5, 295.75 --> 1.375, 309.789 --> 2.05263, 279.692 --> 2.23077, 277.846 --> 2, 284.211 --> 1.84211, 271.056 --> 2.16667, 254.8 --> 3.2, 250.353 --> 2.64706, 240.239 --> 4.30682, 231.568 --> 5.7027, 230.417 --> 3.05556 )
[LOG] Overall execution time: 9.78511 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.15 sec (Real time) / 10.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.19 sec (Real time) / 8.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 2078 14 53 1 1993
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 11.9868 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1499 new AND gates.
[LOG] Size before ABC: 1785 AND gates.
[LOG] Size after ABC: 1499 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.1982/10 sec (0.47192/0 sec, 0.230274/0 sec, 0.059283/0 sec, 0.536595/1 sec, 0.293226/0 sec, 0.24353/1 sec, 0.125155/0 sec, 0.196628/0 sec, 0.132778/0 sec, 0.288844/0 sec, 0.241987/1 sec, 0.233944/0 sec, 0.225356/0 sec, 0.272905/0 sec, 0.389204/1 sec, 0.383108/0 sec, 0.69987/1 sec, 2.4065/2 sec, 2.76714/3 sec )
[LOG] Nr of iterations: 434 (4, 4, 5, 43, 23, 10, 8, 11, 10, 20, 16, 25, 8, 12, 39, 21, 69, 52, 54 )
[LOG] Total clause computation time: 2.19528/2 sec (0.142124/0.142124 sec, 0.179809/0.179809 sec, 0.014784/0.014784 sec, 0.153846/0.153846 sec, 0.096484/0.096484 sec, 0.024821/0.024821 sec, 0.022563/0.022563 sec, 0.024257/0.024257 sec, 0.022469/0.022469 sec, 0.050503/0.050503 sec, 0.052289/0.052289 sec, 0.034718/0.034718 sec, 0.042919/0.042919 sec, 0.047959/0.047959 sec, 0.063162/0.063162 sec, 0.073418/0.073418 sec, 0.190709/0.190709 sec, 0.422459/0.422459 sec, 0.535989/0.535989 sec )
[LOG] Total clause minimization time: 7.54934/8 sec (0.313505/0.313505 sec, 0.034101/0.034101 sec, 0.028339/0.028339 sec, 0.358137/0.358137 sec, 0.175509/0.175509 sec, 0.200074/0.200074 sec, 0.084537/0.084537 sec, 0.153583/0.153583 sec, 0.091362/0.091362 sec, 0.216745/0.216745 sec, 0.168975/0.168975 sec, 0.176677/0.176677 sec, 0.162703/0.162703 sec, 0.203914/0.203914 sec, 0.299896/0.299896 sec, 0.286098/0.286098 sec, 0.470444/0.470444 sec, 1.94251/1.94251 sec, 2.18223/2.18223 sec )
[LOG] Total clause size reduction: 138562 --> 1538 (1566 --> 11, 1563 --> 6, 2360 --> 6, 22848 --> 299, 11792 --> 77, 3456 --> 29, 2618 --> 12, 3610 --> 18, 3231 --> 19, 6555 --> 68, 4845 --> 35, 7464 --> 51, 2093 --> 13, 3256 --> 31, 11134 --> 113, 5680 --> 52, 17816 --> 246, 13107 --> 237, 13568 --> 215 )
[LOG] Average clause size reduction: 319.267 --> 3.54378 (391.5 --> 2.75, 390.75 --> 1.5, 472 --> 1.2, 531.349 --> 6.95349, 512.696 --> 3.34783, 345.6 --> 2.9, 327.25 --> 1.5, 328.182 --> 1.63636, 323.1 --> 1.9, 327.75 --> 3.4, 302.812 --> 2.1875, 298.56 --> 2.04, 261.625 --> 1.625, 271.333 --> 2.58333, 285.487 --> 2.89744, 270.476 --> 2.47619, 258.203 --> 3.56522, 252.058 --> 4.55769, 251.259 --> 3.98148 )
[LOG] Overall execution time: 11.9946 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.36 sec (Real time) / 12.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.67 sec (Real time) / 13.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 2099 15 56 1 2009
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 16.156 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 2140 new AND gates.
[LOG] Size before ABC: 2557 AND gates.
[LOG] Size after ABC: 2140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.538/15 sec (0.443457/1 sec, 0.195747/0 sec, 0.053397/0 sec, 0.610364/0 sec, 0.521416/1 sec, 0.177447/0 sec, 0.183364/0 sec, 0.171925/0 sec, 0.173364/1 sec, 0.390998/0 sec, 0.351146/0 sec, 0.227883/1 sec, 0.340775/0 sec, 0.399995/0 sec, 0.384234/1 sec, 0.274395/0 sec, 1.28648/1 sec, 0.72989/1 sec, 3.71717/4 sec, 3.90451/4 sec )
[LOG] Nr of iterations: 551 (15, 3, 4, 41, 36, 10, 7, 14, 9, 19, 22, 17, 12, 16, 13, 18, 134, 50, 43, 68 )
[LOG] Total clause computation time: 2.85315/3 sec (0.207382/0.207382 sec, 0.146055/0.146055 sec, 0.015072/0.015072 sec, 0.179387/0.179387 sec, 0.175091/0.175091 sec, 0.022457/0.022457 sec, 0.018597/0.018597 sec, 0.023734/0.023734 sec, 0.019723/0.019723 sec, 0.060866/0.060866 sec, 0.049164/0.049164 sec, 0.039041/0.039041 sec, 0.057054/0.057054 sec, 0.035025/0.035025 sec, 0.031866/0.031866 sec, 0.060505/0.060505 sec, 0.292207/0.292207 sec, 0.079251/0.079251 sec, 0.615224/0.615224 sec, 0.725445/0.725445 sec )
[LOG] Total clause minimization time: 11.1004/11 sec (0.216571/0.216571 sec, 0.032153/0.032153 sec, 0.020347/0.020347 sec, 0.404271/0.404271 sec, 0.319426/0.319426 sec, 0.134199/0.134199 sec, 0.145285/0.145285 sec, 0.126397/0.126397 sec, 0.132832/0.132832 sec, 0.306633/0.306633 sec, 0.277185/0.277185 sec, 0.164585/0.164585 sec, 0.26044/0.26044 sec, 0.340087/0.340087 sec, 0.328753/0.328753 sec, 0.188248/0.188248 sec, 0.932431/0.932431 sec, 0.611975/0.611975 sec, 3.05102/3.05102 sec, 3.10753/3.10753 sec )
[LOG] Total clause size reduction: 182494 --> 2282 (7812 --> 41, 1114 --> 3, 1896 --> 6, 21120 --> 290, 18445 --> 184, 3699 --> 15, 2400 --> 10, 5369 --> 23, 3160 --> 11, 6498 --> 46, 7329 --> 87, 5392 --> 31, 3575 --> 23, 4845 --> 46, 3720 --> 31, 5219 --> 48, 37905 --> 648, 13524 --> 164, 11382 --> 278, 18090 --> 297 )
[LOG] Average clause size reduction: 331.205 --> 4.14156 (520.8 --> 2.73333, 371.333 --> 1, 474 --> 1.5, 515.122 --> 7.07317, 512.361 --> 5.11111, 369.9 --> 1.5, 342.857 --> 1.42857, 383.5 --> 1.64286, 351.111 --> 1.22222, 342 --> 2.42105, 333.136 --> 3.95455, 317.176 --> 1.82353, 297.917 --> 1.91667, 302.812 --> 2.875, 286.154 --> 2.38462, 289.944 --> 2.66667, 282.873 --> 4.83582, 270.48 --> 3.28, 264.698 --> 6.46512, 266.029 --> 4.36765 )
[LOG] Overall execution time: 16.164 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.63 sec (Real time) / 16.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.15 sec (Real time) / 16.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2782 16 59 1 2687
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 20.296 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 2196 new AND gates.
[LOG] Size before ABC: 2585 AND gates.
[LOG] Size after ABC: 2196 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 18.1804/18 sec (0.170419/0 sec, 0.080231/0 sec, 0.060026/0 sec, 0.59259/1 sec, 0.606694/1 sec, 0.201931/0 sec, 0.271416/0 sec, 0.417107/1 sec, 0.357503/0 sec, 0.465862/0 sec, 0.456835/1 sec, 0.285475/0 sec, 0.304496/0 sec, 0.34405/1 sec, 0.353595/0 sec, 0.479851/1 sec, 1.31102/1 sec, 1.4826/1 sec, 1.37173/2 sec, 4.00024/4 sec, 4.5667/4 sec )
[LOG] Nr of iterations: 588 (7, 5, 4, 31, 39, 12, 7, 18, 18, 11, 15, 12, 14, 13, 19, 23, 118, 68, 65, 39, 50 )
[LOG] Total clause computation time: 3.15061/1 sec (0.112112/0.112112 sec, 0.025477/0.025477 sec, 0.016547/0.016547 sec, 0.147792/0.147792 sec, 0.128831/0.128831 sec, 0.044424/0.044424 sec, 0.022711/0.022711 sec, 0.031671/0.031671 sec, 0.04064/0.04064 sec, 0.096049/0.096049 sec, 0.05743/0.05743 sec, 0.069564/0.069564 sec, 0.083977/0.083977 sec, 0.073789/0.073789 sec, 0.067377/0.067377 sec, 0.085481/0.085481 sec, 0.25841/0.25841 sec, 0.131763/0.131763 sec, 0.09963/0.09963 sec, 0.862776/0.862776 sec, 0.694162/0.694162 sec )
[LOG] Total clause minimization time: 14.308/14 sec (0.037302/0.037302 sec, 0.034465/0.034465 sec, 0.024138/0.024138 sec, 0.418448/0.418448 sec, 0.446856/0.446856 sec, 0.135104/0.135104 sec, 0.225952/0.225952 sec, 0.359407/0.359407 sec, 0.290039/0.290039 sec, 0.34379/0.34379 sec, 0.371995/0.371995 sec, 0.189719/0.189719 sec, 0.193896/0.193896 sec, 0.243022/0.243022 sec, 0.256444/0.256444 sec, 0.363285/0.363285 sec, 0.99022/0.99022 sec, 1.29941/1.29941 sec, 1.21812/1.21812 sec, 3.07366/3.07366 sec, 3.79275/3.79275 sec )
[LOG] Total clause size reduction: 200987 --> 2302 (3552 --> 16, 2400 --> 8, 1758 --> 7, 18660 --> 200, 20824 --> 284, 4741 --> 28, 2592 --> 10, 6919 --> 34, 6715 --> 35, 3810 --> 21, 5166 --> 39, 4037 --> 23, 4615 --> 33, 4116 --> 34, 6138 --> 42, 6776 --> 49, 35919 --> 611, 19698 --> 225, 18240 --> 228, 10640 --> 190, 13671 --> 185 )
[LOG] Average clause size reduction: 341.815 --> 3.91497 (507.429 --> 2.28571, 480 --> 1.6, 439.5 --> 1.75, 601.935 --> 6.45161, 533.949 --> 7.28205, 395.083 --> 2.33333, 370.286 --> 1.42857, 384.389 --> 1.88889, 373.056 --> 1.94444, 346.364 --> 1.90909, 344.4 --> 2.6, 336.417 --> 1.91667, 329.643 --> 2.35714, 316.615 --> 2.61538, 323.053 --> 2.21053, 294.609 --> 2.13043, 304.398 --> 5.17797, 289.676 --> 3.30882, 280.615 --> 3.50769, 272.821 --> 4.87179, 273.42 --> 3.7 )
[LOG] Overall execution time: 20.3048 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.78 sec (Real time) / 20.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.72 sec (Real time) / 26.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2878 17 62 1 2778
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 26.6912 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 2515 new AND gates.
[LOG] Size before ABC: 2977 AND gates.
[LOG] Size after ABC: 2515 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 23.622/24 sec (0.467039/1 sec, 0.544118/0 sec, 0.118976/1 sec, 0.939013/1 sec, 0.906327/0 sec, 0.304723/1 sec, 0.763744/1 sec, 0.321358/0 sec, 0.371057/0 sec, 0.398615/1 sec, 0.26284/0 sec, 0.403193/0 sec, 0.27269/1 sec, 0.79407/0 sec, 0.452274/1 sec, 0.63584/0 sec, 1.98543/2 sec, 1.07177/2 sec, 0.743236/0 sec, 0.675252/1 sec, 4.22831/4 sec, 6.96211/7 sec )
[LOG] Nr of iterations: 657 (13, 9, 7, 43, 29, 9, 9, 8, 8, 11, 16, 17, 10, 26, 12, 21, 116, 58, 43, 12, 112, 68 )
[LOG] Total clause computation time: 4.17371/4 sec (0.366004/0.366004 sec, 0.051442/0.051442 sec, 0.026371/0.026371 sec, 0.286488/0.286488 sec, 0.280131/0.280131 sec, 0.050738/0.050738 sec, 0.051242/0.051242 sec, 0.031846/0.031846 sec, 0.08056/0.08056 sec, 0.036723/0.036723 sec, 0.072215/0.072215 sec, 0.074193/0.074193 sec, 0.065011/0.065011 sec, 0.076164/0.076164 sec, 0.07086/0.07086 sec, 0.093645/0.093645 sec, 0.339404/0.339404 sec, 0.104934/0.104934 sec, 0.085372/0.085372 sec, 0.073704/0.073704 sec, 0.716518/0.716518 sec, 1.14014/1.14014 sec )
[LOG] Total clause minimization time: 18.3513/17 sec (0.072026/0.072026 sec, 0.461419/0.461419 sec, 0.064557/0.064557 sec, 0.609563/0.609563 sec, 0.587223/0.587223 sec, 0.222499/0.222499 sec, 0.67951/0.67951 sec, 0.256851/0.256851 sec, 0.256518/0.256518 sec, 0.326599/0.326599 sec, 0.153396/0.153396 sec, 0.289784/0.289784 sec, 0.169992/0.169992 sec, 0.671335/0.671335 sec, 0.343036/0.343036 sec, 0.499535/0.499535 sec, 1.55415/1.55415 sec, 0.904741/0.904741 sec, 0.59954/0.59954 sec, 0.555088/0.555088 sec, 3.38001/3.38001 sec, 5.69392/5.69392 sec )
[LOG] Total clause size reduction: 243508 --> 2675 (7512 --> 38, 5000 --> 21, 4272 --> 21, 27720 --> 276, 18256 --> 208, 3656 --> 11, 3664 --> 14, 3115 --> 13, 2947 --> 11, 4280 --> 20, 6390 --> 26, 6128 --> 37, 3339 --> 17, 8975 --> 61, 3817 --> 29, 7100 --> 50, 39560 --> 665, 18867 --> 201, 13356 --> 120, 3289 --> 26, 32634 --> 523, 19631 --> 287 )
[LOG] Average clause size reduction: 370.636 --> 4.07154 (577.846 --> 2.92308, 555.556 --> 2.33333, 610.286 --> 3, 644.651 --> 6.4186, 629.517 --> 7.17241, 406.222 --> 1.22222, 407.111 --> 1.55556, 389.375 --> 1.625, 368.375 --> 1.375, 389.091 --> 1.81818, 399.375 --> 1.625, 360.471 --> 2.17647, 333.9 --> 1.7, 345.192 --> 2.34615, 318.083 --> 2.41667, 338.095 --> 2.38095, 341.034 --> 5.73276, 325.293 --> 3.46552, 310.605 --> 2.7907, 274.083 --> 2.16667, 291.375 --> 4.66964, 288.691 --> 4.22059 )
[LOG] Overall execution time: 26.7018 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.25 sec (Real time) / 27.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.72 sec (Real time) / 26.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 3237 18 65 1 3132
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 32.6786 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 4307 new AND gates.
[LOG] Size before ABC: 5241 AND gates.
[LOG] Size after ABC: 4307 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 29.4083/29 sec (0.107103/0 sec, 0.125427/0 sec, 0.088498/0 sec, 0.880462/1 sec, 0.734639/1 sec, 0.294547/0 sec, 0.276484/0 sec, 0.4073/1 sec, 0.632378/0 sec, 0.475405/1 sec, 0.420498/0 sec, 0.621105/1 sec, 0.421184/0 sec, 0.780673/1 sec, 0.525136/0 sec, 0.522564/1 sec, 1.80346/2 sec, 1.43017/1 sec, 1.12628/1 sec, 0.667542/1 sec, 0.887171/1 sec, 8.86016/9 sec, 7.3201/7 sec )
[LOG] Nr of iterations: 885 (8, 10, 8, 33, 24, 9, 19, 11, 14, 13, 13, 10, 14, 16, 12, 13, 122, 59, 68, 27, 20, 323, 39 )
[LOG] Total clause computation time: 5.68047/7 sec (0.022171/0.022171 sec, 0.036472/0.036472 sec, 0.024294/0.024294 sec, 0.251236/0.251236 sec, 0.25572/0.25572 sec, 0.029331/0.029331 sec, 0.060953/0.060953 sec, 0.034159/0.034159 sec, 0.095666/0.095666 sec, 0.079571/0.079571 sec, 0.120574/0.120574 sec, 0.074538/0.074538 sec, 0.09919/0.09919 sec, 0.146174/0.146174 sec, 0.129056/0.129056 sec, 0.109864/0.109864 sec, 0.257563/0.257563 sec, 0.114446/0.114446 sec, 0.117057/0.117057 sec, 0.090999/0.090999 sec, 0.107879/0.107879 sec, 0.946023/0.946023 sec, 2.47753/2.47753 sec )
[LOG] Total clause minimization time: 22.4157/22 sec (0.056281/0.056281 sec, 0.060687/0.060687 sec, 0.03595/0.03595 sec, 0.592534/0.592534 sec, 0.441003/0.441003 sec, 0.233519/0.233519 sec, 0.180746/0.180746 sec, 0.34222/0.34222 sec, 0.502003/0.502003 sec, 0.360965/0.360965 sec, 0.266009/0.266009 sec, 0.51053/0.51053 sec, 0.283913/0.283913 sec, 0.593573/0.593573 sec, 0.35867/0.35867 sec, 0.372434/0.372434 sec, 1.45747/1.45747 sec, 1.25215/1.25215 sec, 0.936624/0.936624 sec, 0.524702/0.524702 sec, 0.726379/0.726379 sec, 7.594/7.594 sec, 4.73338/4.73338 sec )
[LOG] Total clause size reduction: 321870 --> 4926 (4620 --> 17, 5931 --> 19, 4571 --> 13, 22336 --> 220, 14145 --> 157, 3864 --> 17, 8712 --> 31, 4590 --> 20, 5941 --> 22, 5196 --> 26, 5172 --> 22, 3681 --> 20, 5291 --> 86, 5775 --> 33, 4213 --> 32, 4692 --> 33, 44770 --> 786, 20764 --> 189, 22445 --> 224, 8372 --> 70, 5947 --> 54, 99176 --> 2647, 11666 --> 188 )
[LOG] Average clause size reduction: 363.695 --> 5.5661 (577.5 --> 2.125, 593.1 --> 1.9, 571.375 --> 1.625, 676.848 --> 6.66667, 589.375 --> 6.54167, 429.333 --> 1.88889, 458.526 --> 1.63158, 417.273 --> 1.81818, 424.357 --> 1.57143, 399.692 --> 2, 397.846 --> 1.69231, 368.1 --> 2, 377.929 --> 6.14286, 360.938 --> 2.0625, 351.083 --> 2.66667, 360.923 --> 2.53846, 366.967 --> 6.44262, 351.932 --> 3.20339, 330.074 --> 3.29412, 310.074 --> 2.59259, 297.35 --> 2.7, 307.046 --> 8.19505, 299.128 --> 4.82051 )
[LOG] Overall execution time: 32.6893 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 33.53 sec (Real time) / 33.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.21 sec (Real time) / 2.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 98.58 sec (Real time) / 98.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 5069 19 68 1 4959
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 32.5722 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 2867 new AND gates.
[LOG] Size before ABC: 3406 AND gates.
[LOG] Size after ABC: 2866 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 28.0904/28 sec (0.138092/0 sec, 0.422727/1 sec, 0.085587/0 sec, 1.31715/1 sec, 1.50609/2 sec, 0.456477/0 sec, 0.410978/1 sec, 0.612406/0 sec, 0.648661/1 sec, 0.682278/1 sec, 0.389189/0 sec, 0.457402/0 sec, 0.396967/1 sec, 0.731482/1 sec, 1.28845/1 sec, 0.763764/1 sec, 1.63648/1 sec, 0.872738/1 sec, 1.83694/2 sec, 1.48937/1 sec, 1.22113/2 sec, 1.17397/1 sec, 4.20382/4 sec, 5.34828/5 sec )
[LOG] Nr of iterations: 760 (12, 6, 2, 38, 40, 15, 8, 11, 17, 28, 13, 7, 10, 16, 16, 19, 80, 21, 57, 18, 16, 16, 126, 168 )
[LOG] Total clause computation time: 4.01632/4 sec (0.027331/0.027331 sec, 0.320917/0.320917 sec, 0.022621/0.022621 sec, 0.398622/0.398622 sec, 0.307976/0.307976 sec, 0.033896/0.033896 sec, 0.040335/0.040335 sec, 0.036017/0.036017 sec, 0.042571/0.042571 sec, 0.071063/0.071063 sec, 0.052939/0.052939 sec, 0.048582/0.048582 sec, 0.060123/0.060123 sec, 0.093022/0.093022 sec, 0.108178/0.108178 sec, 0.095973/0.095973 sec, 0.291858/0.291858 sec, 0.101676/0.101676 sec, 0.130685/0.130685 sec, 0.13218/0.13218 sec, 0.135985/0.135985 sec, 0.081405/0.081405 sec, 0.543226/0.543226 sec, 0.839142/0.839142 sec )
[LOG] Total clause minimization time: 22.3479/23 sec (0.074264/0.074264 sec, 0.065913/0.065913 sec, 0.028493/0.028493 sec, 0.867377/0.867377 sec, 1.13868/1.13868 sec, 0.378807/0.378807 sec, 0.330651/0.330651 sec, 0.530368/0.530368 sec, 0.554936/0.554936 sec, 0.551414/0.551414 sec, 0.28687/0.28687 sec, 0.358171/0.358171 sec, 0.282599/0.282599 sec, 0.578132/0.578132 sec, 1.11714/1.11714 sec, 0.600851/0.600851 sec, 1.22455/1.22455 sec, 0.699186/0.699186 sec, 1.61101/1.61101 sec, 1.28541/1.28541 sec, 1.01578/1.01578 sec, 1.02277/1.02277 sec, 3.47912/3.47912 sec, 4.26545/4.26545 sec )
[LOG] Total clause size reduction: 307369 --> 3072 (7634 --> 23, 3510 --> 8, 792 --> 2, 27232 --> 222, 28392 --> 328, 7210 --> 23, 3612 --> 11, 5010 --> 22, 7824 --> 31, 12825 --> 61, 5436 --> 23, 2646 --> 13, 3951 --> 23, 6555 --> 43, 6375 --> 35, 7434 --> 40, 30889 --> 448, 7580 --> 51, 20552 --> 184, 6018 --> 54, 5265 --> 44, 5310 --> 49, 40875 --> 597, 54442 --> 737 )
[LOG] Average clause size reduction: 404.433 --> 4.04211 (636.167 --> 1.91667, 585 --> 1.33333, 396 --> 1, 716.632 --> 5.84211, 709.8 --> 8.2, 480.667 --> 1.53333, 451.5 --> 1.375, 455.455 --> 2, 460.235 --> 1.82353, 458.036 --> 2.17857, 418.154 --> 1.76923, 378 --> 1.85714, 395.1 --> 2.3, 409.688 --> 2.6875, 398.438 --> 2.1875, 391.263 --> 2.10526, 386.113 --> 5.6, 360.952 --> 2.42857, 360.561 --> 3.22807, 334.333 --> 3, 329.062 --> 2.75, 331.875 --> 3.0625, 324.405 --> 4.7381, 324.06 --> 4.3869 )
[LOG] Overall execution time: 32.585 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.20 sec (Real time) / 32.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.06 sec (Real time) / 1.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 39.54 sec (Real time) / 39.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 3668 20 71 1 3554
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.127029 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 195 AND gates.
[LOG] Size after ABC: 162 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.103529/0 sec (0.016284/0 sec, 0.018619/0 sec, 0.014939/0 sec, 0.014928/0 sec, 0.021586/0 sec, 0.017173/0 sec )
[LOG] Nr of iterations: 62 (20, 14, 3, 2, 17, 6 )
[LOG] Total clause computation time: 0.04022/0 sec (0.005897/0.005897 sec, 0.007359/0.007359 sec, 0.005582/0.005582 sec, 0.006163/0.006163 sec, 0.008425/0.008425 sec, 0.006794/0.006794 sec )
[LOG] Total clause minimization time: 0.050185/0 sec (0.008028/0.008028 sec, 0.009027/0.009027 sec, 0.007501/0.007501 sec, 0.006911/0.006911 sec, 0.010675/0.010675 sec, 0.008043/0.008043 sec )
[LOG] Total clause size reduction: 6747 --> 133 (2527 --> 49, 1625 --> 34, 222 --> 3, 130 --> 0, 1728 --> 38, 515 --> 9 )
[LOG] Average clause size reduction: 108.823 --> 2.14516 (126.35 --> 2.45, 116.071 --> 2.42857, 74 --> 1, 65 --> 0, 101.647 --> 2.23529, 85.8333 --> 1.5 )
[LOG] Overall execution time: 0.12872 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 334 5 23 1 301
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.301209 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 317 new AND gates.
[LOG] Size before ABC: 378 AND gates.
[LOG] Size after ABC: 317 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.248358/0 sec (0.036352/0 sec, 0.052461/0 sec, 0.028182/0 sec, 0.027974/0 sec, 0.026094/0 sec, 0.052734/0 sec, 0.024561/0 sec )
[LOG] Nr of iterations: 108 (28, 33, 6, 6, 6, 23, 6 )
[LOG] Total clause computation time: 0.08659/0 sec (0.0109/0.0109 sec, 0.01475/0.01475 sec, 0.009652/0.009652 sec, 0.010026/0.010026 sec, 0.010996/0.010996 sec, 0.020385/0.020385 sec, 0.009881/0.009881 sec )
[LOG] Total clause minimization time: 0.136112/0 sec (0.021971/0.021971 sec, 0.033297/0.033297 sec, 0.015302/0.015302 sec, 0.014667/0.014667 sec, 0.011774/0.011774 sec, 0.028014/0.028014 sec, 0.011087/0.011087 sec )
[LOG] Total clause size reduction: 15019 --> 294 (4509 --> 92, 5088 --> 106, 710 --> 8, 695 --> 9, 640 --> 7, 2772 --> 61, 605 --> 11 )
[LOG] Average clause size reduction: 139.065 --> 2.72222 (161.036 --> 3.28571, 154.182 --> 3.21212, 118.333 --> 1.33333, 115.833 --> 1.5, 106.667 --> 1.16667, 120.522 --> 2.65217, 100.833 --> 1.83333 )
[LOG] Overall execution time: 0.303252 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.01 sec (Real time) / 1.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 524 6 26 1 485
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.922659 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 611 new AND gates.
[LOG] Size before ABC: 694 AND gates.
[LOG] Size after ABC: 611 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.795336/1 sec (0.093455/0 sec, 0.137211/1 sec, 0.05939/0 sec, 0.043177/0 sec, 0.051632/0 sec, 0.059205/0 sec, 0.19143/0 sec, 0.13226/0 sec, 0.027576/0 sec )
[LOG] Nr of iterations: 153 (41, 48, 6, 4, 8, 8, 7, 28, 3 )
[LOG] Total clause computation time: 0.241511/0 sec (0.02293/0.02293 sec, 0.02343/0.02343 sec, 0.023719/0.023719 sec, 0.009589/0.009589 sec, 0.015534/0.015534 sec, 0.019665/0.019665 sec, 0.062527/0.062527 sec, 0.053199/0.053199 sec, 0.010918/0.010918 sec )
[LOG] Total clause minimization time: 0.497813/1 sec (0.063969/0.063969 sec, 0.105974/0.105974 sec, 0.030167/0.030167 sec, 0.028316/0.028316 sec, 0.030414/0.030414 sec, 0.033788/0.033788 sec, 0.12312/0.12312 sec, 0.071018/0.071018 sec, 0.011047/0.011047 sec )
[LOG] Total clause size reduction: 25932 --> 581 (8240 --> 195, 9306 --> 231, 875 --> 9, 480 --> 5, 1057 --> 14, 1008 --> 17, 858 --> 17, 3834 --> 89, 274 --> 4 )
[LOG] Average clause size reduction: 169.49 --> 3.79739 (200.976 --> 4.7561, 193.875 --> 4.8125, 145.833 --> 1.5, 120 --> 1.25, 132.125 --> 1.75, 126 --> 2.125, 122.571 --> 2.42857, 136.929 --> 3.17857, 91.3333 --> 1.33333 )
[LOG] Overall execution time: 0.925288 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.15 sec (Real time) / 1.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.01 sec (Real time) / 3.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 857 7 30 1 811
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 3.59706 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 997 new AND gates.
[LOG] Size before ABC: 1171 AND gates.
[LOG] Size after ABC: 996 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.20194/3 sec (0.031042/0 sec, 0.034866/0 sec, 0.336009/0 sec, 0.193172/1 sec, 0.129075/0 sec, 0.14932/0 sec, 0.470404/0 sec, 0.534406/1 sec, 0.604842/0 sec, 0.718807/1 sec )
[LOG] Nr of iterations: 278 (2, 3, 49, 26, 19, 17, 36, 40, 48, 38 )
[LOG] Total clause computation time: 0.643766/1 sec (0.011637/0.011637 sec, 0.009067/0.009067 sec, 0.055412/0.055412 sec, 0.031007/0.031007 sec, 0.02346/0.02346 sec, 0.031395/0.031395 sec, 0.136168/0.136168 sec, 0.102396/0.102396 sec, 0.119067/0.119067 sec, 0.124157/0.124157 sec )
[LOG] Total clause minimization time: 2.42594/1 sec (0.011415/0.011415 sec, 0.018317/0.018317 sec, 0.266762/0.266762 sec, 0.150329/0.150329 sec, 0.094499/0.094499 sec, 0.107028/0.107028 sec, 0.319686/0.319686 sec, 0.415803/0.415803 sec, 0.466334/0.466334 sec, 0.57577/0.57577 sec )
[LOG] Total clause size reduction: 48320 --> 1052 (276 --> 1, 526 --> 6, 10512 --> 225, 5225 --> 77, 3528 --> 54, 2992 --> 47, 5915 --> 158, 6279 --> 206, 7332 --> 166, 5735 --> 112 )
[LOG] Average clause size reduction: 173.813 --> 3.78417 (138 --> 0.5, 175.333 --> 2, 214.531 --> 4.59184, 200.962 --> 2.96154, 185.684 --> 2.84211, 176 --> 2.76471, 164.306 --> 4.38889, 156.975 --> 5.15, 152.75 --> 3.45833, 150.921 --> 2.94737 )
[LOG] Overall execution time: 3.60091 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.87 sec (Real time) / 3.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.90 sec (Real time) / 16.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1282 8 33 1 1232
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 31.6198 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 2114 new AND gates.
[LOG] Size before ABC: 2671 AND gates.
[LOG] Size after ABC: 2113 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 30.4935/30 sec (0.075347/0 sec, 0.080138/0 sec, 0.566327/1 sec, 0.331824/0 sec, 0.290119/0 sec, 0.389047/1 sec, 0.553169/0 sec, 2.00596/2 sec, 1.91258/2 sec, 9.72149/10 sec, 8.48054/8 sec, 6.087/6 sec )
[LOG] Nr of iterations: 515 (11, 2, 65, 32, 13, 23, 30, 52, 48, 168, 52, 19 )
[LOG] Total clause computation time: 5.1447/4 sec (0.019324/0.019324 sec, 0.035876/0.035876 sec, 0.151294/0.151294 sec, 0.071122/0.071122 sec, 0.074736/0.074736 sec, 0.076145/0.076145 sec, 0.0783/0.0783 sec, 0.481723/0.481723 sec, 0.430577/0.430577 sec, 2.3292/2.3292 sec, 0.321513/0.321513 sec, 1.07489/1.07489 sec )
[LOG] Total clause minimization time: 24.8405/25 sec (0.03917/0.03917 sec, 0.029544/0.029544 sec, 0.384725/0.384725 sec, 0.23636/0.23636 sec, 0.19546/0.19546 sec, 0.289328/0.289328 sec, 0.448341/0.448341 sec, 1.485/1.485 sec, 1.43966/1.43966 sec, 7.24691/7.24691 sec, 8.0859/8.0859 sec, 4.96007/4.96007 sec )
[LOG] Total clause size reduction: 98335 --> 2504 (3200 --> 25, 303 --> 1, 16256 --> 290, 7440 --> 89, 2736 --> 36, 4708 --> 69, 5945 --> 117, 9537 --> 284, 8413 --> 255, 28223 --> 1124, 8568 --> 173, 3006 --> 41 )
[LOG] Average clause size reduction: 190.942 --> 4.86214 (290.909 --> 2.27273, 151.5 --> 0.5, 250.092 --> 4.46154, 232.5 --> 2.78125, 210.462 --> 2.76923, 204.696 --> 3, 198.167 --> 3.9, 183.404 --> 5.46154, 175.271 --> 5.3125, 167.994 --> 6.69048, 164.769 --> 3.32692, 158.211 --> 2.15789 )
[LOG] Overall execution time: 31.6258 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.10 sec (Real time) / 31.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 71.16 sec (Real time) / 71.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2443 9 37 1 2386
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 100.399 sec CPU time.
[LOG] Relation determinization time: 101 sec real time.
[LOG] Final circuit size: 2928 new AND gates.
[LOG] Size before ABC: 3712 AND gates.
[LOG] Size after ABC: 2926 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 96.9548/97 sec (0.12586/0 sec, 0.138695/1 sec, 1.22762/1 sec, 1.09232/1 sec, 1.44462/1 sec, 1.34787/2 sec, 1.37115/1 sec, 1.69374/2 sec, 6.27157/6 sec, 6.56377/7 sec, 19.9866/20 sec, 20.9605/21 sec, 34.7305/34 sec )
[LOG] Nr of iterations: 683 (2, 2, 70, 27, 44, 19, 22, 34, 37, 53, 112, 239, 22 )
[LOG] Total clause computation time: 15.0551/18 sec (0.020189/0.020189 sec, 0.061255/0.061255 sec, 0.296502/0.296502 sec, 0.146029/0.146029 sec, 0.286956/0.286956 sec, 0.230249/0.230249 sec, 0.154553/0.154553 sec, 0.1968/0.1968 sec, 1.96662/1.96662 sec, 1.54167/1.54167 sec, 2.39449/2.39449 sec, 2.65779/2.65779 sec, 5.10196/5.10196 sec )
[LOG] Total clause minimization time: 80.071/78 sec (0.072459/0.072459 sec, 0.042656/0.042656 sec, 0.862734/0.862734 sec, 0.883824/0.883824 sec, 1.06906/1.06906 sec, 1.04502/1.04502 sec, 1.14486/1.14486 sec, 1.4047/1.4047 sec, 4.1873/4.1873 sec, 4.87592/4.87592 sec, 17.3027/17.3027 sec, 17.6725/17.6725 sec, 29.5073/29.5073 sec )
[LOG] Total clause size reduction: 142071 --> 3556 (362 --> 1, 341 --> 1, 19320 --> 284, 7046 --> 69, 11137 --> 128, 4446 --> 53, 4914 --> 67, 7425 --> 111, 7452 --> 205, 10348 --> 341, 20868 --> 587, 44506 --> 1652, 3906 --> 57 )
[LOG] Average clause size reduction: 208.01 --> 5.20644 (181 --> 0.5, 170.5 --> 0.5, 276 --> 4.05714, 260.963 --> 2.55556, 253.114 --> 2.90909, 234 --> 2.78947, 223.364 --> 3.04545, 218.382 --> 3.26471, 201.405 --> 5.54054, 195.245 --> 6.43396, 186.321 --> 5.24107, 186.218 --> 6.91213, 177.545 --> 2.59091 )
[LOG] Overall execution time: 100.409 sec CPU time.
[LOG] Overall execution time: 101 sec real time.
Synthesis time: 101.08 sec (Real time) / 100.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.21 sec (Real time) / 1.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 145.50 sec (Real time) / 145.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 3298 10 40 1 3237
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 366.21 sec CPU time.
[LOG] Relation determinization time: 367 sec real time.
[LOG] Final circuit size: 4948 new AND gates.
[LOG] Size before ABC: 6395 AND gates.
[LOG] Size after ABC: 4947 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 358.029/358 sec (0.213759/0 sec, 0.462501/0 sec, 3.6401/4 sec, 2.7623/3 sec, 3.4615/3 sec, 3.78062/4 sec, 5.68624/6 sec, 4.45677/4 sec, 14.6858/15 sec, 8.00296/8 sec, 22.2635/22 sec, 69.4691/70 sec, 98.4154/98 sec, 120.729/121 sec )
[LOG] Nr of iterations: 969 (2, 14, 49, 38, 24, 30, 50, 27, 69, 32, 59, 260, 293, 22 )
[LOG] Total clause computation time: 54.2978/50 sec (0.028935/0.028935 sec, 0.118781/0.118781 sec, 0.908079/0.908079 sec, 0.346591/0.346591 sec, 0.29313/0.29313 sec, 0.359067/0.359067 sec, 0.401935/0.401935 sec, 0.298392/0.298392 sec, 3.88575/3.88575 sec, 0.583376/0.583376 sec, 3.48369/3.48369 sec, 11.2527/11.2527 sec, 11.8515/11.8515 sec, 20.4858/20.4858 sec )
[LOG] Total clause minimization time: 299.43/304 sec (0.124991/0.124991 sec, 0.256856/0.256856 sec, 2.57428/2.57428 sec, 2.25622/2.25622 sec, 3.03775/3.03775 sec, 3.27703/3.27703 sec, 5.0964/5.0964 sec, 4.01481/4.01481 sec, 10.5456/10.5456 sec, 7.25107/7.25107 sec, 18.5343/18.5343 sec, 57.2051/57.2051 sec, 85.268/85.268 sec, 99.9878/99.9878 sec )
[LOG] Total clause size reduction: 215318 --> 6208 (402 --> 1, 4901 --> 38, 14784 --> 259, 11137 --> 124, 6624 --> 68, 7946 --> 82, 12838 --> 177, 6474 --> 82, 15708 --> 515, 6882 --> 101, 12412 --> 386, 52318 --> 2102, 58692 --> 2203, 4200 --> 70 )
[LOG] Average clause size reduction: 222.206 --> 6.4066 (201 --> 0.5, 350.071 --> 2.71429, 301.714 --> 5.28571, 293.079 --> 3.26316, 276 --> 2.83333, 264.867 --> 2.73333, 256.76 --> 3.54, 239.778 --> 3.03704, 227.652 --> 7.46377, 215.062 --> 3.15625, 210.373 --> 6.54237, 201.223 --> 8.08462, 200.314 --> 7.51877, 190.909 --> 3.18182 )
[LOG] Overall execution time: 366.228 sec CPU time.
[LOG] Overall execution time: 367 sec real time.
Synthesis time: 367.67 sec (Real time) / 366.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.55 sec (Real time) / 3.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 376.30 sec (Real time) / 375.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 5359 11 43 1 5292
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 1093.31 sec CPU time.
[LOG] Relation determinization time: 1096 sec real time.
[LOG] Final circuit size: 2935 new AND gates.
[LOG] Size before ABC: 3533 AND gates.
[LOG] Size after ABC: 2935 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1071.16/1073 sec (1.11933/1 sec, 1.15377/1 sec, 15.3031/16 sec, 35.9339/36 sec, 27.8313/28 sec, 21.1349/21 sec, 19.1979/19 sec, 28.3686/29 sec, 106.577/106 sec, 26.905/27 sec, 94.1038/95 sec, 39.8018/39 sec, 200.096/201 sec, 192.43/193 sec, 261.201/261 sec )
[LOG] Nr of iterations: 657 (9, 6, 82, 30, 21, 29, 22, 23, 73, 15, 61, 26, 104, 101, 55 )
[LOG] Total clause computation time: 129.45/135 sec (0.200302/0.200302 sec, 0.263477/0.263477 sec, 6.24749/6.24749 sec, 1.56698/1.56698 sec, 2.57137/2.57137 sec, 1.51724/1.51724 sec, 1.05366/1.05366 sec, 1.73499/1.73499 sec, 21.4331/21.4331 sec, 2.21361/2.21361 sec, 27.4348/27.4348 sec, 2.33897/2.33897 sec, 36.1237/36.1237 sec, 17.2359/17.2359 sec, 7.51401/7.51401 sec )
[LOG] Total clause minimization time: 934.761/931 sec (0.762709/0.762709 sec, 0.719844/0.719844 sec, 8.48024/8.48024 sec, 34.0357/34.0357 sec, 24.9587/24.9587 sec, 19.222/19.222 sec, 17.8025/17.8025 sec, 26.2824/26.2824 sec, 84.4856/84.4856 sec, 24.4007/24.4007 sec, 66.1041/66.1041 sec, 37.1206/37.1206 sec, 163.128/163.128 sec, 174.231/174.231 sec, 253.026/253.026 sec )
[LOG] Total clause size reduction: 166174 --> 3328 (3584 --> 14, 2095 --> 10, 27540 --> 503, 9599 --> 96, 6420 --> 58, 8848 --> 83, 6195 --> 55, 6204 --> 66, 18360 --> 555, 3388 --> 43, 14040 --> 462, 5625 --> 75, 21836 --> 608, 21100 --> 504, 11340 --> 196 )
[LOG] Average clause size reduction: 252.928 --> 5.06545 (398.222 --> 1.55556, 349.167 --> 1.66667, 335.854 --> 6.13415, 319.967 --> 3.2, 305.714 --> 2.7619, 305.103 --> 2.86207, 281.591 --> 2.5, 269.739 --> 2.86957, 251.507 --> 7.60274, 225.867 --> 2.86667, 230.164 --> 7.57377, 216.346 --> 2.88462, 209.962 --> 5.84615, 208.911 --> 4.9901, 206.182 --> 3.56364 )
[LOG] Overall execution time: 1093.34 sec CPU time.
[LOG] Overall execution time: 1096 sec real time.
Synthesis time: 1095.83 sec (Real time) / 1093.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.02 sec (Real time) / 1.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 379.23 sec (Real time) / 378.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 3393 12 47 1 3319
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9977.02 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9975.86 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1.60825 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1687 new AND gates.
[LOG] Size before ABC: 2140 AND gates.
[LOG] Size after ABC: 1687 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.53768/1 sec (0.0149/0 sec, 0.020256/0 sec, 0.033761/0 sec, 0.026434/0 sec, 0.088643/0 sec, 0.029365/0 sec, 0.770143/1 sec, 0.554182/0 sec )
[LOG] Nr of iterations: 367 (4, 6, 7, 11, 25, 12, 208, 94 )
[LOG] Total clause computation time: 0.247268/0 sec (0.005454/0.005454 sec, 0.00575/0.00575 sec, 0.015457/0.015457 sec, 0.009459/0.009459 sec, 0.025062/0.025062 sec, 0.009352/0.009352 sec, 0.088108/0.088108 sec, 0.088626/0.088626 sec )
[LOG] Total clause minimization time: 1.23378/1 sec (0.006162/0.006162 sec, 0.0116/0.0116 sec, 0.015242/0.015242 sec, 0.013578/0.013578 sec, 0.05916/0.05916 sec, 0.016123/0.016123 sec, 0.663078/0.663078 sec, 0.448841/0.448841 sec )
[LOG] Total clause size reduction: 47773 --> 2045 (549 --> 7, 905 --> 12, 1032 --> 14, 1540 --> 27, 3216 --> 70, 1375 --> 34, 27531 --> 1420, 11625 --> 461 )
[LOG] Average clause size reduction: 130.172 --> 5.57221 (137.25 --> 1.75, 150.833 --> 2, 147.429 --> 2, 140 --> 2.45455, 128.64 --> 2.8, 114.583 --> 2.83333, 132.361 --> 6.82692, 123.67 --> 4.90426 )
[LOG] Overall execution time: 1.61039 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.98 sec (Real time) / 1.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.46 sec (Real time) / 6.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1907 7 28 1 1864
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 9.16485 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 3282 new AND gates.
[LOG] Size before ABC: 4088 AND gates.
[LOG] Size after ABC: 3282 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.91619/9 sec (0.026483/0 sec, 0.034983/0 sec, 0.038118/0 sec, 0.231541/0 sec, 0.037001/1 sec, 1.3552/1 sec, 1.22973/1 sec, 2.08378/2 sec, 2.75188/3 sec, 1.12747/1 sec )
[LOG] Nr of iterations: 767 (6, 4, 11, 82, 10, 224, 105, 166, 116, 43 )
[LOG] Total clause computation time: 2.05222/2 sec (0.009054/0.009054 sec, 0.020668/0.020668 sec, 0.011793/0.011793 sec, 0.045225/0.045225 sec, 0.011755/0.011755 sec, 0.216218/0.216218 sec, 0.205361/0.205361 sec, 0.205413/0.205413 sec, 0.783913/0.783913 sec, 0.54282/0.54282 sec )
[LOG] Total clause minimization time: 6.63311/7 sec (0.011053/0.011053 sec, 0.008481/0.008481 sec, 0.019584/0.019584 sec, 0.170112/0.170112 sec, 0.017403/0.017403 sec, 1.09903/1.09903 sec, 0.994595/0.994595 sec, 1.83246/1.83246 sec, 1.92415/1.92415 sec, 0.556236/0.556236 sec )
[LOG] Total clause size reduction: 133643 --> 3905 (1235 --> 15, 774 --> 3, 2020 --> 26, 21546 --> 490, 1683 --> 18, 40140 --> 1059, 17472 --> 603, 25245 --> 790, 17480 --> 645, 6048 --> 256 )
[LOG] Average clause size reduction: 174.241 --> 5.09126 (205.833 --> 2.5, 193.5 --> 0.75, 183.636 --> 2.36364, 262.756 --> 5.97561, 168.3 --> 1.8, 179.196 --> 4.72768, 166.4 --> 5.74286, 152.078 --> 4.75904, 150.69 --> 5.56034, 140.651 --> 5.95349 )
[LOG] Overall execution time: 9.16794 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.78 sec (Real time) / 9.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.04 sec (Real time) / 2.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.04 sec (Real time) / 20.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3572 9 34 1 3519
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 437.621 sec CPU time.
[LOG] Relation determinization time: 443 sec real time.
[LOG] Final circuit size: 21817 new AND gates.
[LOG] Size before ABC: 31547 AND gates.
[LOG] Size after ABC: 21817 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 436.965/438 sec (0.036624/0 sec, 0.357799/1 sec, 0.086022/0 sec, 0.240409/0 sec, 0.063309/0 sec, 1.06997/1 sec, 0.22886/0 sec, 15.6782/16 sec, 100.311/101 sec, 201.578/202 sec, 117.314/117 sec )
[LOG] Nr of iterations: 3950 (6, 11, 18, 11, 10, 57, 44, 889, 1421, 1184, 299 )
[LOG] Total clause computation time: 99.2587/100 sec (0.008718/0.008718 sec, 0.122364/0.122364 sec, 0.020804/0.020804 sec, 0.110146/0.110146 sec, 0.014745/0.014745 sec, 0.22405/0.22405 sec, 0.039231/0.039231 sec, 1.2843/1.2843 sec, 2.97123/2.97123 sec, 29.4092/29.4092 sec, 65.0539/65.0539 sec )
[LOG] Total clause minimization time: 330.669/330 sec (0.017768/0.017768 sec, 0.224701/0.224701 sec, 0.051774/0.051774 sec, 0.118683/0.118683 sec, 0.036801/0.036801 sec, 0.824623/0.824623 sec, 0.169678/0.169678 sec, 14.1362/14.1362 sec, 95.4167/95.4167 sec, 168.792/168.792 sec, 50.8809/50.8809 sec )
[LOG] Total clause size reduction: 663388 --> 31378 (1470 --> 14, 2890 --> 39, 3910 --> 54, 2760 --> 34, 1917 --> 31, 11312 --> 177, 8041 --> 192, 156288 --> 6921, 234300 --> 11296, 194012 --> 10501, 46488 --> 2119 )
[LOG] Average clause size reduction: 167.946 --> 7.9438 (245 --> 2.33333, 262.727 --> 3.54545, 217.222 --> 3, 250.909 --> 3.09091, 191.7 --> 3.1, 198.456 --> 3.10526, 182.75 --> 4.36364, 175.802 --> 7.78515, 164.884 --> 7.94933, 163.861 --> 8.86909, 155.478 --> 7.08696 )
[LOG] Overall execution time: 437.625 sec CPU time.
[LOG] Overall execution time: 443 sec real time.
Synthesis time: 442.76 sec (Real time) / 440.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.43 sec (Real time) / 9.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1625.76 sec (Real time) / 1620.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 22156 11 38 1 22096
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 273.411 sec CPU time.
[LOG] Relation determinization time: 282 sec real time.
[LOG] Final circuit size: 25886 new AND gates.
[LOG] Size before ABC: 33592 AND gates.
[LOG] Size after ABC: 25886 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 272.3/273 sec (4.55227/4 sec, 7.20109/8 sec, 33.0795/33 sec, 3.79546/3 sec, 27.1079/28 sec, 31.7273/31 sec, 47.5343/48 sec, 22.9546/23 sec, 66.4949/67 sec, 0.546084/0 sec, 10.8167/11 sec, 15.4484/16 sec, 1.04108/1 sec )
[LOG] Nr of iterations: 4199 (820, 361, 1719, 13, 339, 301, 375, 106, 114, 9, 14, 13, 15 )
[LOG] Total clause computation time: 54.2586/52 sec (0.502035/0.502035 sec, 0.780952/0.780952 sec, 3.27586/3.27586 sec, 3.40033/3.40033 sec, 2.44044/2.44044 sec, 2.642/2.642 sec, 3.40811/3.40811 sec, 3.34172/3.34172 sec, 23.3234/23.3234 sec, 0.09628/0.09628 sec, 6.36839/6.36839 sec, 4.49514/4.49514 sec, 0.183925/0.183925 sec )
[LOG] Total clause minimization time: 209.786/212 sec (3.90555/3.90555 sec, 6.13568/6.13568 sec, 28.6457/28.6457 sec, 0.244897/0.244897 sec, 23.4002/23.4002 sec, 27.7982/27.7982 sec, 42.4295/42.4295 sec, 19.0184/19.0184 sec, 42.4427/42.4427 sec, 0.225596/0.225596 sec, 4.23022/4.23022 sec, 10.7092/10.7092 sec, 0.600566/0.600566 sec )
[LOG] Total clause size reduction: 1476510 --> 33333 (313677 --> 9205, 133200 --> 1889, 616762 --> 16458, 3948 --> 27, 117624 --> 1373, 101100 --> 1256, 121924 --> 1660, 28560 --> 692, 30623 --> 649, 1600 --> 16, 2548 --> 38, 2340 --> 27, 2604 --> 43 )
[LOG] Average clause size reduction: 351.634 --> 7.93832 (382.533 --> 11.2256, 368.975 --> 5.23269, 358.791 --> 9.57417, 303.692 --> 2.07692, 346.973 --> 4.05015, 335.88 --> 4.17276, 325.131 --> 4.42667, 269.434 --> 6.5283, 268.623 --> 5.69298, 177.778 --> 1.77778, 182 --> 2.71429, 180 --> 2.07692, 173.6 --> 2.86667 )
[LOG] Overall execution time: 273.416 sec CPU time.
[LOG] Overall execution time: 282 sec real time.
Synthesis time: 282.54 sec (Real time) / 280.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.82 sec (Real time) / 9.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1222.11 sec (Real time) / 1218.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 26300 13 43 1 26231
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 667.454 sec CPU time.
[LOG] Relation determinization time: 686 sec real time.
[LOG] Final circuit size: 38756 new AND gates.
[LOG] Size before ABC: 50872 AND gates.
[LOG] Size after ABC: 38756 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 665.987/667 sec (6.01593/6 sec, 9.57539/9 sec, 69.8823/70 sec, 8.55753/9 sec, 62.642/63 sec, 73.0448/73 sec, 96.8852/97 sec, 111.674/112 sec, 45.6065/46 sec, 152.24/152 sec, 1.08272/1 sec, 1.36441/1 sec, 26.749/27 sec, 0.666799/1 sec )
[LOG] Nr of iterations: 5952 (1057, 418, 2771, 15, 360, 336, 370, 377, 113, 91, 11, 14, 15, 4 )
[LOG] Total clause computation time: 125.539/130 sec (0.519088/0.519088 sec, 1.22154/1.22154 sec, 6.79859/6.79859 sec, 7.3788/7.3788 sec, 4.91031/4.91031 sec, 4.55986/4.55986 sec, 5.86349/5.86349 sec, 5.97623/5.97623 sec, 7.50854/7.50854 sec, 67.2519/67.2519 sec, 0.195181/0.195181 sec, 0.328198/0.328198 sec, 12.9245/12.9245 sec, 0.102758/0.102758 sec )
[LOG] Total clause minimization time: 523.654/528 sec (5.3253/5.3253 sec, 7.88127/7.88127 sec, 59.5657/59.5657 sec, 0.937814/0.937814 sec, 55.6803/55.6803 sec, 66.3695/66.3695 sec, 88.557/88.557 sec, 103.147/103.147 sec, 37.2072/37.2072 sec, 84.0886/84.0886 sec, 0.528955/0.528955 sec, 0.694834/0.694834 sec, 13.4419/13.4419 sec, 0.229201/0.229201 sec )
[LOG] Total clause size reduction: 2373067 --> 50577 (460416 --> 11971, 176391 --> 2206, 1135700 --> 28592, 5278 --> 33, 143241 --> 1515, 129980 --> 1520, 126936 --> 1671, 125208 --> 1733, 34160 --> 745, 27360 --> 498, 2140 --> 22, 2717 --> 32, 2940 --> 32, 600 --> 7 )
[LOG] Average clause size reduction: 398.701 --> 8.49748 (435.588 --> 11.3254, 421.988 --> 5.27751, 409.852 --> 10.3183, 351.867 --> 2.2, 397.892 --> 4.20833, 386.845 --> 4.52381, 343.07 --> 4.51622, 332.117 --> 4.59682, 302.301 --> 6.59292, 300.659 --> 5.47253, 194.545 --> 2, 194.071 --> 2.28571, 196 --> 2.13333, 150 --> 1.75 )
[LOG] Overall execution time: 667.46 sec CPU time.
[LOG] Overall execution time: 686 sec real time.
Synthesis time: 686.71 sec (Real time) / 683.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.18 sec (Real time) / 10.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3672.16 sec (Real time) / 3661.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 39227 15 47 1 39151
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1984.05 sec CPU time.
[LOG] Relation determinization time: 2023 sec real time.
[LOG] Final circuit size: 55657 new AND gates.
[LOG] Size before ABC: 73877 AND gates.
[LOG] Size after ABC: 55657 AND gates.
[LOG] Time for optimizing with ABC: 34 seconds.
[LOG] Total time for all control signals: 1981.65/1986 sec (8.25221/8 sec, 14.004/14 sec, 132.299/132 sec, 35.3876/36 sec, 218.691/219 sec, 260.155/261 sec, 271.051/272 sec, 310.02/311 sec, 278.543/279 sec, 75.1834/75 sec, 369.298/370 sec, 3.05693/3 sec, 2.00199/2 sec, 2.32765/2 sec, 1.37525/2 sec )
[LOG] Nr of iterations: 8149 (1062, 453, 4354, 21, 472, 413, 405, 396, 284, 96, 142, 17, 12, 15, 7 )
[LOG] Total clause computation time: 256.081/257 sec (0.869547/0.869547 sec, 1.74323/1.74323 sec, 11.9843/11.9843 sec, 9.43081/9.43081 sec, 11.3721/11.3721 sec, 11.2468/11.2468 sec, 12.3255/12.3255 sec, 13.2301/13.2301 sec, 12.2091/12.2091 sec, 14.3307/14.3307 sec, 155.771/155.771 sec, 0.562386/0.562386 sec, 0.335306/0.335306 sec, 0.374449/0.374449 sec, 0.296291/0.296291 sec )
[LOG] Total clause minimization time: 1692.46/1700 sec (7.12651/7.12651 sec, 11.5071/11.5071 sec, 112.622/112.622 sec, 25.5585/25.5585 sec, 203.648/203.648 sec, 245.254/245.254 sec, 254.827/254.827 sec, 292.781/292.781 sec, 263.097/263.097 sec, 59.537/59.537 sec, 211.637/211.637 sec, 1.86168/1.86168 sec, 1.15471/1.15471 sec, 1.32358/1.32358 sec, 0.528069/0.528069 sec )
[LOG] Total clause size reduction: 3702021 --> 73542 (524134 --> 12967, 217412 --> 2268, 2028498 --> 48277, 8620 --> 51, 214305 --> 2036, 182928 --> 1717, 174932 --> 1743, 152865 --> 1807, 106408 --> 1156, 32585 --> 595, 48222 --> 806, 3856 --> 51, 2596 --> 26, 3304 --> 31, 1356 --> 11 )
[LOG] Average clause size reduction: 454.291 --> 9.02467 (493.535 --> 12.21, 479.938 --> 5.00662, 465.893 --> 11.088, 410.476 --> 2.42857, 454.036 --> 4.31356, 442.925 --> 4.15738, 431.931 --> 4.3037, 386.023 --> 4.56313, 374.676 --> 4.07042, 339.427 --> 6.19792, 339.592 --> 5.67606, 226.824 --> 3, 216.333 --> 2.16667, 220.267 --> 2.06667, 193.714 --> 1.57143 )
[LOG] Overall execution time: 1984.05 sec CPU time.
[LOG] Overall execution time: 2023 sec real time.
Synthesis time: 2023.02 sec (Real time) / 2015.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.02 sec (Real time) / 12.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.06 sec (Real time) / 9974.06 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 56190 17 52 1 56106
=====================  amba8c7y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9972.65 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9976.65 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9974.82 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 2.93344 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 2118 new AND gates.
[LOG] Size before ABC: 2655 AND gates.
[LOG] Size after ABC: 2118 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.82976/2 sec (0.02619/0 sec, 0.024256/0 sec, 0.050156/0 sec, 0.023456/0 sec, 0.143356/0 sec, 0.038743/0 sec, 1.48324/1 sec, 1.04036/1 sec )
[LOG] Nr of iterations: 433 (14, 8, 13, 5, 27, 16, 262, 88 )
[LOG] Total clause computation time: 0.480984/0 sec (0.009198/0.009198 sec, 0.007924/0.007924 sec, 0.016873/0.016873 sec, 0.008906/0.008906 sec, 0.048716/0.048716 sec, 0.011072/0.011072 sec, 0.174301/0.174301 sec, 0.203994/0.203994 sec )
[LOG] Total clause minimization time: 2.20349/2 sec (0.012564/0.012564 sec, 0.012211/0.012211 sec, 0.02833/0.02833 sec, 0.010263/0.010263 sec, 0.087182/0.087182 sec, 0.021768/0.021768 sec, 1.24127/1.24127 sec, 0.789906/0.789906 sec )
[LOG] Total clause size reduction: 61345 --> 2525 (2574 --> 40, 1463 --> 15, 2244 --> 50, 616 --> 8, 3718 --> 86, 2010 --> 47, 37062 --> 1830, 11658 --> 449 )
[LOG] Average clause size reduction: 141.674 --> 5.83141 (183.857 --> 2.85714, 182.875 --> 1.875, 172.615 --> 3.84615, 123.2 --> 1.6, 137.704 --> 3.18519, 125.625 --> 2.9375, 141.458 --> 6.98473, 132.477 --> 5.10227 )
[LOG] Overall execution time: 2.93612 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.42 sec (Real time) / 3.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.12 sec (Real time) / 1.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.92 sec (Real time) / 9.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2353 7 31 1 2307
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 15.3643 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 4173 new AND gates.
[LOG] Size before ABC: 5396 AND gates.
[LOG] Size after ABC: 4173 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.1375/15 sec (0.030678/0 sec, 0.032174/0 sec, 0.038365/0 sec, 0.26407/1 sec, 0.045515/0 sec, 1.85973/2 sec, 1.28213/1 sec, 3.31257/3 sec, 5.86414/6 sec, 2.40816/2 sec )
[LOG] Nr of iterations: 936 (7, 5, 9, 99, 13, 229, 107, 191, 189, 87 )
[LOG] Total clause computation time: 2.61451/1 sec (0.009776/0.009776 sec, 0.015398/0.015398 sec, 0.01206/0.01206 sec, 0.042693/0.042693 sec, 0.013533/0.013533 sec, 0.205412/0.205412 sec, 0.261994/0.261994 sec, 0.257027/0.257027 sec, 1.12157/1.12157 sec, 0.675037/0.675037 sec )
[LOG] Total clause minimization time: 11.8343/14 sec (0.014248/0.014248 sec, 0.010717/0.010717 sec, 0.019609/0.019609 sec, 0.198532/0.198532 sec, 0.022138/0.022138 sec, 1.56362/1.56362 sec, 0.946189/0.946189 sec, 2.91052/2.91052 sec, 4.53587/4.53587 sec, 1.61284/1.61284 sec )
[LOG] Total clause size reduction: 152190 --> 5217 (1458 --> 19, 1016 --> 5, 1544 --> 20, 25676 --> 601, 2136 --> 26, 38076 --> 1150, 16430 --> 613, 27360 --> 982, 26884 --> 1168, 11610 --> 633 )
[LOG] Average clause size reduction: 162.596 --> 5.57372 (208.286 --> 2.71429, 203.2 --> 1, 171.556 --> 2.22222, 259.354 --> 6.07071, 164.308 --> 2, 166.271 --> 5.02183, 153.551 --> 5.72897, 143.246 --> 5.14136, 142.243 --> 6.17989, 133.448 --> 7.27586 )
[LOG] Overall execution time: 15.3677 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.23 sec (Real time) / 16.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.25 sec (Real time) / 3.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 59.68 sec (Real time) / 59.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 4459 9 36 1 4404
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 4176.93 sec CPU time.
[LOG] Relation determinization time: 4203 sec real time.
[LOG] Final circuit size: 39888 new AND gates.
[LOG] Size before ABC: 60332 AND gates.
[LOG] Size after ABC: 39888 AND gates.
[LOG] Time for optimizing with ABC: 16 seconds.
[LOG] Total time for all control signals: 4175.39/4185 sec (0.114822/0 sec, 1.33779/1 sec, 0.10711/0 sec, 0.704869/1 sec, 0.081334/0 sec, 3.78777/4 sec, 0.369471/0 sec, 52.3702/53 sec, 656.081/657 sec, 1935.36/1940 sec, 1525.08/1529 sec )
[LOG] Nr of iterations: 6448 (21, 8, 8, 17, 5, 57, 37, 1402, 2280, 2050, 563 )
[LOG] Total clause computation time: 900.137/898 sec (0.023367/0.023367 sec, 0.38472/0.38472 sec, 0.0254/0.0254 sec, 0.417705/0.417705 sec, 0.020893/0.020893 sec, 0.724996/0.724996 sec, 0.068301/0.068301 sec, 3.97965/3.97965 sec, 10.2311/10.2311 sec, 214.915/214.915 sec, 669.345/669.345 sec )
[LOG] Total clause minimization time: 3245.89/3248 sec (0.063881/0.063881 sec, 0.925027/0.925027 sec, 0.052227/0.052227 sec, 0.250524/0.250524 sec, 0.032604/0.032604 sec, 2.97726/2.97726 sec, 0.238673/0.238673 sec, 46.4641/46.4641 sec, 638.467/638.467 sec, 1707.1/1707.1 sec, 849.318/849.318 sec )
[LOG] Total clause size reduction: 1130741 --> 60145 (6100 --> 76, 2100 --> 21, 1638 --> 30, 4592 --> 60, 884 --> 10, 11760 --> 201, 7020 --> 155, 257784 --> 12824, 394267 --> 20874, 352428 --> 21492, 92168 --> 4402 )
[LOG] Average clause size reduction: 175.363 --> 9.3277 (290.476 --> 3.61905, 262.5 --> 2.625, 204.75 --> 3.75, 270.118 --> 3.52941, 176.8 --> 2, 206.316 --> 3.52632, 189.73 --> 4.18919, 183.869 --> 9.14693, 172.924 --> 9.15526, 171.916 --> 10.4839, 163.709 --> 7.81883 )
[LOG] Overall execution time: 4176.94 sec CPU time.
[LOG] Overall execution time: 4203 sec real time.
Synthesis time: 4203.02 sec (Real time) / 4189.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.95 sec (Real time) / 14.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6642.16 sec (Real time) / 6624.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 40238 11 42 1 40174
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 5026.07 sec CPU time.
[LOG] Relation determinization time: 5093 sec real time.
[LOG] Final circuit size: 55315 new AND gates.
[LOG] Size before ABC: 77663 AND gates.
[LOG] Size after ABC: 55315 AND gates.
[LOG] Time for optimizing with ABC: 56 seconds.
[LOG] Total time for all control signals: 5024.32/5037 sec (21.052/22 sec, 135.905/136 sec, 753.645/755 sec, 52.8507/53 sec, 717.886/720 sec, 902.622/905 sec, 1406.47/1409 sec, 242.661/244 sec, 535.428/536 sec, 2.85756/3 sec, 90.9536/91 sec, 160.037/161 sec, 1.95289/2 sec )
[LOG] Nr of iterations: 7518 (2960, 414, 2541, 16, 499, 342, 448, 144, 109, 15, 9, 14, 7 )
[LOG] Total clause computation time: 556.156/543 sec (1.29082/1.29082 sec, 8.50893/8.50893 sec, 41.6873/41.6873 sec, 24.6608/24.6608 sec, 30.1043/30.1043 sec, 23.3324/23.3324 sec, 24.1028/24.1028 sec, 41.6464/41.6464 sec, 212.629/212.629 sec, 0.508216/0.508216 sec, 88.321/88.321 sec, 58.9339/58.9339 sec, 0.430561/0.430561 sec )
[LOG] Total clause minimization time: 4430.43/4447 sec (18.0641/18.0641 sec, 125.34/125.34 sec, 698.624/698.624 sec, 27.5879/27.5879 sec, 682.408/682.408 sec, 875.23/875.23 sec, 1377.63/1377.63 sec, 199.459/199.459 sec, 321.405/321.405 sec, 1.57586/1.57586 sec, 1.88095/1.88095 sec, 100.375/100.375 sec, 0.853907/0.853907 sec )
[LOG] Total clause size reduction: 2696545 --> 77405 (1142174 --> 40743, 154049 --> 2278, 919480 --> 26759, 4980 --> 38, 159858 --> 2286, 105710 --> 1508, 133653 --> 2124, 39325 --> 915, 29592 --> 649, 2702 --> 30, 1504 --> 30, 2444 --> 33, 1074 --> 12 )
[LOG] Average clause size reduction: 358.679 --> 10.296 (385.87 --> 13.7645, 372.099 --> 5.50242, 361.858 --> 10.5309, 311.25 --> 2.375, 320.357 --> 4.58116, 309.094 --> 4.40936, 298.333 --> 4.74107, 273.09 --> 6.35417, 271.486 --> 5.95413, 180.133 --> 2, 167.111 --> 3.33333, 174.571 --> 2.35714, 153.429 --> 1.71429 )
[LOG] Overall execution time: 5026.08 sec CPU time.
[LOG] Overall execution time: 5093 sec real time.
Synthesis time: 5093.44 sec (Real time) / 5077.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 19.95 sec (Real time) / 19.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8558.68 sec (Real time) / 8536.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 55732 13 47 1 55659
=====================  amba6b5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9973.27 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9973.20 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9970.13 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9969.33 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 2.34126 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 2215 new AND gates.
[LOG] Size before ABC: 2759 AND gates.
[LOG] Size after ABC: 2215 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.2467/3 sec (0.022102/1 sec, 0.029893/0 sec, 0.02984/0 sec, 0.026704/0 sec, 0.083844/0 sec, 0.033595/0 sec, 1.14336/1 sec, 0.877362/1 sec )
[LOG] Nr of iterations: 477 (9, 8, 6, 9, 29, 9, 304, 103 )
[LOG] Total clause computation time: 0.332511/2 sec (0.008652/0.008652 sec, 0.010255/0.010255 sec, 0.013888/0.013888 sec, 0.009966/0.009966 sec, 0.021009/0.021009 sec, 0.010655/0.010655 sec, 0.125612/0.125612 sec, 0.132474/0.132474 sec )
[LOG] Total clause minimization time: 1.77487/1 sec (0.009389/0.009389 sec, 0.015596/0.015596 sec, 0.011923/0.011923 sec, 0.012427/0.012427 sec, 0.056297/0.056297 sec, 0.017782/0.017782 sec, 0.953863/0.953863 sec, 0.697595/0.697595 sec )
[LOG] Total clause size reduction: 73335 --> 2642 (1520 --> 19, 1316 --> 25, 895 --> 10, 1280 --> 15, 4704 --> 83, 1256 --> 24, 47268 --> 1919, 15096 --> 547 )
[LOG] Average clause size reduction: 153.742 --> 5.53878 (168.889 --> 2.11111, 164.5 --> 3.125, 149.167 --> 1.66667, 142.222 --> 1.66667, 162.207 --> 2.86207, 139.556 --> 2.66667, 155.487 --> 6.3125, 146.563 --> 5.31068 )
[LOG] Overall execution time: 2.34378 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.83 sec (Real time) / 2.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.26 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.36 sec (Real time) / 13.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 2442 7 31 1 2396
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 168.618 sec CPU time.
[LOG] Relation determinization time: 171 sec real time.
[LOG] Final circuit size: 11619 new AND gates.
[LOG] Size before ABC: 15845 AND gates.
[LOG] Size after ABC: 11619 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 168.018/169 sec (0.086806/1 sec, 0.522755/0 sec, 0.075798/0 sec, 1.28027/1 sec, 0.078008/1 sec, 7.5076/7 sec, 6.57883/7 sec, 31.2441/31 sec, 85.192/85 sec, 35.4514/36 sec )
[LOG] Nr of iterations: 2276 (14, 8, 14, 103, 9, 529, 142, 525, 738, 194 )
[LOG] Total clause computation time: 26.4812/29 sec (0.018202/0.018202 sec, 0.113414/0.113414 sec, 0.023018/0.023018 sec, 0.141767/0.141767 sec, 0.018614/0.018614 sec, 0.796568/0.796568 sec, 0.924158/0.924158 sec, 1.62905/1.62905 sec, 11.4064/11.4064 sec, 11.41/11.41 sec )
[LOG] Total clause minimization time: 137.691/139 sec (0.053399/0.053399 sec, 0.394932/0.394932 sec, 0.036242/0.036242 sec, 1.07108/1.07108 sec, 0.041582/0.041582 sec, 6.33197/6.33197 sec, 5.43801/5.43801 sec, 28.8659/28.8659 sec, 72.1148/72.1148 sec, 23.3433/23.3433 sec )
[LOG] Total clause size reduction: 367490 --> 15688 (3146 --> 43, 1680 --> 24, 2574 --> 30, 23358 --> 711, 1464 --> 18, 92928 --> 3683, 23124 --> 867, 80172 --> 3494, 112024 --> 5435, 27020 --> 1383 )
[LOG] Average clause size reduction: 161.463 --> 6.89279 (224.714 --> 3.07143, 210 --> 3, 183.857 --> 2.14286, 226.777 --> 6.90291, 162.667 --> 2, 175.667 --> 6.96219, 162.845 --> 6.10563, 152.709 --> 6.65524, 151.794 --> 7.3645, 139.278 --> 7.12887 )
[LOG] Overall execution time: 168.623 sec CPU time.
[LOG] Overall execution time: 171 sec real time.
Synthesis time: 171.50 sec (Real time) / 170.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.64 sec (Real time) / 8.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 569.05 sec (Real time) / 567.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 11904 9 37 1 11848
=====================  amba4f25y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9974.15 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9971.89 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9970.97 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9970.99 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014158 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005666/0 sec (0.005666/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.001621/0 sec (0.001621/0.001621 sec )
[LOG] Total clause minimization time: 0.001616/0 sec (0.001616/0.001616 sec )
[LOG] Total clause size reduction: 537 --> 4 (537 --> 4 )
[LOG] Average clause size reduction: 134.25 --> 1 (134.25 --> 1 )
[LOG] Overall execution time: 0.016276 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 351 3 48 1 299
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.093247 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 57 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025639/0 sec (0.025639/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.00946/0 sec (0.00946/0.00946 sec )
[LOG] Total clause minimization time: 0.011224/0 sec (0.011224/0.011224 sec )
[LOG] Total clause size reduction: 2368 --> 13 (2368 --> 13 )
[LOG] Average clause size reduction: 263.111 --> 1.44444 (263.111 --> 1.44444 )
[LOG] Overall execution time: 0.096848 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 613 3 84 1 525
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.193064 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04485/0 sec (0.04485/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.014456/0 sec (0.014456/0.014456 sec )
[LOG] Total clause minimization time: 0.02212/0 sec (0.02212/0.02212 sec )
[LOG] Total clause size reduction: 6412 --> 40 (6412 --> 40 )
[LOG] Average clause size reduction: 427.467 --> 2.66667 (427.467 --> 2.66667 )
[LOG] Overall execution time: 0.199379 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 964 3 133 1 827
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027969 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 65 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 65 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011057/0 sec (0.011057/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.003734/0 sec (0.003734/0.003734 sec )
[LOG] Total clause minimization time: 0.003999/0 sec (0.003999/0.003999 sec )
[LOG] Total clause size reduction: 1240 --> 11 (1240 --> 11 )
[LOG] Average clause size reduction: 206.667 --> 1.83333 (206.667 --> 1.83333 )
[LOG] Overall execution time: 0.03064 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 492 3 64 1 424
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.184364 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.036928/0 sec (0.036928/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.01317/0 sec (0.01317/0.01317 sec )
[LOG] Total clause minimization time: 0.016033/0 sec (0.016033/0.016033 sec )
[LOG] Total clause size reduction: 5782 --> 23 (5782 --> 23 )
[LOG] Average clause size reduction: 385.467 --> 1.53333 (385.467 --> 1.53333 )
[LOG] Overall execution time: 0.189433 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 811 3 112 1 695
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.258965 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 111 new AND gates.
[LOG] Size before ABC: 137 AND gates.
[LOG] Size after ABC: 111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048886/0 sec (0.048886/0 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 0.016637/0 sec (0.016637/0.016637 sec )
[LOG] Total clause minimization time: 0.022127/0 sec (0.022127/0.022127 sec )
[LOG] Total clause size reduction: 9520 --> 34 (9520 --> 34 )
[LOG] Average clause size reduction: 528.889 --> 1.88889 (528.889 --> 1.88889 )
[LOG] Overall execution time: 0.266748 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 1075 3 161 1 910
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029892 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01182/0 sec (0.01182/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.004899/0 sec (0.004899/0.004899 sec )
[LOG] Total clause minimization time: 0.003968/0 sec (0.003968/0.003968 sec )
[LOG] Total clause size reduction: 1010 --> 7 (1010 --> 7 )
[LOG] Average clause size reduction: 168.333 --> 1.16667 (168.333 --> 1.16667 )
[LOG] Overall execution time: 0.032392 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 394 3 56 1 334
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.14335 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 67 AND gates.
[LOG] Size after ABC: 56 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031376/0 sec (0.031376/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.011195/0 sec (0.011195/0.011195 sec )
[LOG] Total clause minimization time: 0.013961/0 sec (0.013961/0.013961 sec )
[LOG] Total clause size reduction: 3340 --> 19 (3340 --> 19 )
[LOG] Average clause size reduction: 303.636 --> 1.72727 (303.636 --> 1.72727 )
[LOG] Overall execution time: 0.147651 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 696 3 98 1 594
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001785 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000443/0 sec (0.000443/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8e-06/0 sec (8e-06/8e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002537 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002279 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000685/0 sec (0.000685/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8e-06/0 sec (8e-06/8e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00325 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007836 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00368/0 sec (0.00368/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.001326/0 sec (0.001326/0.001326 sec )
[LOG] Total clause minimization time: 0.00097/0 sec (0.00097/0.00097 sec )
[LOG] Total clause size reduction: 300 --> 3 (300 --> 3 )
[LOG] Average clause size reduction: 75 --> 0.75 (75 --> 0.75 )
[LOG] Overall execution time: 0.009133 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 206 1 32 1 172
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.024109 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009651/0 sec (0.009651/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.003457/0 sec (0.003457/0.003457 sec )
[LOG] Total clause minimization time: 0.00369/0 sec (0.00369/0.00369 sec )
[LOG] Total clause size reduction: 498 --> 4 (498 --> 4 )
[LOG] Average clause size reduction: 124.5 --> 1 (124.5 --> 1 )
[LOG] Overall execution time: 0.02618 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 312 1 56 1 254
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016431 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008109/0 sec (0.004247/0 sec, 0.003862/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.002234/0 sec (0.001115/0.001115 sec, 0.001119/0.001119 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019123 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.030889 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010553/0 sec (0.005513/0 sec, 0.00504/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000262/0 sec (0.000128/0.000128 sec, 0.000134/0.000134 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.035409 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005999 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002646/0 sec (0.001421/0 sec, 0.001225/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 2.8e-05/0 sec (1.5e-05/1.5e-05 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007529 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.008689 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004288/0 sec (0.002295/0 sec, 0.001993/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 3.4e-05/0 sec (1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01098 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002392 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000896/0 sec (0.000896/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000225/0 sec (0.000225/0.000225 sec )
[LOG] Total clause minimization time: 0.000247/0 sec (0.000247/0.000247 sec )
[LOG] Total clause size reduction: 30 --> 1 (30 --> 1 )
[LOG] Average clause size reduction: 15 --> 0.5 (15 --> 0.5 )
[LOG] Overall execution time: 0.003158 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003492 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001447/0 sec (0.001447/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00043/0 sec (0.00043/0.00043 sec )
[LOG] Total clause minimization time: 0.000372/0 sec (0.000372/0.000372 sec )
[LOG] Total clause size reduction: 48 --> 1 (48 --> 1 )
[LOG] Average clause size reduction: 24 --> 0.5 (24 --> 0.5 )
[LOG] Overall execution time: 0.004439 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.020454 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01341/0 sec (0.007945/0 sec, 0.005465/0 sec )
[LOG] Nr of iterations: 14 (12, 2 )
[LOG] Total clause computation time: 0.003767/0 sec (0.001825/0.001825 sec, 0.001942/0.001942 sec )
[LOG] Total clause minimization time: 0.006416/0 sec (0.004363/0.004363 sec, 0.002053/0.002053 sec )
[LOG] Total clause size reduction: 1648 --> 35 (1551 --> 33, 97 --> 2 )
[LOG] Average clause size reduction: 117.714 --> 2.5 (129.25 --> 2.75, 48.5 --> 1 )
[LOG] Overall execution time: 0.0219 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 225 2 36 1 186
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.058936 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 74 new AND gates.
[LOG] Size before ABC: 124 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036875/0 sec (0.020885/0 sec, 0.01599/0 sec )
[LOG] Nr of iterations: 23 (17, 6 )
[LOG] Total clause computation time: 0.01097/0 sec (0.006095/0.006095 sec, 0.004875/0.004875 sec )
[LOG] Total clause minimization time: 0.019793/0 sec (0.011547/0.011547 sec, 0.008246/0.008246 sec )
[LOG] Total clause size reduction: 4544 --> 56 (3744 --> 47, 800 --> 9 )
[LOG] Average clause size reduction: 197.565 --> 2.43478 (220.235 --> 2.76471, 133.333 --> 1.5 )
[LOG] Overall execution time: 0.061196 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 409 2 63 1 342
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016462 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011406/0 sec (0.005043/0 sec, 0.006363/0 sec )
[LOG] Nr of iterations: 14 (7, 7 )
[LOG] Total clause computation time: 0.004272/0 sec (0.001579/0.001579 sec, 0.002693/0.002693 sec )
[LOG] Total clause minimization time: 0.00427/0 sec (0.001954/0.001954 sec, 0.002316/0.002316 sec )
[LOG] Total clause size reduction: 1362 --> 17 (780 --> 9, 582 --> 8 )
[LOG] Average clause size reduction: 97.2857 --> 1.21429 (111.429 --> 1.28571, 83.1429 --> 1.14286 )
[LOG] Overall execution time: 0.017769 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 208 2 28 1 176
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.040229 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022637/0 sec (0.01128/0 sec, 0.011357/0 sec )
[LOG] Nr of iterations: 8 (6, 2 )
[LOG] Total clause computation time: 0.010237/0 sec (0.005125/0.005125 sec, 0.005112/0.005112 sec )
[LOG] Total clause minimization time: 0.007575/0 sec (0.003601/0.003601 sec, 0.003974/0.003974 sec )
[LOG] Total clause size reduction: 1230 --> 12 (1070 --> 11, 160 --> 1 )
[LOG] Average clause size reduction: 153.75 --> 1.5 (178.333 --> 1.83333, 80 --> 0.5 )
[LOG] Overall execution time: 0.042154 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 319 2 49 1 267
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.049439 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 121 new AND gates.
[LOG] Size before ABC: 153 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039404/0 sec (0.013365/0 sec, 0.012414/0 sec, 0.013625/0 sec )
[LOG] Nr of iterations: 41 (19, 12, 10 )
[LOG] Total clause computation time: 0.013474/0 sec (0.004241/0.004241 sec, 0.004486/0.004486 sec, 0.004747/0.004747 sec )
[LOG] Total clause minimization time: 0.018971/0 sec (0.006755/0.006755 sec, 0.005628/0.005628 sec, 0.006588/0.006588 sec )
[LOG] Total clause size reduction: 6283 --> 80 (3384 --> 42, 1738 --> 20, 1161 --> 18 )
[LOG] Average clause size reduction: 153.244 --> 1.95122 (178.105 --> 2.21053, 144.833 --> 1.66667, 116.1 --> 1.8 )
[LOG] Overall execution time: 0.051115 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 373 3 36 1 331
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.119874 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 140 AND gates.
[LOG] Size after ABC: 85 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.076434/0 sec (0.02457/0 sec, 0.02691/0 sec, 0.024954/0 sec )
[LOG] Nr of iterations: 37 (15, 16, 6 )
[LOG] Total clause computation time: 0.029283/0 sec (0.009595/0.009595 sec, 0.010166/0.010166 sec, 0.009522/0.009522 sec )
[LOG] Total clause minimization time: 0.035068/0 sec (0.010762/0.010762 sec, 0.012626/0.012626 sec, 0.01168/0.01168 sec )
[LOG] Total clause size reduction: 9277 --> 57 (4312 --> 28, 3900 --> 24, 1065 --> 5 )
[LOG] Average clause size reduction: 250.73 --> 1.54054 (287.467 --> 1.86667, 243.75 --> 1.5, 177.5 --> 0.833333 )
[LOG] Overall execution time: 0.122513 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 496 3 63 1 427
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 6.38928 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 502 new AND gates.
[LOG] Size before ABC: 675 AND gates.
[LOG] Size after ABC: 502 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.6487/6 sec (0.424716/1 sec, 1.31928/1 sec, 3.90471/4 sec )
[LOG] Nr of iterations: 144 (17, 57, 70 )
[LOG] Total clause computation time: 0.574303/0 sec (0.182436/0.182436 sec, 0.187003/0.187003 sec, 0.204864/0.204864 sec )
[LOG] Total clause minimization time: 4.94298/6 sec (0.220943/0.220943 sec, 1.08246/1.08246 sec, 3.63958/3.63958 sec )
[LOG] Total clause size reduction: 22824 --> 608 (3536 --> 62, 9352 --> 256, 9936 --> 290 )
[LOG] Average clause size reduction: 158.5 --> 4.22222 (208 --> 3.64706, 164.07 --> 4.49123, 141.943 --> 4.14286 )
[LOG] Overall execution time: 6.39434 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.62 sec (Real time) / 6.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 793 2 52 1 736
=====================  demo-v17_5_REAL.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9972.87 sec (User CPU time)
Timeout: 1
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 11.5705 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 2333 new AND gates.
[LOG] Size before ABC: 3381 AND gates.
[LOG] Size after ABC: 2333 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.63887/9 sec (0.08798/0 sec, 3.2521/3 sec, 3.19259/3 sec, 3.10619/3 sec )
[LOG] Nr of iterations: 441 (11, 251, 116, 63 )
[LOG] Total clause computation time: 0.415102/0 sec (0.024885/0.024885 sec, 0.192925/0.192925 sec, 0.102248/0.102248 sec, 0.095044/0.095044 sec )
[LOG] Total clause minimization time: 8.84812/8 sec (0.039697/0.039697 sec, 2.89035/2.89035 sec, 2.98769/2.98769 sec, 2.93038/2.93038 sec )
[LOG] Total clause size reduction: 193860 --> 3251 (5770 --> 28, 120000 --> 2117, 45770 --> 780, 22320 --> 326 )
[LOG] Average clause size reduction: 439.592 --> 7.37188 (524.545 --> 2.54545, 478.088 --> 8.43426, 394.569 --> 6.72414, 354.286 --> 5.1746 )
[LOG] Overall execution time: 11.5799 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.10 sec (Real time) / 11.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.19 sec (Real time) / 1.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.24 sec (Real time) / 2.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 3060 3 133 1 2920
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.043154 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 115 new AND gates.
[LOG] Size before ABC: 149 AND gates.
[LOG] Size after ABC: 115 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.030467/0 sec (0.009982/0 sec, 0.020485/0 sec )
[LOG] Nr of iterations: 31 (6, 25 )
[LOG] Total clause computation time: 0.00779/0 sec (0.003193/0.003193 sec, 0.004597/0.004597 sec )
[LOG] Total clause minimization time: 0.01791/0 sec (0.004735/0.004735 sec, 0.013175/0.013175 sec )
[LOG] Total clause size reduction: 3388 --> 95 (820 --> 16, 2568 --> 79 )
[LOG] Average clause size reduction: 109.29 --> 3.06452 (136.667 --> 2.66667, 102.72 --> 3.16 )
[LOG] Overall execution time: 0.04478 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 348 2 36 1 308
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.168156 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 155 new AND gates.
[LOG] Size before ABC: 205 AND gates.
[LOG] Size after ABC: 155 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.090114/0 sec (0.031854/0 sec, 0.05826/0 sec )
[LOG] Nr of iterations: 41 (14, 27 )
[LOG] Total clause computation time: 0.023887/0 sec (0.009911/0.009911 sec, 0.013976/0.013976 sec )
[LOG] Total clause minimization time: 0.055205/0 sec (0.017126/0.017126 sec, 0.038079/0.038079 sec )
[LOG] Total clause size reduction: 8112 --> 126 (3536 --> 36, 4576 --> 90 )
[LOG] Average clause size reduction: 197.854 --> 3.07317 (252.571 --> 2.57143, 169.481 --> 3.33333 )
[LOG] Overall execution time: 0.170942 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 544 2 63 1 477
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.189345 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 68 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.079929/0 sec (0.012803/0 sec, 0.037339/0 sec, 0.029787/0 sec )
[LOG] Nr of iterations: 12 (1, 9, 2 )
[LOG] Total clause computation time: 0.01897/0 sec (0.00397/0.00397 sec, 0.007813/0.007813 sec, 0.007187/0.007187 sec )
[LOG] Total clause minimization time: 0.033719/0 sec (0/0 sec, 0.020044/0.020044 sec, 0.013675/0.013675 sec )
[LOG] Total clause size reduction: 5938 --> 23 (0 --> 0, 5512 --> 21, 426 --> 2 )
[LOG] Average clause size reduction: 494.833 --> 1.91667 (0 --> 0, 612.444 --> 2.33333, 213 --> 1 )
[LOG] Overall execution time: 0.195562 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1143 2 96 1 1044
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.626249 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 112 AND gates.
[LOG] Size after ABC: 49 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.161293/0 sec (0.029835/0 sec, 0.080755/0 sec, 0.050703/0 sec )
[LOG] Nr of iterations: 19 (1, 16, 2 )
[LOG] Total clause computation time: 0.052028/0 sec (0.014737/0.014737 sec, 0.020826/0.020826 sec, 0.016465/0.016465 sec )
[LOG] Total clause minimization time: 0.058952/0 sec (0/0 sec, 0.04088/0.04088 sec, 0.018072/0.018072 sec )
[LOG] Total clause size reduction: 18024 --> 41 (0 --> 0, 17310 --> 39, 714 --> 2 )
[LOG] Average clause size reduction: 948.632 --> 2.15789 (0 --> 0, 1081.88 --> 2.4375, 357 --> 1 )
[LOG] Overall execution time: 0.638368 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1914 2 168 1 1743
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.105401 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 128 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082842/0 sec (0.02184/0 sec, 0.018524/0 sec, 0.019775/0 sec, 0.022703/0 sec )
[LOG] Nr of iterations: 34 (12, 7, 7, 8 )
[LOG] Total clause computation time: 0.03138/0 sec (0.006207/0.006207 sec, 0.007358/0.007358 sec, 0.007165/0.007165 sec, 0.01065/0.01065 sec )
[LOG] Total clause minimization time: 0.037543/0 sec (0.012091/0.012091 sec, 0.007753/0.007753 sec, 0.009175/0.009175 sec, 0.008524/0.008524 sec )
[LOG] Total clause size reduction: 7512 --> 53 (3322 --> 23, 1554 --> 9, 1320 --> 10, 1316 --> 11 )
[LOG] Average clause size reduction: 220.941 --> 1.55882 (276.833 --> 1.91667, 222 --> 1.28571, 188.571 --> 1.42857, 164.5 --> 1.375 )
[LOG] Overall execution time: 0.108023 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 487 4 56 1 423
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.784831 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 536 new AND gates.
[LOG] Size before ABC: 639 AND gates.
[LOG] Size after ABC: 536 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.58476/1 sec (0.109347/0 sec, 0.139717/1 sec, 0.154228/0 sec, 0.181468/0 sec )
[LOG] Nr of iterations: 170 (58, 36, 38, 38 )
[LOG] Total clause computation time: 0.1292/0 sec (0.033907/0.033907 sec, 0.037235/0.037235 sec, 0.032071/0.032071 sec, 0.025987/0.025987 sec )
[LOG] Total clause minimization time: 0.395035/1 sec (0.061789/0.061789 sec, 0.088076/0.088076 sec, 0.106535/0.106535 sec, 0.138635/0.138635 sec )
[LOG] Total clause size reduction: 65303 --> 457 (26790 --> 142, 14315 --> 93, 13024 --> 102, 11174 --> 120 )
[LOG] Average clause size reduction: 384.135 --> 2.68824 (461.897 --> 2.44828, 397.639 --> 2.58333, 342.737 --> 2.68421, 294.053 --> 3.15789 )
[LOG] Overall execution time: 0.789905 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.34 sec (Real time) / 0.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 1134 4 98 1 1028
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.293359 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 40 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.062912/0 sec (0.062912/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.017599/0 sec (0.017599/0.017599 sec )
[LOG] Total clause minimization time: 0.032881/0 sec (0.032881/0.032881 sec )
[LOG] Total clause size reduction: 8512 --> 29 (8512 --> 29 )
[LOG] Average clause size reduction: 567.467 --> 1.93333 (567.467 --> 1.93333 )
[LOG] Overall execution time: 0.301991 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1275 3 144 1 1127
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 1.26807 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 89 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.172326/0 sec (0.172326/0 sec )
[LOG] Nr of iterations: 24 (24 )
[LOG] Total clause computation time: 0.03947/0 sec (0.03947/0.03947 sec )
[LOG] Total clause minimization time: 0.103056/0 sec (0.103056/0.103056 sec )
[LOG] Total clause size reduction: 23506 --> 48 (23506 --> 48 )
[LOG] Average clause size reduction: 979.417 --> 2 (979.417 --> 2 )
[LOG] Overall execution time: 1.28624 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.45 sec (Real time) / 1.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.94 sec (Real time) / 0.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2194 3 252 1 1938
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015148 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007644/0 sec (0.007644/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.003751/0 sec (0.003751/0.003751 sec )
[LOG] Total clause minimization time: 0.001986/0 sec (0.001986/0.001986 sec )
[LOG] Total clause size reduction: 220 --> 2 (220 --> 2 )
[LOG] Average clause size reduction: 73.3333 --> 0.666667 (73.3333 --> 0.666667 )
[LOG] Overall execution time: 0.016829 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.05457 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020821/0 sec (0.020821/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.007904/0 sec (0.007904/0.007904 sec )
[LOG] Total clause minimization time: 0.009098/0 sec (0.009098/0.009098 sec )
[LOG] Total clause size reduction: 1092 --> 10 (1092 --> 10 )
[LOG] Average clause size reduction: 156 --> 1.42857 (156 --> 1.42857 )
[LOG] Overall execution time: 0.057302 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 472 1 63 1 407
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.925878 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 419 new AND gates.
[LOG] Size before ABC: 532 AND gates.
[LOG] Size after ABC: 419 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.449187/0 sec (0.33375/0 sec, 0.115437/0 sec )
[LOG] Nr of iterations: 109 (101, 8 )
[LOG] Total clause computation time: 0.119814/0 sec (0.087537/0.087537 sec, 0.032277/0.032277 sec )
[LOG] Total clause minimization time: 0.27504/0 sec (0.20889/0.20889 sec, 0.06615/0.06615 sec )
[LOG] Total clause size reduction: 66293 --> 350 (62100 --> 332, 4193 --> 18 )
[LOG] Average clause size reduction: 608.193 --> 3.21101 (614.851 --> 3.28713, 524.125 --> 2.25 )
[LOG] Overall execution time: 0.93552 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.14 sec (Real time) / 1.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1790 4 160 1 1622
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 7.28993 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 992 new AND gates.
[LOG] Size before ABC: 1223 AND gates.
[LOG] Size after ABC: 992 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.62621/4 sec (2.17672/2 sec, 1.44949/2 sec )
[LOG] Nr of iterations: 244 (218, 26 )
[LOG] Total clause computation time: 0.870802/2 sec (0.570748/0.570748 sec, 0.300054/0.300054 sec )
[LOG] Total clause minimization time: 2.42831/2 sec (1.35864/1.35864 sec, 1.06967/1.06967 sec )
[LOG] Total clause size reduction: 252449 --> 933 (227199 --> 853, 25250 --> 80 )
[LOG] Average clause size reduction: 1034.63 --> 3.82377 (1042.2 --> 3.91284, 971.154 --> 3.07692 )
[LOG] Overall execution time: 7.31212 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.63 sec (Real time) / 7.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.39 sec (Real time) / 1.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 3335 4 280 1 3047
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.231934 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 266 new AND gates.
[LOG] Size before ABC: 339 AND gates.
[LOG] Size after ABC: 264 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.178381/1 sec (0.011167/0 sec, 0.017753/0 sec, 0.043178/0 sec, 0.004077/0 sec, 0.034494/0 sec, 0.02389/1 sec, 0.023769/0 sec, 0.020053/0 sec )
[LOG] Nr of iterations: 86 (5, 18, 32, 1, 17, 2, 8, 3 )
[LOG] Total clause computation time: 0.063999/1 sec (0.004851/0.004851 sec, 0.006767/0.006767 sec, 0.009576/0.009576 sec, 0.001179/0.001179 sec, 0.012312/0.012312 sec, 0.010102/0.010102 sec, 0.010728/0.010728 sec, 0.008484/0.008484 sec )
[LOG] Total clause minimization time: 0.087904/0 sec (0.003618/0.003618 sec, 0.007839/0.007839 sec, 0.029405/0.029405 sec, 0/0 sec, 0.018344/0.018344 sec, 0.010693/0.010693 sec, 0.009601/0.009601 sec, 0.008404/0.008404 sec )
[LOG] Total clause size reduction: 11981 --> 246 (656 --> 8, 2703 --> 43, 4743 --> 147, 0 --> 0, 2400 --> 36, 149 --> 0, 1036 --> 10, 294 --> 2 )
[LOG] Average clause size reduction: 139.314 --> 2.86047 (131.2 --> 1.6, 150.167 --> 2.38889, 148.219 --> 4.59375, 0 --> 0, 141.176 --> 2.11765, 74.5 --> 0, 129.5 --> 1.25, 98 --> 0.666667 )
[LOG] Overall execution time: 0.233739 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 452 13 23 1 410
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.502111 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 219 new AND gates.
[LOG] Size before ABC: 271 AND gates.
[LOG] Size after ABC: 216 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.32778/1 sec (0.023486/0 sec, 0.030373/0 sec, 0.013522/0 sec, 0.029178/0 sec, 0.024638/0 sec, 0.041302/0 sec, 0.040474/0 sec, 0.057327/1 sec, 0.031029/0 sec, 0.036451/0 sec )
[LOG] Nr of iterations: 63 (6, 11, 2, 6, 2, 16, 3, 2, 5, 10 )
[LOG] Total clause computation time: 0.126831/1 sec (0.008518/0.008518 sec, 0.009524/0.009524 sec, 0.009271/0.009271 sec, 0.010983/0.010983 sec, 0.010798/0.010798 sec, 0.012729/0.012729 sec, 0.015376/0.015376 sec, 0.024689/0.024689 sec, 0.012609/0.012609 sec, 0.012334/0.012334 sec )
[LOG] Total clause minimization time: 0.151773/0 sec (0.010456/0.010456 sec, 0.01602/0.01602 sec, 0.000146/0.000146 sec, 0.01348/0.01348 sec, 0.009376/0.009376 sec, 0.022846/0.022846 sec, 0.02019/0.02019 sec, 0.027539/0.027539 sec, 0.013192/0.013192 sec, 0.018528/0.018528 sec )
[LOG] Total clause size reduction: 11005 --> 139 (1180 --> 11, 2310 --> 32, 251 --> 0, 1015 --> 13, 200 --> 1, 2955 --> 59, 388 --> 2, 193 --> 0, 776 --> 5, 1737 --> 16 )
[LOG] Average clause size reduction: 174.683 --> 2.20635 (196.667 --> 1.83333, 210 --> 2.90909, 125.5 --> 0, 169.167 --> 2.16667, 100 --> 0.5, 184.688 --> 3.6875, 129.333 --> 0.666667, 96.5 --> 0, 155.2 --> 1, 173.7 --> 1.6 )
[LOG] Overall execution time: 0.504775 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 503 15 27 1 454
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 18.7272 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 1808 new AND gates.
[LOG] Size before ABC: 2191 AND gates.
[LOG] Size after ABC: 1807 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.4745/18 sec (0.387355/1 sec, 2.12925/2 sec, 0.037408/0 sec, 0.489546/0 sec, 0.215628/1 sec, 2.96002/3 sec, 3.4713/3 sec, 5.06914/5 sec, 1.24928/1 sec, 1.4656/2 sec )
[LOG] Nr of iterations: 408 (25, 146, 2, 39, 13, 56, 67, 26, 18, 16 )
[LOG] Total clause computation time: 2.54896/2 sec (0.131695/0.131695 sec, 0.258311/0.258311 sec, 0.013595/0.013595 sec, 0.050643/0.050643 sec, 0.027348/0.027348 sec, 0.360061/0.360061 sec, 0.704182/0.704182 sec, 0.550173/0.550173 sec, 0.332663/0.332663 sec, 0.120291/0.120291 sec )
[LOG] Total clause minimization time: 14.3305/16 sec (0.226051/0.226051 sec, 1.74463/1.74463 sec, 0.00051/0.00051 sec, 0.390066/0.390066 sec, 0.154968/0.154968 sec, 2.52239/2.52239 sec, 2.67167/2.67167 sec, 4.46221/4.46221 sec, 0.863663/0.863663 sec, 1.29438/1.29438 sec )
[LOG] Total clause size reduction: 93980 --> 2017 (6264 --> 88, 37120 --> 898, 253 --> 0, 8664 --> 234, 2700 --> 104, 12210 --> 266, 14454 --> 277, 5450 --> 59, 3655 --> 51, 3210 --> 40 )
[LOG] Average clause size reduction: 230.343 --> 4.94363 (250.56 --> 3.52, 254.247 --> 6.15068, 126.5 --> 0, 222.154 --> 6, 207.692 --> 8, 218.036 --> 4.75, 215.731 --> 4.13433, 209.615 --> 2.26923, 203.056 --> 2.83333, 200.625 --> 2.5 )
[LOG] Overall execution time: 18.7331 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.20 sec (Real time) / 19.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.59 sec (Real time) / 19.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 2119 18 30 1 2062
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.171305 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.079178/0 sec (0.04237/0 sec, 0.036808/0 sec )
[LOG] Nr of iterations: 12 (9, 3 )
[LOG] Total clause computation time: 0.027102/0 sec (0.013999/0.013999 sec, 0.013103/0.013103 sec )
[LOG] Total clause minimization time: 0.032489/0 sec (0.01829/0.01829 sec, 0.014199/0.014199 sec )
[LOG] Total clause size reduction: 4228 --> 16 (3576 --> 14, 652 --> 2 )
[LOG] Average clause size reduction: 352.333 --> 1.33333 (397.333 --> 1.55556, 217.333 --> 0.666667 )
[LOG] Overall execution time: 0.178496 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 1.13631 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 183 new AND gates.
[LOG] Size before ABC: 251 AND gates.
[LOG] Size after ABC: 183 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.410212/0 sec (0.116813/0 sec, 0.10446/0 sec, 0.188939/0 sec )
[LOG] Nr of iterations: 48 (20, 9, 19 )
[LOG] Total clause computation time: 0.103235/0 sec (0.033928/0.033928 sec, 0.030692/0.030692 sec, 0.038615/0.038615 sec )
[LOG] Total clause minimization time: 0.228264/0 sec (0.058664/0.058664 sec, 0.050219/0.050219 sec, 0.119381/0.119381 sec )
[LOG] Total clause size reduction: 26122 --> 95 (13832 --> 32, 4496 --> 14, 7794 --> 49 )
[LOG] Average clause size reduction: 544.208 --> 1.97917 (691.6 --> 1.6, 499.556 --> 1.55556, 410.211 --> 2.57895 )
[LOG] Overall execution time: 1.1497 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.32 sec (Real time) / 1.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2247 4 140 1 2100
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.56304 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 130 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.203268/0 sec (0.111955/0 sec, 0.091313/0 sec )
[LOG] Nr of iterations: 30 (18, 12 )
[LOG] Total clause computation time: 0.053916/0 sec (0.023183/0.023183 sec, 0.030733/0.030733 sec )
[LOG] Total clause minimization time: 0.110434/0 sec (0.069357/0.069357 sec, 0.041077/0.041077 sec )
[LOG] Total clause size reduction: 14277 --> 59 (9316 --> 40, 4961 --> 19 )
[LOG] Average clause size reduction: 475.9 --> 1.96667 (517.556 --> 2.22222, 413.417 --> 1.58333 )
[LOG] Overall execution time: 0.575232 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1756 3 152 1 1599
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 3.14485 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 212 new AND gates.
[LOG] Size before ABC: 259 AND gates.
[LOG] Size after ABC: 212 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.29456/1 sec (0.494317/0 sec, 0.421858/1 sec, 0.378382/0 sec )
[LOG] Nr of iterations: 64 (33, 23, 8 )
[LOG] Total clause computation time: 0.254616/0 sec (0.081963/0.081963 sec, 0.092355/0.092355 sec, 0.080298/0.080298 sec )
[LOG] Total clause minimization time: 0.857832/0 sec (0.346831/0.346831 sec, 0.265446/0.265446 sec, 0.245555/0.245555 sec )
[LOG] Total clause size reduction: 60594 --> 168 (34752 --> 93, 20130 --> 55, 5712 --> 20 )
[LOG] Average clause size reduction: 946.781 --> 2.625 (1053.09 --> 2.81818, 875.217 --> 2.3913, 714 --> 2.5 )
[LOG] Overall execution time: 3.17906 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.36 sec (Real time) / 3.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.88 sec (Real time) / 1.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.02 sec (Real time) / 1.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3671 4 296 1 3368
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.039482 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 41 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013683/0 sec (0.013683/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.005336/0 sec (0.005336/0.005336 sec )
[LOG] Total clause minimization time: 0.005121/0 sec (0.005121/0.005121 sec )
[LOG] Total clause size reduction: 750 --> 8 (750 --> 8 )
[LOG] Average clause size reduction: 187.5 --> 2 (187.5 --> 2 )
[LOG] Overall execution time: 0.041882 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 429 3 51 1 374
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.090569 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022934/0 sec (0.022934/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.009591/0 sec (0.009591/0.009591 sec )
[LOG] Total clause minimization time: 0.008927/0 sec (0.008927/0.008927 sec )
[LOG] Total clause size reduction: 324 --> 1 (324 --> 1 )
[LOG] Average clause size reduction: 162 --> 0.5 (162 --> 0.5 )
[LOG] Overall execution time: 0.093765 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 16.9201 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 34 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 34 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.714406/1 sec (0.714406/1 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.508868/1 sec (0.508868/0.508868 sec )
[LOG] Total clause minimization time: 0.121704/0 sec (0.121704/0.121704 sec )
[LOG] Total clause size reduction: 29028 --> 14 (29028 --> 14 )
[LOG] Average clause size reduction: 2232.92 --> 1.07692 (2232.92 --> 1.07692 )
[LOG] Overall execution time: 16.9682 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.16 sec (Real time) / 17.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.15 sec (Real time) / 1.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.41 sec (Real time) / 5.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4555 3 363 1 4188
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 79.8845 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 136 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.4065/12 sec (11.4065/12 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 4.75126/5 sec (4.75126/4.75126 sec )
[LOG] Total clause minimization time: 6.47057/7 sec (6.47057/6.47057 sec )
[LOG] Total clause size reduction: 53975 --> 24 (53975 --> 24 )
[LOG] Average clause size reduction: 2998.61 --> 1.33333 (2998.61 --> 1.33333 )
[LOG] Overall execution time: 79.9643 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 80.34 sec (Real time) / 79.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.82 sec (Real time) / 1.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.89 sec (Real time) / 18.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 6043 3 484 1 5555
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.078062 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02358/0 sec (0.02358/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.009129/0 sec (0.009129/0.009129 sec )
[LOG] Total clause minimization time: 0.009666/0 sec (0.009666/0.009666 sec )
[LOG] Total clause size reduction: 790 --> 2 (790 --> 2 )
[LOG] Average clause size reduction: 263.333 --> 0.666667 (263.333 --> 0.666667 )
[LOG] Overall execution time: 0.081956 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 576 3 87 1 485
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.20515 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037249/0 sec (0.037249/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.016062/0 sec (0.016062/0.016062 sec )
[LOG] Total clause minimization time: 0.013828/0 sec (0.013828/0.013828 sec )
[LOG] Total clause size reduction: 2620 --> 7 (2620 --> 7 )
[LOG] Average clause size reduction: 436.667 --> 1.16667 (436.667 --> 1.16667 )
[LOG] Overall execution time: 0.210692 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 773 3 116 1 653
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.068282 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02423/0 sec (0.02423/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.008804/0 sec (0.008804/0.008804 sec )
[LOG] Total clause minimization time: 0.011262/0 sec (0.011262/0.011262 sec )
[LOG] Total clause size reduction: 1610 --> 10 (1610 --> 10 )
[LOG] Average clause size reduction: 268.333 --> 1.66667 (268.333 --> 1.66667 )
[LOG] Overall execution time: 0.071192 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 469 3 60 1 405
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.266591 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039409/0 sec (0.039409/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.018319/0 sec (0.018319/0.018319 sec )
[LOG] Total clause minimization time: 0.013216/0 sec (0.013216/0.013216 sec )
[LOG] Total clause size reduction: 2192 --> 5 (2192 --> 5 )
[LOG] Average clause size reduction: 438.4 --> 1 (438.4 --> 1 )
[LOG] Overall execution time: 0.271579 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 789 4 88 1 696
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.468292 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056333/0 sec (0.056333/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.020752/0 sec (0.020752/0.020752 sec )
[LOG] Total clause minimization time: 0.025417/0 sec (0.025417/0.025417 sec )
[LOG] Total clause size reduction: 2460 --> 6 (2460 --> 6 )
[LOG] Average clause size reduction: 492 --> 1.2 (492 --> 1.2 )
[LOG] Overall execution time: 0.475033 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 869 4 128 1 736
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 25.6324 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 139 new AND gates.
[LOG] Size before ABC: 221 AND gates.
[LOG] Size after ABC: 139 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.93494/7 sec (6.93494/7 sec )
[LOG] Nr of iterations: 22 (22 )
[LOG] Total clause computation time: 2.19633/2 sec (2.19633/2.19633 sec )
[LOG] Total clause minimization time: 4.63641/5 sec (4.63641/4.63641 sec )
[LOG] Total clause size reduction: 49539 --> 47 (49539 --> 47 )
[LOG] Average clause size reduction: 2251.77 --> 2.13636 (2251.77 --> 2.13636 )
[LOG] Overall execution time: 25.6659 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 25.91 sec (Real time) / 25.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.74 sec (Real time) / 3.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2953 7 304 1 2641
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.240187 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050533/0 sec (0.050533/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.021384/0 sec (0.021384/0.021384 sec )
[LOG] Total clause minimization time: 0.020626/0 sec (0.020626/0.020626 sec )
[LOG] Total clause size reduction: 6000 --> 16 (6000 --> 16 )
[LOG] Average clause size reduction: 461.538 --> 1.23077 (461.538 --> 1.23077 )
[LOG] Overall execution time: 0.245514 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 834 5 108 1 720
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011299 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005321/0 sec (0.005321/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001961/0 sec (0.001961/0.001961 sec )
[LOG] Total clause minimization time: 0.001647/0 sec (0.001647/0.001647 sec )
[LOG] Total clause size reduction: 166 --> 3 (166 --> 3 )
[LOG] Average clause size reduction: 83 --> 1.5 (83 --> 1.5 )
[LOG] Overall execution time: 0.012987 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.030313 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011488/0 sec (0.011488/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.003141/0 sec (0.003141/0.003141 sec )
[LOG] Total clause minimization time: 0.005561/0 sec (0.005561/0.005561 sec )
[LOG] Total clause size reduction: 470 --> 3 (470 --> 3 )
[LOG] Average clause size reduction: 156.667 --> 1 (156.667 --> 1 )
[LOG] Overall execution time: 0.032501 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 346 2 52 1 292
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.644793 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 68 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.07737/0 sec (0.07737/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.024291/0 sec (0.024291/0.024291 sec )
[LOG] Total clause minimization time: 0.039866/0 sec (0.039866/0.039866 sec )
[LOG] Total clause size reduction: 6853 --> 16 (6853 --> 16 )
[LOG] Average clause size reduction: 571.083 --> 1.33333 (571.083 --> 1.33333 )
[LOG] Overall execution time: 0.651763 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1111 2 116 1 992
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.158175 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 36 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030789/0 sec (0.030789/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.010631/0 sec (0.010631/0.010631 sec )
[LOG] Total clause minimization time: 0.014788/0 sec (0.014788/0.014788 sec )
[LOG] Total clause size reduction: 1465 --> 13 (1465 --> 13 )
[LOG] Average clause size reduction: 244.167 --> 2.16667 (244.167 --> 2.16667 )
[LOG] Overall execution time: 0.16164 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 559 2 68 1 488
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.184515 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033752/0 sec (0.033752/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.012628/0 sec (0.012628/0.012628 sec )
[LOG] Total clause minimization time: 0.013218/0 sec (0.013218/0.013218 sec )
[LOG] Total clause size reduction: 2568 --> 4 (2568 --> 4 )
[LOG] Average clause size reduction: 513.6 --> 0.8 (513.6 --> 0.8 )
[LOG] Overall execution time: 0.190575 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 925 3 108 1 813
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.064823 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019452/0 sec (0.019452/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.005492/0 sec (0.005492/0.005492 sec )
[LOG] Total clause minimization time: 0.010155/0 sec (0.010155/0.010155 sec )
[LOG] Total clause size reduction: 912 --> 6 (912 --> 6 )
[LOG] Average clause size reduction: 228 --> 1.5 (228 --> 1.5 )
[LOG] Overall execution time: 0.067502 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 442 3 60 1 378
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.200432 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036149/0 sec (0.036149/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.012792/0 sec (0.012792/0.012792 sec )
[LOG] Total clause minimization time: 0.014958/0 sec (0.014958/0.014958 sec )
[LOG] Total clause size reduction: 2368 --> 6 (2368 --> 6 )
[LOG] Average clause size reduction: 473.6 --> 1.2 (473.6 --> 1.2 )
[LOG] Overall execution time: 0.205876 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 959 2 96 1 861
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.89238 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 57 new AND gates.
[LOG] Size before ABC: 100 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.263924/0 sec (0.263924/0 sec )
[LOG] Nr of iterations: 22 (22 )
[LOG] Total clause computation time: 0.101853/0 sec (0.101853/0.101853 sec )
[LOG] Total clause minimization time: 0.133355/0 sec (0.133355/0.133355 sec )
[LOG] Total clause size reduction: 22848 --> 37 (22848 --> 37 )
[LOG] Average clause size reduction: 1038.55 --> 1.68182 (1038.55 --> 1.68182 )
[LOG] Overall execution time: 1.90536 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.07 sec (Real time) / 2.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1715 2 188 1 1524
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.312308 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 36 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0537/0 sec (0.0537/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.01647/0 sec (0.01647/0.01647 sec )
[LOG] Total clause minimization time: 0.026022/0 sec (0.026022/0.026022 sec )
[LOG] Total clause size reduction: 6210 --> 22 (6210 --> 22 )
[LOG] Average clause size reduction: 621 --> 2.2 (621 --> 2.2 )
[LOG] Overall execution time: 0.318592 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1111 3 104 1 1003
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.474122 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082078/0 sec (0.082078/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.022175/0 sec (0.022175/0.022175 sec )
[LOG] Total clause minimization time: 0.049791/0 sec (0.049791/0.049791 sec )
[LOG] Total clause size reduction: 3090 --> 19 (3090 --> 19 )
[LOG] Average clause size reduction: 441.429 --> 2.71429 (441.429 --> 2.71429 )
[LOG] Overall execution time: 0.480577 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 821 2 132 1 686
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.447358 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.069654/0 sec (0.069654/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.023491/0 sec (0.023491/0.023491 sec )
[LOG] Total clause minimization time: 0.033309/0 sec (0.033309/0.033309 sec )
[LOG] Total clause size reduction: 9480 --> 28 (9480 --> 28 )
[LOG] Average clause size reduction: 729.231 --> 2.15385 (729.231 --> 2.15385 )
[LOG] Overall execution time: 0.454357 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1207 4 108 1 1094
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.618602 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 232 AND gates.
[LOG] Size after ABC: 102 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.320922/0 sec (0.074768/0 sec, 0.152719/0 sec, 0.093435/0 sec )
[LOG] Nr of iterations: 53 (16, 26, 11 )
[LOG] Total clause computation time: 0.073286/0 sec (0.018426/0.018426 sec, 0.034294/0.034294 sec, 0.020566/0.020566 sec )
[LOG] Total clause minimization time: 0.198307/0 sec (0.042297/0.042297 sec, 0.098175/0.098175 sec, 0.057835/0.057835 sec )
[LOG] Total clause size reduction: 31350 --> 131 (11190 --> 31, 15050 --> 75, 5110 --> 25 )
[LOG] Average clause size reduction: 591.509 --> 2.4717 (699.375 --> 1.9375, 578.846 --> 2.88462, 464.545 --> 2.27273 )
[LOG] Overall execution time: 0.62835 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1399 1 172 1 1223
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.063533 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036093/0 sec (0.017162/0 sec, 0.018931/0 sec )
[LOG] Nr of iterations: 13 (8, 5 )
[LOG] Total clause computation time: 0.015381/0 sec (0.005934/0.005934 sec, 0.009447/0.009447 sec )
[LOG] Total clause minimization time: 0.014208/0 sec (0.007894/0.007894 sec, 0.006314/0.006314 sec )
[LOG] Total clause size reduction: 2856 --> 20 (1820 --> 15, 1036 --> 5 )
[LOG] Average clause size reduction: 219.692 --> 1.53846 (227.5 --> 1.875, 207.2 --> 1 )
[LOG] Overall execution time: 0.065971 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 410 2 60 1 347
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 242.557 sec CPU time.
[LOG] Relation determinization time: 244 sec real time.
[LOG] Final circuit size: 1441 new AND gates.
[LOG] Size before ABC: 1701 AND gates.
[LOG] Size after ABC: 1441 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 212.311/213 sec (22.3604/23 sec, 91.9107/92 sec, 98.0402/98 sec )
[LOG] Nr of iterations: 311 (38, 131, 142 )
[LOG] Total clause computation time: 15.1705/17 sec (1.25677/1.25677 sec, 4.47733/4.47733 sec, 9.43635/9.43635 sec )
[LOG] Total clause minimization time: 195.633/196 sec (20.927/20.927 sec, 86.8231/86.8231 sec, 87.8832/87.8832 sec )
[LOG] Total clause size reduction: 338956 --> 1295 (50320 --> 118, 148200 --> 496, 140436 --> 681 )
[LOG] Average clause size reduction: 1089.89 --> 4.16399 (1324.21 --> 3.10526, 1131.3 --> 3.78626, 988.986 --> 4.79577 )
[LOG] Overall execution time: 242.593 sec CPU time.
[LOG] Overall execution time: 244 sec real time.
Synthesis time: 243.55 sec (Real time) / 242.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.84 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 3653 3 280 1 3367
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.037054 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.023/0 sec (0.011575/0 sec, 0.011425/0 sec )
[LOG] Nr of iterations: 11 (9, 2 )
[LOG] Total clause computation time: 0.008382/0 sec (0.00369/0.00369 sec, 0.004692/0.004692 sec )
[LOG] Total clause minimization time: 0.009928/0 sec (0.005356/0.005356 sec, 0.004572/0.004572 sec )
[LOG] Total clause size reduction: 1547 --> 19 (1376 --> 18, 171 --> 1 )
[LOG] Average clause size reduction: 140.636 --> 1.72727 (152.889 --> 2, 85.5 --> 0.5 )
[LOG] Overall execution time: 0.039005 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 293 2 48 1 242
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.028077 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 72 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0202/0 sec (0.011333/0 sec, 0.008867/0 sec )
[LOG] Nr of iterations: 13 (11, 2 )
[LOG] Total clause computation time: 0.006378/0 sec (0.003027/0.003027 sec, 0.003351/0.003351 sec )
[LOG] Total clause minimization time: 0.009402/0 sec (0.005886/0.005886 sec, 0.003516/0.003516 sec )
[LOG] Total clause size reduction: 2067 --> 29 (1880 --> 28, 187 --> 1 )
[LOG] Average clause size reduction: 159 --> 2.23077 (170.909 --> 2.54545, 93.5 --> 0.5 )
[LOG] Overall execution time: 0.029948 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.031318 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019656/0 sec (0.009955/0 sec, 0.009701/0 sec )
[LOG] Nr of iterations: 11 (8, 3 )
[LOG] Total clause computation time: 0.006628/0 sec (0.003135/0.003135 sec, 0.003493/0.003493 sec )
[LOG] Total clause minimization time: 0.009068/0 sec (0.004735/0.004735 sec, 0.004333/0.004333 sec )
[LOG] Total clause size reduction: 1456 --> 19 (1134 --> 17, 322 --> 2 )
[LOG] Average clause size reduction: 132.364 --> 1.72727 (141.75 --> 2.125, 107.333 --> 0.666667 )
[LOG] Overall execution time: 0.033006 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 284 3 44 1 235
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.065519 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 86 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038745/0 sec (0.018126/0 sec, 0.020619/0 sec )
[LOG] Nr of iterations: 19 (11, 8 )
[LOG] Total clause computation time: 0.015949/0 sec (0.005999/0.005999 sec, 0.00995/0.00995 sec )
[LOG] Total clause minimization time: 0.015973/0 sec (0.008646/0.008646 sec, 0.007327/0.007327 sec )
[LOG] Total clause size reduction: 4481 --> 28 (2640 --> 20, 1841 --> 8 )
[LOG] Average clause size reduction: 235.842 --> 1.47368 (240 --> 1.81818, 230.125 --> 1 )
[LOG] Overall execution time: 0.068012 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 442 3 60 1 377
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.088788 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 66 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 66 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047512/0 sec (0.024112/0 sec, 0.0234/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.017606/0 sec (0.00719/0.00719 sec, 0.010416/0.010416 sec )
[LOG] Total clause minimization time: 0.021944/0 sec (0.01288/0.01288 sec, 0.009064/0.009064 sec )
[LOG] Total clause size reduction: 5807 --> 48 (3047 --> 34, 2760 --> 14 )
[LOG] Average clause size reduction: 252.478 --> 2.08696 (253.917 --> 2.83333, 250.909 --> 1.27273 )
[LOG] Overall execution time: 0.091458 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 472 2 68 1 400
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.072011 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 87 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 86 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041758/0 sec (0.02136/0 sec, 0.020398/0 sec )
[LOG] Nr of iterations: 16 (14, 2 )
[LOG] Total clause computation time: 0.015609/0 sec (0.006449/0.006449 sec, 0.00916/0.00916 sec )
[LOG] Total clause minimization time: 0.019107/0 sec (0.011047/0.011047 sec, 0.00806/0.00806 sec )
[LOG] Total clause size reduction: 3723 --> 33 (3458 --> 32, 265 --> 1 )
[LOG] Average clause size reduction: 232.688 --> 2.0625 (247 --> 2.28571, 132.5 --> 0.5 )
[LOG] Overall execution time: 0.074533 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 479 3 60 1 415
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 1.41175 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 180 new AND gates.
[LOG] Size before ABC: 441 AND gates.
[LOG] Size after ABC: 180 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.732129/1 sec (0.222332/0 sec, 0.352936/1 sec, 0.156861/0 sec )
[LOG] Nr of iterations: 82 (33, 36, 13 )
[LOG] Total clause computation time: 0.141999/0 sec (0.0395/0.0395 sec, 0.066986/0.066986 sec, 0.035513/0.035513 sec )
[LOG] Total clause minimization time: 0.49766/1 sec (0.153696/0.153696 sec, 0.247802/0.247802 sec, 0.096162/0.096162 sec )
[LOG] Total clause size reduction: 74186 --> 255 (34016 --> 101, 30870 --> 132, 9300 --> 22 )
[LOG] Average clause size reduction: 904.707 --> 3.10976 (1030.79 --> 3.06061, 857.5 --> 3.66667, 715.385 --> 1.69231 )
[LOG] Overall execution time: 1.4271 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.61 sec (Real time) / 1.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1925 2 236 1 1684
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.093088 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 88 new AND gates.
[LOG] Size before ABC: 125 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.056429/0 sec (0.020289/0 sec, 0.03614/0 sec )
[LOG] Nr of iterations: 27 (11, 16 )
[LOG] Total clause computation time: 0.018279/0 sec (0.006445/0.006445 sec, 0.011834/0.011834 sec )
[LOG] Total clause minimization time: 0.030012/0 sec (0.009961/0.009961 sec, 0.020051/0.020051 sec )
[LOG] Total clause size reduction: 6785 --> 68 (2720 --> 21, 4065 --> 47 )
[LOG] Average clause size reduction: 251.296 --> 2.51852 (247.273 --> 1.90909, 254.062 --> 2.9375 )
[LOG] Overall execution time: 0.095777 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 498 3 68 1 425
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.87718 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 331 new AND gates.
[LOG] Size before ABC: 566 AND gates.
[LOG] Size after ABC: 331 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.22186/2 sec (0.209053/1 sec, 0.482578/0 sec, 0.265363/0 sec, 0.264871/1 sec )
[LOG] Nr of iterations: 130 (38, 50, 28, 14 )
[LOG] Total clause computation time: 0.250809/1 sec (0.043107/0.043107 sec, 0.079102/0.079102 sec, 0.048937/0.048937 sec, 0.079663/0.079663 sec )
[LOG] Total clause minimization time: 0.838059/1 sec (0.137566/0.137566 sec, 0.357892/0.357892 sec, 0.184977/0.184977 sec, 0.157624/0.157624 sec )
[LOG] Total clause size reduction: 112555 --> 380 (39886 --> 92, 42042 --> 191, 20682 --> 71, 9945 --> 26 )
[LOG] Average clause size reduction: 865.808 --> 2.92308 (1049.63 --> 2.42105, 840.84 --> 3.82, 738.643 --> 2.53571, 710.357 --> 1.85714 )
[LOG] Overall execution time: 1.89164 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.09 sec (Real time) / 2.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 2030 2 228 1 1796
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 5.42815 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 623 new AND gates.
[LOG] Size before ABC: 1007 AND gates.
[LOG] Size after ABC: 623 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.59416/3 sec (0.711807/1 sec, 0.427651/0 sec, 1.4547/2 sec )
[LOG] Nr of iterations: 204 (72, 38, 94 )
[LOG] Total clause computation time: 0.508955/1 sec (0.080496/0.080496 sec, 0.075637/0.075637 sec, 0.352822/0.352822 sec )
[LOG] Total clause minimization time: 1.76526/1 sec (0.546028/0.546028 sec, 0.276535/0.276535 sec, 0.942699/0.942699 sec )
[LOG] Total clause size reduction: 249700 --> 794 (92939 --> 320, 48137 --> 94, 108624 --> 380 )
[LOG] Average clause size reduction: 1224.02 --> 3.89216 (1290.82 --> 4.44444, 1266.76 --> 2.47368, 1155.57 --> 4.04255 )
[LOG] Overall execution time: 5.46071 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.71 sec (Real time) / 5.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.92 sec (Real time) / 0.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.07 sec (Real time) / 2.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3474 2 376 1 3093
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.679997 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 123 new AND gates.
[LOG] Size before ABC: 289 AND gates.
[LOG] Size after ABC: 123 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.372496/1 sec (0.08343/1 sec, 0.187628/0 sec, 0.101438/0 sec )
[LOG] Nr of iterations: 62 (16, 33, 13 )
[LOG] Total clause computation time: 0.088374/0 sec (0.022845/0.022845 sec, 0.040521/0.040521 sec, 0.025008/0.025008 sec )
[LOG] Total clause minimization time: 0.220454/0 sec (0.043212/0.043212 sec, 0.119898/0.119898 sec, 0.057344/0.057344 sec )
[LOG] Total clause size reduction: 48478 --> 158 (15030 --> 32, 25120 --> 95, 8328 --> 31 )
[LOG] Average clause size reduction: 781.903 --> 2.54839 (939.375 --> 2, 761.212 --> 2.87879, 640.615 --> 2.38462 )
[LOG] Overall execution time: 0.69304 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1689 1 216 1 1469
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.078007 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 63 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.046396/0 sec (0.021921/0 sec, 0.024475/0 sec )
[LOG] Nr of iterations: 18 (13, 5 )
[LOG] Total clause computation time: 0.016191/0 sec (0.006546/0.006546 sec, 0.009645/0.009645 sec )
[LOG] Total clause minimization time: 0.022885/0 sec (0.01148/0.01148 sec, 0.011405/0.011405 sec )
[LOG] Total clause size reduction: 4300 --> 34 (3228 --> 24, 1072 --> 10 )
[LOG] Average clause size reduction: 238.889 --> 1.88889 (248.308 --> 1.84615, 214.4 --> 2 )
[LOG] Overall execution time: 0.080626 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 449 2 68 1 377
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.176103 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 48 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.075105/0 sec (0.030329/0 sec, 0.044776/0 sec )
[LOG] Nr of iterations: 22 (9, 13 )
[LOG] Total clause computation time: 0.028578/0 sec (0.011636/0.011636 sec, 0.016942/0.016942 sec )
[LOG] Total clause minimization time: 0.033994/0 sec (0.012747/0.012747 sec, 0.021247/0.021247 sec )
[LOG] Total clause size reduction: 7408 --> 34 (2968 --> 13, 4440 --> 21 )
[LOG] Average clause size reduction: 336.727 --> 1.54545 (329.778 --> 1.44444, 341.538 --> 1.61538 )
[LOG] Overall execution time: 0.17996 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 663 3 84 1 574
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 7.71875 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 450 new AND gates.
[LOG] Size before ABC: 646 AND gates.
[LOG] Size after ABC: 450 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.52564/2 sec (0.403629/0 sec, 2.12201/2 sec )
[LOG] Nr of iterations: 78 (10, 68 )
[LOG] Total clause computation time: 0.943292/0 sec (0.215493/0.215493 sec, 0.727799/0.727799 sec )
[LOG] Total clause minimization time: 1.38766/2 sec (0.144894/0.144894 sec, 1.24277/1.24277 sec )
[LOG] Total clause size reduction: 176025 --> 191 (20853 --> 21, 155172 --> 170 )
[LOG] Average clause size reduction: 2256.73 --> 2.44872 (2085.3 --> 2.1, 2281.94 --> 2.5 )
[LOG] Overall execution time: 7.74272 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.97 sec (Real time) / 7.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.82 sec (Real time) / 0.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 3123 3 272 1 2846
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 13.5482 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 67 new AND gates.
[LOG] Size before ABC: 292 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.38309/3 sec (1.54674/2 sec, 1.83635/1 sec )
[LOG] Nr of iterations: 23 (16, 7 )
[LOG] Total clause computation time: 1.11299/1 sec (0.573625/0.573625 sec, 0.53936/0.53936 sec )
[LOG] Total clause minimization time: 2.11783/2 sec (0.896417/0.896417 sec, 1.22141/1.22141 sec )
[LOG] Total clause size reduction: 75678 --> 60 (54060 --> 43, 21618 --> 17 )
[LOG] Average clause size reduction: 3290.35 --> 2.6087 (3378.75 --> 2.6875, 3088.29 --> 2.42857 )
[LOG] Overall execution time: 13.5859 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.79 sec (Real time) / 13.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.32 sec (Real time) / 1.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.49 sec (Real time) / 1.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4278 3 340 1 3933
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 11.3094 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1018 new AND gates.
[LOG] Size before ABC: 1080 AND gates.
[LOG] Size after ABC: 1018 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.16073/9 sec (0.814063/0 sec, 2.4439/3 sec, 1.57565/1 sec, 4.2218/5 sec, 0.105323/0 sec )
[LOG] Nr of iterations: 209 (45, 75, 30, 53, 6 )
[LOG] Total clause computation time: 0.851148/2 sec (0.147584/0.147584 sec, 0.162421/0.162421 sec, 0.215781/0.215781 sec, 0.30231/0.30231 sec, 0.023052/0.023052 sec )
[LOG] Total clause minimization time: 7.91408/7 sec (0.601508/0.601508 sec, 2.17728/2.17728 sec, 1.28321/1.28321 sec, 3.82191/3.82191 sec, 0.030159/0.030159 sec )
[LOG] Total clause size reduction: 67931 --> 801 (14740 --> 157, 24716 --> 340, 9628 --> 91, 17212 --> 208, 1635 --> 5 )
[LOG] Average clause size reduction: 325.029 --> 3.83254 (327.556 --> 3.48889, 329.547 --> 4.53333, 320.933 --> 3.03333, 324.755 --> 3.92453, 272.5 --> 0.833333 )
[LOG] Overall execution time: 11.3175 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.63 sec (Real time) / 11.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.50 sec (Real time) / 27.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1360 12 19 1 1324
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9971.66 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 3.88741 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 146 new AND gates.
[LOG] Size before ABC: 327 AND gates.
[LOG] Size after ABC: 68 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.5463/3 sec (0.065573/0 sec, 0.086367/0 sec, 0.049124/1 sec, 0.049677/0 sec, 0.031464/0 sec, 0.051238/0 sec, 0.051455/0 sec, 0.051796/0 sec, 0.052489/0 sec, 0.03525/0 sec, 0.031288/0 sec, 0.051595/0 sec, 0.051374/0 sec, 0.051273/0 sec, 0.052379/0 sec, 0.052971/0 sec, 0.053448/0 sec, 0.056416/0 sec, 0.037141/0 sec, 0.071358/0 sec, 0.130897/1 sec, 0.05466/0 sec, 0.07694/0 sec, 0.036208/0 sec, 0.03695/0 sec, 0.03658/0 sec, 0.036671/0 sec, 0.03685/0 sec, 0.036847/0 sec, 0.036874/0 sec, 0.036914/0 sec, 0.036907/0 sec, 0.036801/0 sec, 0.03686/0 sec, 0.036958/0 sec, 0.036768/0 sec, 0.036777/0 sec, 0.036872/0 sec, 0.036875/0 sec, 0.03585/0 sec, 0.036295/0 sec, 0.03584/0 sec, 0.035946/0 sec, 0.036271/0 sec, 0.036176/1 sec, 0.036227/0 sec, 0.036259/0 sec, 0.035676/0 sec, 0.036114/0 sec, 0.036199/0 sec, 0.036228/0 sec, 0.035969/0 sec, 0.03592/0 sec, 0.035693/0 sec, 0.036092/0 sec, 0.035815/0 sec, 0.035785/0 sec, 0.035919/0 sec, 0.035898/0 sec, 0.035917/0 sec, 0.036109/0 sec, 0.036392/0 sec, 0.036472/0 sec, 0.036277/0 sec, 0.036233/0 sec, 0.036141/0 sec, 0.036276/0 sec, 0.036126/0 sec, 0.036227/0 sec, 0.036267/0 sec, 0.036149/0 sec, 0.036294/0 sec, 0.036161/0 sec, 0.061721/0 sec, 0.036028/0 sec, 0.055753/0 sec, 0.054281/0 sec, 0.054375/0 sec, 0.054501/0 sec, 0.055329/0 sec, 0.062216/0 sec )
[LOG] Nr of iterations: 148 (5, 7, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 3, 32, 2, 4, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.05565/1 sec (0.0193/0.0193 sec, 0.022282/0.022282 sec, 0.017571/0.017571 sec, 0.01773/0.01773 sec, 0.011217/0.011217 sec, 0.018372/0.018372 sec, 0.018393/0.018393 sec, 0.018418/0.018418 sec, 0.01868/0.01868 sec, 0.011495/0.011495 sec, 0.010827/0.010827 sec, 0.019063/0.019063 sec, 0.019242/0.019242 sec, 0.01897/0.01897 sec, 0.019374/0.019374 sec, 0.019424/0.019424 sec, 0.019348/0.019348 sec, 0.019049/0.019049 sec, 0.010633/0.010633 sec, 0.018668/0.018668 sec, 0.050106/0.050106 sec, 0.018481/0.018481 sec, 0.020721/0.020721 sec, 0.010273/0.010273 sec, 0.010336/0.010336 sec, 0.010255/0.010255 sec, 0.010197/0.010197 sec, 0.01035/0.01035 sec, 0.01043/0.01043 sec, 0.010415/0.010415 sec, 0.010412/0.010412 sec, 0.010314/0.010314 sec, 0.010228/0.010228 sec, 0.010377/0.010377 sec, 0.010381/0.010381 sec, 0.010344/0.010344 sec, 0.010213/0.010213 sec, 0.010197/0.010197 sec, 0.010233/0.010233 sec, 0.009619/0.009619 sec, 0.009698/0.009698 sec, 0.009459/0.009459 sec, 0.009518/0.009518 sec, 0.00956/0.00956 sec, 0.009555/0.009555 sec, 0.009626/0.009626 sec, 0.009544/0.009544 sec, 0.009479/0.009479 sec, 0.009483/0.009483 sec, 0.00948/0.00948 sec, 0.009435/0.009435 sec, 0.009378/0.009378 sec, 0.009535/0.009535 sec, 0.00954/0.00954 sec, 0.009562/0.009562 sec, 0.009419/0.009419 sec, 0.009462/0.009462 sec, 0.009481/0.009481 sec, 0.009574/0.009574 sec, 0.009448/0.009448 sec, 0.009502/0.009502 sec, 0.009599/0.009599 sec, 0.00956/0.00956 sec, 0.009417/0.009417 sec, 0.009487/0.009487 sec, 0.009478/0.009478 sec, 0.009471/0.009471 sec, 0.00944/0.00944 sec, 0.009503/0.009503 sec, 0.009584/0.009584 sec, 0.009569/0.009569 sec, 0.009459/0.009459 sec, 0.009493/0.009493 sec, 0.016461/0.016461 sec, 0.009665/0.009665 sec, 0.018273/0.018273 sec, 0.017119/0.017119 sec, 0.017142/0.017142 sec, 0.016867/0.016867 sec, 0.017117/0.017117 sec, 0.017266/0.017266 sec )
[LOG] Total clause minimization time: 0.395726/1 sec (0.022375/0.022375 sec, 0.041125/0.041125 sec, 0.011489/0.011489 sec, 0.011271/0.011271 sec, 0/0 sec, 0.011363/0.011363 sec, 0.011332/0.011332 sec, 0.011156/0.011156 sec, 0.011348/0.011348 sec, 0/0 sec, 0/0 sec, 0.011163/0.011163 sec, 0.010768/0.010768 sec, 0.010798/0.010798 sec, 0.010859/0.010859 sec, 0.011129/0.011129 sec, 0.011081/0.011081 sec, 0.010957/0.010957 sec, 0/0 sec, 0.025254/0.025254 sec, 0.039706/0.039706 sec, 0.009775/0.009775 sec, 0.028099/0.028099 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.018023/0.018023 sec, 0/0 sec, 0.010591/0.010591 sec, 0.009978/0.009978 sec, 0.009773/0.009773 sec, 0.009704/0.009704 sec, 0.009892/0.009892 sec, 0.016717/0.016717 sec )
[LOG] Total clause size reduction: 117274 --> 64 (9744 --> 4, 11802 --> 16, 1967 --> 0, 1970 --> 0, 0 --> 0, 1977 --> 0, 1981 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 0 --> 0, 1914 --> 0, 1918 --> 0, 1926 --> 0, 1934 --> 0, 1942 --> 0, 1950 --> 0, 1993 --> 0, 0 --> 0, 2940 --> 4, 45477 --> 31, 1471 --> 0, 4440 --> 7, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2408 --> 1, 0 --> 0, 1440 --> 0, 2416 --> 0, 2424 --> 0, 2419 --> 0, 2420 --> 0, 2423 --> 1 )
[LOG] Average clause size reduction: 792.392 --> 0.432432 (1948.8 --> 0.8, 1686 --> 2.28571, 983.5 --> 0, 985 --> 0, 0 --> 0, 988.5 --> 0, 990.5 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 0 --> 0, 957 --> 0, 959 --> 0, 963 --> 0, 967 --> 0, 971 --> 0, 975 --> 0, 996.5 --> 0, 0 --> 0, 980 --> 1.33333, 1421.16 --> 0.96875, 735.5 --> 0, 1110 --> 1.75, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1204 --> 0.5, 0 --> 0, 720 --> 0, 1208 --> 0, 1212 --> 0, 1209.5 --> 0, 1210 --> 0, 1211.5 --> 0.5 )
[LOG] Overall execution time: 3.90271 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.07 sec (Real time) / 4.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2517 98 327 1 2088
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 3.85636 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 617 new AND gates.
[LOG] Size before ABC: 911 AND gates.
[LOG] Size after ABC: 542 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.54934/4 sec (0.090545/0 sec, 0.049223/0 sec, 0.047771/0 sec, 0.048715/0 sec, 0.049332/0 sec, 0.049988/0 sec, 0.050782/0 sec, 0.051793/1 sec, 0.054764/0 sec, 0.033401/0 sec, 0.051717/0 sec, 0.052166/0 sec, 0.052307/0 sec, 0.052619/0 sec, 0.052801/0 sec, 0.057769/0 sec, 0.034299/0 sec, 0.034309/0 sec, 0.034322/0 sec, 0.034409/0 sec, 0.034313/0 sec, 0.034547/0 sec, 0.034407/0 sec, 0.034435/0 sec, 0.034344/0 sec, 0.034398/0 sec, 0.034494/0 sec, 0.034449/0 sec, 0.034576/0 sec, 0.034664/0 sec, 0.034575/0 sec, 0.03467/1 sec, 0.034425/0 sec, 0.035438/0 sec, 0.035584/0 sec, 0.036016/0 sec, 0.036189/0 sec, 0.036087/0 sec, 0.03671/0 sec, 0.036411/0 sec, 0.036349/0 sec, 0.036419/0 sec, 0.036511/0 sec, 0.036791/0 sec, 0.036784/0 sec, 0.036985/0 sec, 0.03674/0 sec, 0.036963/0 sec, 0.037324/0 sec, 0.055445/0 sec, 0.055803/0 sec, 0.055996/0 sec, 0.036403/0 sec, 0.056036/0 sec, 0.055475/1 sec, 0.055928/0 sec, 0.055646/0 sec, 0.034818/0 sec, 0.036439/0 sec, 0.036497/0 sec, 0.036277/0 sec, 0.036677/0 sec, 0.036607/0 sec, 0.036498/0 sec, 0.03667/0 sec, 0.036896/0 sec, 0.036518/0 sec, 0.039088/0 sec, 0.040602/0 sec, 0.040457/0 sec, 0.039277/0 sec, 0.036991/0 sec, 0.037199/0 sec, 0.036991/0 sec, 0.036869/0 sec, 0.036897/0 sec, 0.097977/0 sec, 0.12998/1 sec, 0.049967/0 sec, 0.089186/0 sec, 0.032596/0 sec )
[LOG] Nr of iterations: 171 (10, 3, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 9, 41, 2, 10, 1 )
[LOG] Total clause computation time: 1.37362/0 sec (0.022373/0.022373 sec, 0.016573/0.016573 sec, 0.015987/0.015987 sec, 0.016453/0.016453 sec, 0.016448/0.016448 sec, 0.016616/0.016616 sec, 0.016931/0.016931 sec, 0.016913/0.016913 sec, 0.016915/0.016915 sec, 0.014922/0.014922 sec, 0.016968/0.016968 sec, 0.017058/0.017058 sec, 0.017013/0.017013 sec, 0.017065/0.017065 sec, 0.017347/0.017347 sec, 0.018691/0.018691 sec, 0.015101/0.015101 sec, 0.015064/0.015064 sec, 0.015066/0.015066 sec, 0.015142/0.015142 sec, 0.014997/0.014997 sec, 0.015104/0.015104 sec, 0.015055/0.015055 sec, 0.015069/0.015069 sec, 0.015077/0.015077 sec, 0.015076/0.015076 sec, 0.015119/0.015119 sec, 0.015126/0.015126 sec, 0.015107/0.015107 sec, 0.015188/0.015188 sec, 0.015215/0.015215 sec, 0.015218/0.015218 sec, 0.015213/0.015213 sec, 0.016028/0.016028 sec, 0.016254/0.016254 sec, 0.016295/0.016295 sec, 0.016313/0.016313 sec, 0.01614/0.01614 sec, 0.016614/0.016614 sec, 0.016174/0.016174 sec, 0.016099/0.016099 sec, 0.016221/0.016221 sec, 0.016261/0.016261 sec, 0.016317/0.016317 sec, 0.016368/0.016368 sec, 0.016622/0.016622 sec, 0.016217/0.016217 sec, 0.016339/0.016339 sec, 0.016734/0.016734 sec, 0.017451/0.017451 sec, 0.017609/0.017609 sec, 0.01797/0.01797 sec, 0.016979/0.016979 sec, 0.017664/0.017664 sec, 0.017347/0.017347 sec, 0.017742/0.017742 sec, 0.01767/0.01767 sec, 0.017367/0.017367 sec, 0.016599/0.016599 sec, 0.016542/0.016542 sec, 0.016591/0.016591 sec, 0.016449/0.016449 sec, 0.016557/0.016557 sec, 0.016452/0.016452 sec, 0.016567/0.016567 sec, 0.016488/0.016488 sec, 0.016462/0.016462 sec, 0.017747/0.017747 sec, 0.017767/0.017767 sec, 0.017712/0.017712 sec, 0.016494/0.016494 sec, 0.016426/0.016426 sec, 0.016635/0.016635 sec, 0.016483/0.016483 sec, 0.01689/0.01689 sec, 0.016395/0.016395 sec, 0.023455/0.023455 sec, 0.04758/0.04758 sec, 0.016597/0.016597 sec, 0.023254/0.023254 sec, 0.011474/0.011474 sec )
[LOG] Total clause minimization time: 0.568384/2 sec (0.048498/0.048498 sec, 0.01752/0.01752 sec, 0.016273/0.016273 sec, 0.016408/0.016408 sec, 0.0166/0.0166 sec, 0.016759/0.016759 sec, 0.016693/0.016693 sec, 0.017197/0.017197 sec, 0.018972/0.018972 sec, 0/0 sec, 0.015518/0.015518 sec, 0.015659/0.015659 sec, 0.015703/0.015703 sec, 0.017979/0.017979 sec, 0.017859/0.017859 sec, 0.020625/0.020625 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.017499/0.017499 sec, 0.017902/0.017902 sec, 0.017779/0.017779 sec, 0/0 sec, 0.01788/0.01788 sec, 0.017662/0.017662 sec, 0.017796/0.017796 sec, 0.017544/0.017544 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05102/0.05102 sec, 0.048365/0.048365 sec, 0.014604/0.014604 sec, 0.04207/0.04207 sec, 0/0 sec )
[LOG] Total clause size reduction: 127799 --> 113 (15687 --> 25, 3484 --> 2, 1747 --> 0, 1754 --> 0, 1761 --> 0, 1768 --> 0, 1775 --> 0, 1782 --> 0, 2023 --> 2, 0 --> 0, 2030 --> 0, 2030 --> 0, 2030 --> 0, 1742 --> 0, 1742 --> 0, 3484 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1773 --> 0, 1773 --> 0, 1775 --> 0, 0 --> 0, 1779 --> 0, 1781 --> 0, 1783 --> 0, 1785 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9752 --> 23, 48600 --> 40, 1215 --> 0, 10944 --> 19, 0 --> 0 )
[LOG] Average clause size reduction: 747.363 --> 0.660819 (1568.7 --> 2.5, 1161.33 --> 0.666667, 873.5 --> 0, 877 --> 0, 880.5 --> 0, 884 --> 0, 887.5 --> 0, 891 --> 0, 1011.5 --> 1, 0 --> 0, 1015 --> 0, 1015 --> 0, 1015 --> 0, 871 --> 0, 871 --> 0, 1161.33 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 886.5 --> 0, 886.5 --> 0, 887.5 --> 0, 0 --> 0, 889.5 --> 0, 890.5 --> 0, 891.5 --> 0, 892.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1083.56 --> 2.55556, 1185.37 --> 0.97561, 607.5 --> 0, 1094.4 --> 1.9, 0 --> 0 )
[LOG] Overall execution time: 3.86854 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.08 sec (Real time) / 4.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.85 sec (Real time) / 0.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2583 98 241 1 2238
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.320878 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 104 new AND gates.
[LOG] Size before ABC: 172 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.285153/0 sec (0.021348/0 sec, 0.012675/0 sec, 0.012706/0 sec, 0.014732/0 sec, 0.007417/0 sec, 0.007446/0 sec, 0.007469/0 sec, 0.0075/0 sec, 0.007541/0 sec, 0.007525/0 sec, 0.008461/0 sec, 0.007526/0 sec, 0.007502/0 sec, 0.007516/0 sec, 0.007634/0 sec, 0.007519/0 sec, 0.007517/0 sec, 0.007963/0 sec, 0.008236/0 sec, 0.026613/0 sec, 0.02933/0 sec, 0.016726/0 sec, 0.028162/0 sec, 0.008089/0 sec )
[LOG] Nr of iterations: 61 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 23, 2, 4, 1 )
[LOG] Total clause computation time: 0.106198/0 sec (0.006723/0.006723 sec, 0.005028/0.005028 sec, 0.004995/0.004995 sec, 0.004304/0.004304 sec, 0.002698/0.002698 sec, 0.002668/0.002668 sec, 0.00268/0.00268 sec, 0.002651/0.002651 sec, 0.002706/0.002706 sec, 0.00273/0.00273 sec, 0.00375/0.00375 sec, 0.002668/0.002668 sec, 0.00265/0.00265 sec, 0.002661/0.002661 sec, 0.002743/0.002743 sec, 0.002642/0.002642 sec, 0.002633/0.002633 sec, 0.003169/0.003169 sec, 0.00349/0.00349 sec, 0.007015/0.007015 sec, 0.012773/0.012773 sec, 0.008757/0.008757 sec, 0.010726/0.010726 sec, 0.003338/0.003338 sec )
[LOG] Total clause minimization time: 0.05986/0 sec (0.009224/0.009224 sec, 0.002882/0.002882 sec, 0.002908/0.002908 sec, 0.005558/0.005558 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.014276/0.014276 sec, 0.009727/0.009727 sec, 0.003085/0.003085 sec, 0.0122/0.0122 sec, 0/0 sec )
[LOG] Total clause size reduction: 16741 --> 53 (1830 --> 9, 609 --> 0, 614 --> 0, 606 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2120 --> 16, 9240 --> 22, 420 --> 0, 1302 --> 5, 0 --> 0 )
[LOG] Average clause size reduction: 274.443 --> 0.868852 (457.5 --> 2.25, 304.5 --> 0, 307 --> 0, 303 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 353.333 --> 2.66667, 401.739 --> 0.956522, 210 --> 0, 325.5 --> 1.25, 0 --> 0 )
[LOG] Overall execution time: 0.325269 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 803 28 80 1 692
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.228962 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 89 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.20324/0 sec (0.014122/0 sec, 0.00937/0 sec, 0.00932/0 sec, 0.010444/0 sec, 0.005557/0 sec, 0.005609/0 sec, 0.00558/0 sec, 0.005583/0 sec, 0.005622/0 sec, 0.00585/0 sec, 0.00609/0 sec, 0.005607/0 sec, 0.005634/0 sec, 0.005617/0 sec, 0.005618/0 sec, 0.005607/0 sec, 0.005626/0 sec, 0.005841/0 sec, 0.005913/0 sec, 0.019139/0 sec, 0.014336/0 sec, 0.012017/0 sec, 0.022097/0 sec, 0.007041/0 sec )
[LOG] Nr of iterations: 40 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 5, 2, 2, 1 )
[LOG] Total clause computation time: 0.078771/0 sec (0.004533/0.004533 sec, 0.003589/0.003589 sec, 0.003457/0.003457 sec, 0.003137/0.003137 sec, 0.002103/0.002103 sec, 0.002092/0.002092 sec, 0.002095/0.002095 sec, 0.002083/0.002083 sec, 0.002105/0.002105 sec, 0.002351/0.002351 sec, 0.002573/0.002573 sec, 0.002055/0.002055 sec, 0.002067/0.002067 sec, 0.002081/0.002081 sec, 0.002082/0.002082 sec, 0.002069/0.002069 sec, 0.002092/0.002092 sec, 0.002338/0.002338 sec, 0.002401/0.002401 sec, 0.005131/0.005131 sec, 0.006623/0.006623 sec, 0.006323/0.006323 sec, 0.009809/0.009809 sec, 0.003582/0.003582 sec )
[LOG] Total clause minimization time: 0.038534/0 sec (0.005623/0.005623 sec, 0.002341/0.002341 sec, 0.002321/0.002321 sec, 0.003692/0.003692 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.010021/0.010021 sec, 0.003844/0.003844 sec, 0.002128/0.002128 sec, 0.008564/0.008564 sec, 0/0 sec )
[LOG] Total clause size reduction: 5974 --> 26 (932 --> 7, 465 --> 0, 470 --> 0, 522 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1630 --> 13, 1292 --> 4, 327 --> 0, 336 --> 1, 0 --> 0 )
[LOG] Average clause size reduction: 149.35 --> 0.65 (310.667 --> 2.33333, 232.5 --> 0, 235 --> 0, 261 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 271.667 --> 2.16667, 258.4 --> 0.8, 163.5 --> 0, 168 --> 0.5, 0 --> 0 )
[LOG] Overall execution time: 0.232354 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 577 16 56 1 502
