Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 411873715fe04c13ae1f711ecda62d5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Adder_tb_behav xil_defaultlib.Full_Adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Buff(delay=1)
Compiling module xil_defaultlib.Not(delay=1)
Compiling module xil_defaultlib.And(delay=3)
Compiling module xil_defaultlib.Buff(delay=3)
Compiling module xil_defaultlib.Or(delay=3)
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Full_Adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Adder_tb_behav
