// Seed: 2777319548
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  always @* id_1 += 1'b0;
  assign module_2.id_1 = 0;
endmodule
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always @(-1) deassign id_2;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  logic id_3;
  ;
  assign id_3 = -1 ? -1 : 1;
  wire module_1;
endmodule
module module_2 #(
    parameter id_1 = 32'd48
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  output wire id_2;
  inout wire _id_1;
  wire [id_1 : id_1] id_7;
  wire [-1 : id_1  -  1 'b0] id_8;
endmodule
