<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Assaf Afriat - Verification Engineer</title>
    <style>
        * { margin: 0; padding: 0; box-sizing: border-box; }
        @page { size: letter; margin: 0; }
        body {
            font-family: 'Segoe UI', Tahoma, sans-serif;
            font-size: 11.5pt;
            line-height: 1.45;
            color: #2c3e50;
            background: #fff;
            width: 8.5in;
            min-height: 11in;
            margin: 0 auto;
            padding: 0.6in 0.65in;
        }
        .header { text-align: center; border-bottom: 2px solid #2c3e50; padding-bottom: 8px; margin-bottom: 10px; }
        .name { font-size: 20pt; font-weight: 700; color: #1a252f; letter-spacing: 1px; }
        .title { font-size: 10pt; color: #27ae60; font-weight: 500; margin: 2px 0 4px 0; }
        .contact { font-size: 9pt; color: #555; }
        .contact a { color: #27ae60; text-decoration: none; }
        .contact span { margin: 0 6px; color: #bbb; }

        .section { margin-bottom: 8px; }
        .section-title {
            font-size: 9pt; font-weight: 700; color: #1a252f; text-transform: uppercase;
            letter-spacing: 1px; border-bottom: 1px solid #27ae60; padding-bottom: 2px; margin-bottom: 6px;
        }

        .summary { font-size: 9pt; color: #444; text-align: justify; }

        .skills-grid { display: grid; grid-template-columns: 100px 1fr; gap: 3px 10px; font-size: 9pt; }
        .skill-category { font-weight: 600; color: #2c3e50; }
        .skill-items { color: #444; }

        .two-col { display: grid; grid-template-columns: 1fr 1fr; gap: 0 20px; }

        .edu-item { margin-bottom: 6px; }
        .edu-header { display: flex; justify-content: space-between; }
        .edu-title { font-weight: 700; color: #2c3e50; font-size: 9pt; }
        .edu-date { font-size: 8pt; color: #666; }
        .edu-school { font-style: italic; color: #555; font-size: 8pt; }

        .project { margin-bottom: 8px; }
        .project-header { display: flex; justify-content: space-between; }
        .project-title { font-weight: 700; color: #2c3e50; font-size: 9pt; }
        .project-date { font-size: 8pt; color: #666; }
        .project ul { margin-left: 14px; font-size: 8.5pt; }
        .project li { margin-bottom: 1px; color: #444; }
        .tech-tag { font-size: 8pt; color: #27ae60; margin-top: 2px; }
        .bugs { font-size: 8pt; color: #555; background: #e8f5e9; padding: 3px 8px; margin-top: 3px; border-left: 2px solid #27ae60; }
        .bugs strong { color: #27ae60; }
        .metrics { font-size: 8pt; color: #555; background: #e8f5e9; padding: 3px 8px; margin-top: 2px; border-left: 2px solid #27ae60; }

        .exp-item { margin-bottom: 6px; }
        .exp-header { display: flex; justify-content: space-between; }
        .exp-title { font-weight: 700; color: #2c3e50; font-size: 9pt; }
        .exp-date { font-size: 8pt; color: #666; }
        .exp-company { font-style: italic; color: #555; font-size: 8pt; }
        .exp-item ul { margin-left: 14px; margin-top: 2px; font-size: 8.5pt; }
        .exp-item li { margin-bottom: 1px; color: #444; }

        .footer { display: flex; justify-content: space-between; font-size: 8pt; color: #555; padding-top: 6px; border-top: 1px solid #ddd; }
    </style>
</head>
<body>

<div class="header">
    <div class="name">ASSAF AFRIAT</div>
    <div class="title">Verification Engineer | UVM | SystemVerilog | RTL & Functional Coverage</div>
    <div class="contact">
        <a href="https://linkedin.com/in/assaf-afriat">LinkedIn</a><span>|</span>050-7682344<span>|</span><a href="mailto:afriat.dev@gmail.com">afriat.dev@gmail.com</a>
    </div>
</div>

<div class="section">
    <div class="section-title">Summary</div>
    <div class="summary">
        Verification Engineer with hands-on experience building complete UVM-based verification environments.
        Strong background in SystemVerilog, constrained-random verification, functional coverage, and RAL integration.
        Experienced in identifying RTL bugs, writing self-checking scoreboards, and driving coverage closure.
        Background in control systems engineering brings a structured debugging mindset, strong edge-case awareness,
        and a quality-driven approach to verification.
    </div>
</div>

<div class="section">
    <div class="section-title">Technical Skills</div>
    <div class="skills-grid">
        <div class="skill-category">Verification</div>
        <div class="skill-items">UVM 1.1d, Constrained Random Verification, Coverage-Driven Verification, Self-Checking Scoreboards, Reference Models</div>

        <div class="skill-category">UVM Features</div>
        <div class="skill-items">RAL (Register Abstraction Layer), Virtual Sequences, Factory Overrides, Callbacks, Functional Coverage</div>

        <div class="skill-category">Assertions</div>
        <div class="skill-items">SVA (Concurrent Assertions, Cover Properties, Bounded Liveness, Stability Checks)</div>

        <div class="skill-category">Tools</div>
        <div class="skill-items">QuestaSim (Simulation & Coverage Analysis), Xilinx Vivado, Python, Git</div>
    </div>
</div>

<div class="section">
    <div class="section-title">Education</div>
    <div class="two-col">
        <div class="edu-item">
            <div class="edu-header">
                <div class="edu-title">Chip Design & Verification Certificate</div>
                <div class="edu-date">2026</div>
            </div>
            <div class="edu-school">Google & Reichman Tech School</div>
        </div>
        <div class="edu-item">
            <div class="edu-header">
                <div class="edu-title">B.Sc. Electrical & Computer Engineering</div>
                <div class="edu-date">2016 - 2021</div>
            </div>
            <div class="edu-school">Ben-Gurion University | VLSI Specialization</div>
        </div>
    </div>
</div>

<div class="section">
    <div class="section-title">Verification Projects</div>

    <div class="project">
        <div class="project-header">
            <div class="project-title">CPM Packet Modifier – UVM Verification Environment</div>
            <div class="project-date">2026</div>
        </div>
        <ul>
            <li>Built complete UVM testbench with self-checking scoreboard and transaction-level reference model, achieving full functional correctness across 500+ transactions per test run</li>
            <li>Implemented Register Abstraction Layer (RAL) including adapter, predictor, and automated reset sequence verification</li>
            <li>Developed SVA assertions for protocol compliance, including input/output stability and bounded liveness properties</li>
            <li>Designed functional coverage model with mode × opcode cross coverage (64 bins) and an 8-phase virtual sequence driving end-to-end test execution</li>
            <li>Applied UVM factory overrides and callbacks for extensible test infrastructure; developed Python-based test runner with real-time coverage reporting</li>
        </ul>
        <div class="bugs"><strong>Bugs Found (3 Critical):</strong> COUNT_OUT increment timing | Output stability under backpressure | Configuration race condition</div>
        <div class="metrics"><strong>Results:</strong> 100% functional coverage | 88.6% code coverage | 4 SVA assertions with zero violations</div>
        <div class="tech-tag">Technologies: SystemVerilog, UVM, QuestaSim, SVA, RAL, Python</div>
    </div>

    <div class="project">
        <div class="project-header">
            <div class="project-title">UART SoC – Verification Support</div>
            <div class="project-date">2026</div>
        </div>
        <ul>
            <li>Developed SystemVerilog testbenches for module-level verification of a multi-clock domain UART communication system</li>
            <li>Built Python-based automation for serial communication testing, focusing on clock-domain behavior, data integrity, and end-to-end verification of UART data paths</li>
        </ul>
        <div class="tech-tag">Technologies: SystemVerilog, Python, Xilinx Vivado</div>
    </div>
</div>

<div class="section">
    <div class="section-title">Experience</div>
    <div class="exp-item">
        <div class="exp-header">
            <div class="exp-title">Control Engineer / Project Manager</div>
            <div class="exp-date">2022 - Present</div>
        </div>
        <div class="exp-company">Contel</div>
        <ul>
            <li>Developed state-machine-based control logic with emphasis on corner cases, timing behavior, and failure scenarios</li>
            <li>Defined and executed test procedures to ensure reliable system operation; led projects with a strong focus on quality and correctness</li>
        </ul>
    </div>
</div>

<div class="footer">
    <div><strong>Military:</strong> Engineer Corps, IDF (2009–2012)</div>
    <div><strong>Languages:</strong> Hebrew (Native) | English (Native)</div>
</div>

</body>
</html>
