
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69131                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383472                       # Number of bytes of host memory used
host_op_rate                                    80580                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 91588.12                       # Real time elapsed on the host
host_tick_rate                               22150206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6331592536                       # Number of instructions simulated
sim_ops                                    7380212229                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.028696                       # Number of seconds simulated
sim_ticks                                2028695790270                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   418                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12440076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24880151                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.467895                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       281934965                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    773104583                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1385990                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    678325889                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     28091456                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     28092523                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1067                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       826066557                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        41616884                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1254994914                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1132854795                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1385468                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          808023105                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     308876740                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     61727293                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     84330685                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   4331592535                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5053046134                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4853756053                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.041059                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.223942                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3419951851     70.46%     70.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    576951261     11.89%     82.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    206657386      4.26%     86.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     97950362      2.02%     88.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     73347645      1.51%     90.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     61028285      1.26%     91.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     63564571      1.31%     92.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     45427952      0.94%     93.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    308876740      6.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4853756053                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     41378955                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        4630940083                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1059427972                       # Number of loads committed
system.switch_cpus.commit.membars            75442989                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2951687857     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    117517362      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1059427972     20.97%     81.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    924412943     18.29%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5053046134                       # Class of committed instruction
system.switch_cpus.commit.refs             1983840915                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         230196638                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          4331592535                       # Number of Instructions Simulated
system.switch_cpus.committedOps            5053046134                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.123138                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.123138                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3962133331                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           527                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    278449268                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     5157619989                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        195382475                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         514976709                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1465075                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           475                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     191019511                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           826066557                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         549015378                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4313310881                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         42548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             4446638997                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2931194                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.169799                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    550200572                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    351643305                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.914010                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4864977103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.068090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.441387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3888725771     79.93%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        130547353      2.68%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         67764686      1.39%     84.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         97040254      1.99%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        111562351      2.29%     88.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         57567586      1.18%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         66399868      1.36%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         56403907      1.16%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        388965327      8.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4864977103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1814739                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        813968270                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.073499                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2119839859                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          933146303                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       274047941                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1080612200                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     61942882                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        13050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    944373876                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   5136900353                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1186693556                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1099375                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    5222550975                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        6016103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     567150484                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1465075                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     573627089                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           31                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     97974953                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3428                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       139912                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads    113794725                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     21184228                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     19960932                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       139912                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       190870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1623869                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4612132479                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            5107229890                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594493                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2741881434                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.049795                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             5107686228                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       6227025863                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3568911163                       # number of integer regfile writes
system.switch_cpus.ipc                       0.890362                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.890362                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2985497141     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    117597212      2.25%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1187009469     22.72%     82.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    933546525     17.87%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     5223650350                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           118692891                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022722                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5690217      4.79%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         194253      0.16%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       56884887     47.93%     52.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      55923534     47.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4994182370                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  14748799946                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4872449381                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4956980537                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         5074957470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        5223650350                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     61942883                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     83854218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        59998                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       215590                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     72743421                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4864977103                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.073726                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.890114                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3161808527     64.99%     64.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    535274306     11.00%     75.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    302006641      6.21%     82.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    222319054      4.57%     86.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    234146560      4.81%     91.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    158283697      3.25%     94.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    132083725      2.71%     97.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     55538219      1.14%     98.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     63516374      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4864977103                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.073725                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      348160871                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    682230746                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    234780509                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    263913904                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     90818650                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores    112489206                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1080612200                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    944373876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6936597813                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      246907498                       # number of misc regfile writes
system.switch_cpus.numCycles               4864977914                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1629856015                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4847919423                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       47486807                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        279807301                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      269352317                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       2644567                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    8119064268                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     5143464375                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4932230983                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         615198997                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      116433459                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1465075                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     561850089                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         84311557                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   6154263126                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1776799612                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     75876241                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1091449050                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     61942887                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    164531355                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           9682250698                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         10285987696                       # The number of ROB writes
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        156303432                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        78481692                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13234115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       677435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     26468230                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         677435                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12439240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5071693                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7368382                       # Transaction distribution
system.membus.trans_dist::ReadExReq               836                       # Transaction distribution
system.membus.trans_dist::ReadExResp              836                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12439240                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     18915167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     18405060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     37320227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37320227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1133832576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1107673856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2241506432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2241506432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12440076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12440076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12440076                       # Request fanout histogram
system.membus.reqLayer0.occupancy         39049902674                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         38447788196                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy       116597749367                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13233279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10143405                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15639297                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              836                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             836                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            32                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13233247                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     39702249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              39702345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2343141760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2343149952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12548619                       # Total snoops (count)
system.tol2bus.snoopTraffic                 649176704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25782734                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.026275                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.159951                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25105297     97.37%     97.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 677437      2.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25782734                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19496920902                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27593063055                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66720                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    807045248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         807047296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    326785280                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      326785280                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      6305041                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            6305057                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2553010                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2553010                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    397814819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            397815828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     161081460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           161081460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     161081460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    397814819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           558897288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   5106020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  12610082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000096850298                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       290972                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       290972                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           21673708                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           4822807                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    6305057                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2553010                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 12610114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 5106020                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          2144000                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1314360                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           453326                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           763494                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1152062                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           817026                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           431022                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           549214                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           509008                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           282138                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          266522                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          227714                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          414294                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          483898                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         1167750                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1634286                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           857240                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           870628                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            80364                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           348294                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           857344                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           428672                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              836                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           82048                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          723345                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          857228                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.33                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                232222588450                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               63050570000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           468662225950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18415.58                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37165.58                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 9287605                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                4567477                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.65                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.45                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             12610114                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             5106020                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                5366808                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5367289                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 938186                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 937716                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     63                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     52                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                202782                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                209231                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                283469                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                286073                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                290985                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                291137                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                291234                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                292697                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                294243                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                293808                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                294331                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                294716                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                295366                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                300782                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                299913                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                293170                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                291570                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                291362                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  9110                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    26                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3861022                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   293.660412                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   218.726598                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   267.631079                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        15894      0.41%      0.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2156816     55.86%     56.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       669416     17.34%     73.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       340365      8.82%     82.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       160729      4.16%     86.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        94204      2.44%     89.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        79981      2.07%     91.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        59003      1.53%     92.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       284614      7.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3861022                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       290972                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     43.337868                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    40.985756                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    15.224468                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         2919      1.00%      1.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         3534      1.21%      2.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        17928      6.16%      8.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        26755      9.20%     17.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        53504     18.39%     35.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        35941     12.35%     48.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        36317     12.48%     60.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        28305      9.73%     70.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        14139      4.86%     75.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55        17571      6.04%     81.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         7802      2.68%     84.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         9856      3.39%     87.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         6992      2.40%     89.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         5952      2.05%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75         6154      2.11%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79         7458      2.56%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83         5796      1.99%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87         1952      0.67%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91          356      0.12%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95         1727      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       290972                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       290972                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.548077                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.515503                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.064093                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           79524     27.33%     27.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            7569      2.60%     29.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          182585     62.75%     92.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            7671      2.64%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           13443      4.62%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             158      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       290972                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             807047296                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              326783936                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              807047296                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           326785280                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      397.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      161.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   397.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   161.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.37                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.11                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2028693980775                       # Total gap between requests
system.mem_ctrls0.avgGap                    229022.20                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    807045248                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    326783936                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1009.515576373050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 397814818.698169648647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 161080797.607663094997                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     12610082                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      5106020                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1388850                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 468660837100                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47162711558586                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     43401.56                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37165.57                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9236687.59                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         11188844100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          5947000290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        35597255400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        8683245540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160143222720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    745330905030                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    151371277920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1118261751000                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       551.222000                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 386346239966                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67742480000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1574607070304                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         16378917240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          8705578200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        54438958560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       17970069240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160143222720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    831855077610                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     78509636640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1168001460210                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       575.740072                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 196525636750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67742480000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1764427673520                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    785280512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         785282432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    322391424                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      322391424                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      6135004                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            6135019                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2518683                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2518683                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    387086381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            387087328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     158915608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           158915608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     158915608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    387086381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           546002935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   5037366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  12270008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000082342462                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       288750                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       288750                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           21158420                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           4754312                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    6135019                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2518683                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 12270038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 5037366                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          2103802                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1181240                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           348258                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           830470                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1098408                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           750158                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           259718                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           308088                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           429474                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           281292                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          575986                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          428640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          482218                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          442040                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         1089172                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1661074                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           857242                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           858066                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            66970                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           361688                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           857344                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           415274                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           40188                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          723343                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          857232                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.19                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.91                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                211067361574                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               61350190000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           441130574074                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17201.85                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35951.85                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 9239041                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                4472835                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                75.30                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               88.79                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             12270038                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             5037366                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                5363587                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                5363711                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 771414                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 771292                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                195099                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                202298                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                268953                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                271912                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                288935                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                288994                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                288838                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                288790                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                288940                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                288946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                289244                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                289684                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                292911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                307547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                304337                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                291515                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                291022                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                288751                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                 10397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   238                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3595499                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   308.071272                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   227.692023                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   277.836363                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        15314      0.43%      0.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1910611     53.14%     53.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       649752     18.07%     71.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       353250      9.82%     81.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       110082      3.06%     84.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       106459      2.96%     87.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        76956      2.14%     89.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        92442      2.57%     92.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       280633      7.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3595499                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       288750                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     42.493631                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    40.975310                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.934723                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         4157      1.44%      1.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         9003      3.12%      4.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        19612      6.79%     11.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        14703      5.09%     16.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        14178      4.91%     21.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        44152     15.29%     36.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        56178     19.46%     56.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        33171     11.49%     67.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        30507     10.57%     78.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        22708      7.86%     86.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59        22396      7.76%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         8790      3.04%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         3250      1.13%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         5505      1.91%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          372      0.13%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           57      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       288750                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       288750                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.445358                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.416974                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.985875                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           84821     29.38%     29.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            5160      1.79%     31.16% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          188635     65.33%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            6047      2.09%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3881      1.34%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              11      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             168      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       288750                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             785282432                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              322390208                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              785282432                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           322391424                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      387.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      158.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   387.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   158.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.27                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.02                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2028694393605                       # Total gap between requests
system.mem_ctrls1.avgGap                    234430.81                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    785280512                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    322390208                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 946.420852849735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 387086381.194435596466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 158915008.128001749516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     12270008                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      5037366                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1213098                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 441129360976                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47000305565696                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     40436.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35951.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   9330333.66                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   79.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         11770582740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          6256194120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        38483857440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        8460382860                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160143222720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    762748172160                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    136704871200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1124567283240                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       554.330170                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 348331307684                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67742480000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1612622002586                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         13901351520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          7388724585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        49124213880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       17834568480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160143222720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    821687171940                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     87072083040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1157151336165                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       570.391747                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 219166600412                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67742480000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1741786709858                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       794038                       # number of demand (read+write) hits
system.l2.demand_hits::total                   794039                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       794038                       # number of overall hits
system.l2.overall_hits::total                  794039                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     12440045                       # number of demand (read+write) misses
system.l2.demand_misses::total               12440076                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     12440045                       # number of overall misses
system.l2.overall_misses::total              12440076                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2953611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1091481599790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1091484553401                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2953611                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1091481599790                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1091484553401                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     13234083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13234115                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     13234083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13234115                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.940001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.940001                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.940001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.940001                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 95277.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87739.361055                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87739.379840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 95277.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87739.361055                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87739.379840                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5071693                       # number of writebacks
system.l2.writebacks::total                   5071693                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     12440045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12440076                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     12440045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12440076                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2688428                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 985203377464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 985206065892                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2688428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 985203377464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 985206065892                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.940001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.940001                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.940001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.940001                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 86723.483871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79196.126498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79196.145256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 86723.483871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79196.126498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79196.145256                       # average overall mshr miss latency
system.l2.replacements                       12548619                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5071712                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5071712                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5071712                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5071712                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       568891                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        568891                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          836                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 836                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     76742178                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      76742178                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91796.863636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91796.863636                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          836                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            836                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     69589468                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     69589468                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83240.990431                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83240.990431                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2953611                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2953611                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 95277.774194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95277.774194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2688428                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2688428                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 86723.483871                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86723.483871                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       794038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            794038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     12439209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12439209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 1091404857612                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1091404857612                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     13233247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13233247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.939997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.939997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87739.088363                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87739.088363                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     12439209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     12439209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 985133787996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 985133787996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.939997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.939997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79195.854656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79195.854656                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    25922807                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12549131                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.065705                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.375820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.011903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   509.611536                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.995335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 436040267                       # Number of tag accesses
system.l2.tags.data_accesses                436040267                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971304209730                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2028695790270                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    549015331                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2551115119                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099788                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    549015331                       # number of overall hits
system.cpu.icache.overall_hits::total      2551115119                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            855                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          809                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.cpu.icache.overall_misses::total           855                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4109535                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4109535                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4109535                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4109535                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100597                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    549015377                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2551115974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100597                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    549015377                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2551115974                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 89337.717391                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4806.473684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 89337.717391                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4806.473684                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          217                       # number of writebacks
system.cpu.icache.writebacks::total               217                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3003651                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3003651                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3003651                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3003651                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 93864.093750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93864.093750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 93864.093750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93864.093750                       # average overall mshr miss latency
system.cpu.icache.replacements                    217                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    549015331                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2551115119                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           46                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           855                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4109535                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4109535                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    549015377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2551115974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 89337.717391                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4806.473684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3003651                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3003651                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 93864.093750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93864.093750                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.869142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2551115960                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3033431.581451                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   602.255074                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    21.614068                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.034638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       99493523827                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      99493523827                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820134246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1761822312                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2581956558                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820134246                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1761822312                       # number of overall hits
system.cpu.dcache.overall_hits::total      2581956558                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9042063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     29404827                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       38446890                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9042063                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     29404827                       # number of overall misses
system.cpu.dcache.overall_misses::total      38446890                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1957758076998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1957758076998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1957758076998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1957758076998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829176309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1791227139                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2620403448                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829176309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1791227139                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2620403448                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.016416                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014672                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.016416                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014672                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66579.479519                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50921.103814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66579.479519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50921.103814                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       105217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               960                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   109.601042                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10992258                       # number of writebacks
system.cpu.dcache.writebacks::total          10992258                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     16171580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     16171580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     16171580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     16171580                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     13233247                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13233247                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     13233247                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13233247                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1115101093614                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1115101093614                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1115101093614                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1115101093614                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007388                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005050                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84265.116008                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84265.116008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84265.116008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84265.116008                       # average overall mshr miss latency
system.cpu.dcache.replacements               22277726                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429245371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    899139587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1328384958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5069039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     29401483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34470522                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1957434720186                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1957434720186                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434314410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    928541070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1362855480                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.031664                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66576.054010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56785.757993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     16169072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     16169072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     13232411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13232411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1115023305600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1115023305600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009709                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84264.561129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84264.561129                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390888875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    862682725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1253571600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3973024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3976368                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    323356812                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    323356812                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394861899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    862686069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1257547968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 96697.611244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    81.319639                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2508                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2508                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          836                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          836                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     77788014                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     77788014                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 93047.863636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93047.863636                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24185966                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     61726472                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     85912438                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1836                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          836                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2672                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     72515049                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     72515049                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24187802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     61727308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     85915110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000076                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 86740.489234                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27138.865644                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          836                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          836                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     71817825                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     71817825                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 85906.489234                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85906.489234                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24187802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     61726875                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     85914677                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24187802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     61726875                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     85914677                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999547                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2776061655                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          22277982                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            124.610104                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   119.401874                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   136.597673                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.466414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.533585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       89373741502                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      89373741502                       # Number of data accesses

---------- End Simulation Statistics   ----------
