

================================================================
== Vivado HLS Report for 'n2G'
================================================================
* Date:           Wed Aug 12 00:40:08 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        galapagos_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|  515|    4|  515|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- write_n2G_loop  |    2|  513|         2|          1|          1| 1 ~ 512 |    yes   |
        +------------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      29|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      66|
|Register             |        -|      -|      106|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      106|      95|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_152_p2                     |     +    |      0|  0|  17|          10|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_tran3to4_state2      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  29|          16|           8|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_reg_113                |   9|          2|   10|         20|
    |input_V_blk_n            |   9|          2|    1|          2|
    |output_V_blk_n           |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  66|         14|   15|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_113                |  10|   0|   10|          0|
    |tmp_1_reg_200            |   1|   0|    1|          0|
    |tmp_data_V_reg_209       |  64|   0|   64|          0|
    |tmp_dest_V_reg_195       |   8|   0|    8|          0|
    |tmp_id_V_reg_190         |   8|   0|    8|          0|
    |tmp_keep_V_reg_214       |   8|   0|    8|          0|
    |tmp_last_V_reg_219       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 106|   0|  106|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      n2G     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      n2G     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      n2G     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      n2G     | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |      n2G     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      n2G     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      n2G     | return value |
|input_V_dout     |  in |   73|   ap_fifo  |    input_V   |    pointer   |
|input_V_empty_n  |  in |    1|   ap_fifo  |    input_V   |    pointer   |
|input_V_read     | out |    1|   ap_fifo  |    input_V   |    pointer   |
|output_V_din     | out |   89|   ap_fifo  |   output_V   |    pointer   |
|output_V_full_n  |  in |    1|   ap_fifo  |   output_V   |    pointer   |
|output_V_write   | out |    1|   ap_fifo  |   output_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

