Verilog code for Half Adder in Dataflow design style.
