// Seed: 3650315946
module module_0;
  id_1(
      1, -1'b0, id_2
  );
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wor id_2,
    id_19,
    input supply0 id_3,
    output logic id_4,
    input wand id_5,
    input wor id_6,
    input tri1 id_7,
    input uwire id_8,
    output wand id_9,
    input tri1 id_10,
    input wor id_11,
    output uwire id_12,
    input supply1 id_13,
    input tri id_14,
    input wor id_15,
    output tri0 id_16,
    input tri id_17
);
  task id_20;
    if (id_17) id_4 <= -1'h0;
  endtask
  assign id_2 = -1 / id_5.id_1;
  assign id_2 = id_0;
  wire id_21;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
