

================================================================
== Vivado HLS Report for 'svd_top'
================================================================
* Date:           Wed Dec 23 16:17:42 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        svd
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.353 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    22487|    22787| 0.112 ms | 0.114 ms |  22487|  22787|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-------+-------+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-------+-------+---------+
        |grp_svd_pairs_fu_262  |svd_pairs  |    21858|    22158| 0.109 ms | 0.111 ms |  21858|  22158|   none  |
        +----------------------+-----------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- a_row_loop   |      156|      156|        26|          -|          -|     6|    no    |
        | + a_col_loop  |       24|       24|         4|          -|          -|     6|    no    |
        |- s_row_loop   |      156|      156|        26|          -|          -|     6|    no    |
        | + s_col_loop  |       24|       24|         4|          -|          -|     6|    no    |
        |- u_row_loop   |      156|      156|        26|          -|          -|     6|    no    |
        | + u_col_loop  |       24|       24|         4|          -|          -|     6|    no    |
        |- v_row_loop   |      156|      156|        26|          -|          -|     6|    no    |
        | + v_col_loop  |       24|       24|         4|          -|          -|     6|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    288|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       14|    160|   60460|  36596|    0|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    391|    -|
|Register         |        -|      -|     507|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       22|    160|   60967|  37275|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        7|     72|      57|     70|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-------+-------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +----------------------+-----------+---------+-------+-------+-------+-----+
    |grp_svd_pairs_fu_262  |svd_pairs  |       14|    160|  60460|  36596|    0|
    +----------------------+-----------+---------+-------+-------+-------+-----+
    |Total                 |           |       14|    160|  60460|  36596|    0|
    +----------------------+-----------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |S_assign_U  |svd_top_S_assign  |        2|  0|   0|    0|    36|   32|     1|         1152|
    |U_assign_U  |svd_top_S_assign  |        2|  0|   0|    0|    36|   32|     1|         1152|
    |V_assign_U  |svd_top_S_assign  |        2|  0|   0|    0|    36|   32|     1|         1152|
    |a_i_U       |svd_top_a_i       |        2|  0|   0|    0|    36|   32|     1|         1152|
    +------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                  |        8|  0|   0|    0|   144|  128|     4|         4608|
    +------------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln50_fu_328_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln60_fu_395_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln65_fu_462_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln70_fu_529_p2   |     +    |      0|  0|  15|           7|           7|
    |c_1_fu_385_p2        |     +    |      0|  0|  12|           3|           1|
    |c_2_fu_452_p2        |     +    |      0|  0|  12|           3|           1|
    |c_3_fu_519_p2        |     +    |      0|  0|  12|           3|           1|
    |c_fu_318_p2          |     +    |      0|  0|  12|           3|           1|
    |r_1_fu_343_p2        |     +    |      0|  0|  12|           3|           1|
    |r_2_fu_410_p2        |     +    |      0|  0|  12|           3|           1|
    |r_3_fu_477_p2        |     +    |      0|  0|  12|           3|           1|
    |r_fu_276_p2          |     +    |      0|  0|  12|           3|           1|
    |sub_ln50_fu_306_p2   |     -    |      0|  0|  15|           7|           7|
    |sub_ln60_fu_373_p2   |     -    |      0|  0|  15|           7|           7|
    |sub_ln65_fu_440_p2   |     -    |      0|  0|  15|           7|           7|
    |sub_ln70_fu_507_p2   |     -    |      0|  0|  15|           7|           7|
    |icmp_ln48_fu_270_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln49_fu_312_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln58_fu_337_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln59_fu_379_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln63_fu_404_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln64_fu_446_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln68_fu_471_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln69_fu_513_p2  |   icmp   |      0|  0|   9|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 288|         104|          88|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |S_assign_address0  |   15|          3|    6|         18|
    |S_assign_ce0       |   15|          3|    1|          3|
    |S_assign_ce1       |    9|          2|    1|          2|
    |S_assign_we0       |    9|          2|    1|          2|
    |S_assign_we1       |    9|          2|    1|          2|
    |U_assign_address0  |   15|          3|    6|         18|
    |U_assign_ce0       |   15|          3|    1|          3|
    |U_assign_ce1       |    9|          2|    1|          2|
    |U_assign_we0       |    9|          2|    1|          2|
    |U_assign_we1       |    9|          2|    1|          2|
    |V_assign_address0  |   15|          3|    6|         18|
    |V_assign_ce0       |   15|          3|    1|          3|
    |V_assign_ce1       |    9|          2|    1|          2|
    |V_assign_we0       |    9|          2|    1|          2|
    |V_assign_we1       |    9|          2|    1|          2|
    |a_i_address0       |   15|          3|    6|         18|
    |a_i_ce0            |   15|          3|    1|          3|
    |a_i_ce1            |    9|          2|    1|          2|
    |ap_NS_fsm          |  109|         23|    1|         23|
    |c2_0_reg_207       |    9|          2|    3|          6|
    |c4_0_reg_229       |    9|          2|    3|          6|
    |c6_0_reg_251       |    9|          2|    3|          6|
    |c_0_reg_185        |    9|          2|    3|          6|
    |r1_0_reg_196       |    9|          2|    3|          6|
    |r3_0_reg_218       |    9|          2|    3|          6|
    |r5_0_reg_240       |    9|          2|    3|          6|
    |r_0_reg_174        |    9|          2|    3|          6|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  391|         83|   63|        175|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |A_load_reg_574                     |  32|   0|   32|          0|
    |S_assign_load_reg_615              |  32|   0|   32|          0|
    |U_assign_load_reg_656              |  32|   0|   32|          0|
    |V_assign_load_reg_697              |  32|   0|   32|          0|
    |add_ln50_reg_559                   |   7|   0|    7|          0|
    |add_ln60_reg_600                   |   7|   0|    7|          0|
    |add_ln65_reg_641                   |   7|   0|    7|          0|
    |add_ln70_reg_682                   |   7|   0|    7|          0|
    |ap_CS_fsm                          |  22|   0|   22|          0|
    |c2_0_reg_207                       |   3|   0|    3|          0|
    |c4_0_reg_229                       |   3|   0|    3|          0|
    |c6_0_reg_251                       |   3|   0|    3|          0|
    |c_0_reg_185                        |   3|   0|    3|          0|
    |c_1_reg_595                        |   3|   0|    3|          0|
    |c_2_reg_636                        |   3|   0|    3|          0|
    |c_3_reg_677                        |   3|   0|    3|          0|
    |c_reg_554                          |   3|   0|    3|          0|
    |grp_svd_pairs_fu_262_ap_start_reg  |   1|   0|    1|          0|
    |r1_0_reg_196                       |   3|   0|    3|          0|
    |r3_0_reg_218                       |   3|   0|    3|          0|
    |r5_0_reg_240                       |   3|   0|    3|          0|
    |r_0_reg_174                        |   3|   0|    3|          0|
    |r_1_reg_582                        |   3|   0|    3|          0|
    |r_2_reg_623                        |   3|   0|    3|          0|
    |r_3_reg_664                        |   3|   0|    3|          0|
    |r_reg_541                          |   3|   0|    3|          0|
    |sext_ln50_reg_564                  |  64|   0|   64|          0|
    |sext_ln60_reg_605                  |  64|   0|   64|          0|
    |sext_ln65_reg_646                  |  64|   0|   64|          0|
    |sext_ln70_reg_687                  |  64|   0|   64|          0|
    |sub_ln50_reg_546                   |   6|   0|    7|          1|
    |sub_ln60_reg_587                   |   6|   0|    7|          1|
    |sub_ln65_reg_628                   |   6|   0|    7|          1|
    |sub_ln70_reg_669                   |   6|   0|    7|          1|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 507|   0|  511|          4|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    svd_top   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    svd_top   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    svd_top   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    svd_top   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    svd_top   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    svd_top   | return value |
|A_address0  | out |    6|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|S_address0  | out |    6|  ap_memory |       S      |     array    |
|S_ce0       | out |    1|  ap_memory |       S      |     array    |
|S_we0       | out |    1|  ap_memory |       S      |     array    |
|S_d0        | out |   32|  ap_memory |       S      |     array    |
|U_address0  | out |    6|  ap_memory |       U      |     array    |
|U_ce0       | out |    1|  ap_memory |       U      |     array    |
|U_we0       | out |    1|  ap_memory |       U      |     array    |
|U_d0        | out |   32|  ap_memory |       U      |     array    |
|V_address0  | out |    6|  ap_memory |       V      |     array    |
|V_ce0       | out |    1|  ap_memory |       V      |     array    |
|V_we0       | out |    1|  ap_memory |       V      |     array    |
|V_d0        | out |   32|  ap_memory |       V      |     array    |
+------------+-----+-----+------------+--------------+--------------+

