// Seed: 2142043448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_6 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output uwire id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    output uwire id_6,
    output supply0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    output tri id_11,
    input uwire id_12,
    input supply0 id_13,
    input supply1 id_14,
    input tri id_15
);
  wire id_17;
  assign id_7 = id_15;
  assign id_9 = 1;
  module_0(
      id_17, id_17, id_17, id_17, id_17, id_17
  );
  wand id_18 = 1;
endmodule
