Analysis & Synthesis report for CPUlap
Sat Dec 21 09:43:33 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (No Restructuring Performed)
 11. Source assignments for RAMlap:inst|LPM_RAM_IO:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated
 12. Parameter Settings for User Entity Instance: RAMlap:inst|LPM_RAM_IO:RAMlap
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Dec 21 09:43:33 2019            ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; CPUlap                                           ;
; Top-level Entity Name       ; CPUlap                                           ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 292                                              ;
; Total pins                  ; 50                                               ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 2,048                                            ;
; Total PLLs                  ; 0                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C3T144C8        ;                    ;
; Top-level entity name                                                      ; CPUlap             ; CPUlap             ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------+---------+
; ../Zlap/Zlap.vhd                 ; yes             ; User VHDL File                     ; C:/Users/lap/Downloads/Quartus/Projects/CPU/Zlap/Zlap.vhd                            ;         ;
; ../SMlap/SMlap.vhd               ; yes             ; User VHDL File                     ; C:/Users/lap/Downloads/Quartus/Projects/CPU/SMlap/SMlap.vhd                          ;         ;
; ../SHFlap/SHFlap.vhd             ; yes             ; User VHDL File                     ; C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd                        ;         ;
; ../SELETlap/SELECTlap.vhd        ; yes             ; User VHDL File                     ; C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd                   ;         ;
; ../REGlap/REGlap.vhd             ; yes             ; User VHDL File                     ; C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd                        ;         ;
; ../RAMlap/RAMlap.bdf             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf                        ;         ;
; ../PClap/PClap.vhd               ; yes             ; User VHDL File                     ; C:/Users/lap/Downloads/Quartus/Projects/CPU/PClap/PClap.vhd                          ;         ;
; ../order/order.vhd               ; yes             ; User VHDL File                     ; C:/Users/lap/Downloads/Quartus/Projects/CPU/order/order.vhd                          ;         ;
; ../IRlap/IRlap.vhd               ; yes             ; User VHDL File                     ; C:/Users/lap/Downloads/Quartus/Projects/CPU/IRlap/IRlap.vhd                          ;         ;
; ../execute/execute.vhd           ; yes             ; User VHDL File                     ; C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd                      ;         ;
; ../Clap/Clap.vhd                 ; yes             ; User VHDL File                     ; C:/Users/lap/Downloads/Quartus/Projects/CPU/Clap/Clap.vhd                            ;         ;
; ../ALUlap/ALUlap.vhd             ; yes             ; User VHDL File                     ; C:/Users/lap/Downloads/Quartus/Projects/CPU/ALUlap/ALUlap.vhd                        ;         ;
; CPUlap.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf                        ;         ;
; CPUlap.mif                       ; yes             ; User Memory Initialization File    ; C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.mif                        ;         ;
; lpm_ram_io.tdf                   ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf        ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; altram.tdf                       ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf            ;         ;
; memmodes.inc                     ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/others/maxplus2/memmodes.inc        ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altsyncram.inc        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4ce1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/db/altsyncram_4ce1.tdf            ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 292   ;
;     -- Combinational with no register       ; 249   ;
;     -- Register only                        ; 33    ;
;     -- Combinational with a register        ; 10    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 150   ;
;     -- 3 input functions                    ; 84    ;
;     -- 2 input functions                    ; 22    ;
;     -- 1 input functions                    ; 3     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 269   ;
;     -- arithmetic mode                      ; 23    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 9     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 43    ;
; Total logic cells in carry chains           ; 26    ;
; I/O pins                                    ; 50    ;
; Total memory bits                           ; 2048  ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 51    ;
; Total fan-out                               ; 1161  ;
; Average fan-out                             ; 3.32  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                   ; Library Name ;
+-------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------+--------------+
; |CPUlap                                         ; 292 (0)     ; 43           ; 2048        ; 50   ; 0            ; 249 (0)      ; 33 (0)            ; 10 (0)           ; 26 (0)          ; 0 (0)      ; |CPUlap                                                                                               ; work         ;
;    |ALUlap:inst14|                              ; 103 (103)   ; 0            ; 0           ; 0    ; 0            ; 103 (103)    ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |CPUlap|ALUlap:inst14                                                                                 ; work         ;
;    |Clap:inst2|                                 ; 4 (4)       ; 1            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |CPUlap|Clap:inst2                                                                                    ; work         ;
;    |IRlap:inst4|                                ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPUlap|IRlap:inst4                                                                                   ; work         ;
;    |PClap:inst6|                                ; 18 (18)     ; 8            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |CPUlap|PClap:inst6                                                                                   ; work         ;
;    |RAMlap:inst|                                ; 1 (0)       ; 0            ; 2048        ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPUlap|RAMlap:inst                                                                                   ; work         ;
;       |lpm_ram_io:RAMlap|                       ; 1 (1)       ; 0            ; 2048        ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPUlap|RAMlap:inst|lpm_ram_io:RAMlap                                                                 ; work         ;
;          |altram:sram|                          ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPUlap|RAMlap:inst|lpm_ram_io:RAMlap|altram:sram                                                     ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPUlap|RAMlap:inst|lpm_ram_io:RAMlap|altram:sram|altsyncram:ram_block                                ; work         ;
;                |altsyncram_4ce1:auto_generated| ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPUlap|RAMlap:inst|lpm_ram_io:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated ; work         ;
;    |REGlap:inst15|                              ; 61 (61)     ; 24           ; 0           ; 0    ; 0            ; 37 (37)      ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPUlap|REGlap:inst15                                                                                 ; work         ;
;    |SELECTlap:inst10|                           ; 16 (16)     ; 0            ; 0           ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPUlap|SELECTlap:inst10                                                                              ; work         ;
;    |SHFlap:inst8|                               ; 48 (48)     ; 0            ; 0           ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPUlap|SHFlap:inst8                                                                                  ; work         ;
;    |SMlap:inst9|                                ; 2 (2)       ; 1            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPUlap|SMlap:inst9                                                                                   ; work         ;
;    |Zlap:inst7|                                 ; 4 (4)       ; 1            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |CPUlap|Zlap:inst7                                                                                    ; work         ;
;    |execute:inst5|                              ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPUlap|execute:inst5                                                                                 ; work         ;
;    |order:inst3|                                ; 16 (16)     ; 0            ; 0           ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPUlap|order:inst3                                                                                   ; work         ;
+-------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------------+
; Name                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                           ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------------+
; RAMlap:inst|lpm_ram_io:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.mif ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 43    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPUlap|PClap:inst6|prevPC[7] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPUlap|REGlap:inst15|Mux6    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPUlap|REGlap:inst15|Mux15   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPUlap|SELECTlap:inst10|Mux0 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPUlap|SHFlap:inst8|shift    ;
; 32:1               ; 8 bits    ; 168 LEs       ; 32 LEs               ; 136 LEs                ; No         ; |CPUlap|ALUlap:inst14|T[7]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMlap:inst|LPM_RAM_IO:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMlap:inst|LPM_RAM_IO:RAMlap                              ;
+------------------------+---------------------------------------------------------------+----------------+
; Parameter Name         ; Value                                                         ; Type           ;
+------------------------+---------------------------------------------------------------+----------------+
; LPM_WIDTH              ; 8                                                             ; Signed Integer ;
; LPM_WIDTHAD            ; 8                                                             ; Signed Integer ;
; LPM_NUMWORDS           ; 256                                                           ; Signed Integer ;
; LPM_INDATA             ; REGISTERED                                                    ; Untyped        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED                                                    ; Untyped        ;
; LPM_OUTDATA            ; UNREGISTERED                                                  ; Untyped        ;
; LPM_FILE               ; C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.mif ; Untyped        ;
; USE_EAB                ; ON                                                            ; Untyped        ;
; DEVICE_FAMILY          ; Cyclone                                                       ; Untyped        ;
; AUTO_CARRY_CHAINS      ; ON                                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS   ; OFF                                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS    ; ON                                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS ; OFF                                                           ; IGNORE_CASCADE ;
+------------------------+---------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Dec 21 09:43:27 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUlap -c CPUlap
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/zlap/zlap.vhd
    Info (12022): Found design unit 1: Zlap-struct
    Info (12023): Found entity 1: Zlap
Info (12021): Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/smlap/smlap.vhd
    Info (12022): Found design unit 1: SMlap-struct
    Info (12023): Found entity 1: SMlap
Info (12021): Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/shflap/shflap.vhd
    Info (12022): Found design unit 1: SHFlap-struct
    Info (12023): Found entity 1: SHFlap
Info (12021): Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/seletlap/selectlap.vhd
    Info (12022): Found design unit 1: SELECTlap-struct
    Info (12023): Found entity 1: SELECTlap
Info (12021): Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/reglap/reglap.vhd
    Info (12022): Found design unit 1: REGlap-struct
    Info (12023): Found entity 1: REGlap
Info (12021): Found 1 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/ramlap/ramlap.bdf
    Info (12023): Found entity 1: RAMlap
Info (12021): Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/pclap/pclap.vhd
    Info (12022): Found design unit 1: PClap-struct
    Info (12023): Found entity 1: PClap
Info (12021): Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/order/order.vhd
    Info (12022): Found design unit 1: order-struct
    Info (12023): Found entity 1: order
Info (12021): Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/irlap/irlap.vhd
    Info (12022): Found design unit 1: IRlap-struct
    Info (12023): Found entity 1: IRlap
Info (12021): Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/execute/execute.vhd
    Info (12022): Found design unit 1: execute-struct
    Info (12023): Found entity 1: execute
Info (12021): Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/clap/clap.vhd
    Info (12022): Found design unit 1: Clap-struct
    Info (12023): Found entity 1: Clap
Info (12021): Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/alulap/alulap.vhd
    Info (12022): Found design unit 1: ALUlap-struct
    Info (12023): Found entity 1: ALUlap
Info (12021): Found 1 design units, including 1 entities, in source file cpulap.bdf
    Info (12023): Found entity 1: CPUlap
Info (12127): Elaborating entity "CPUlap" for the top level hierarchy
Info (12128): Elaborating entity "SMlap" for hierarchy "SMlap:inst9"
Warning (10492): VHDL Process Statement warning at SMlap.vhd(22): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "execute" for hierarchy "execute:inst5"
Warning (10492): VHDL Process Statement warning at execute.vhd(30): signal "SM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(30): signal "JC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(30): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(30): signal "JZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(30): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(31): signal "JMP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(31): signal "JC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(31): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(31): signal "JZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(31): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(31): signal "SM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(35): signal "ADD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(35): signal "SUB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(35): signal "AND0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(35): signal "OR0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(35): signal "NOT0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(40): signal "MOVA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(40): signal "MOVC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(40): signal "ADD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(40): signal "SUB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(40): signal "AND0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(40): signal "OR0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(40): signal "NOT0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(40): signal "SHR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(40): signal "SHL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(40): signal "IN0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(41): signal "SM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(41): signal "MOVC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(41): signal "JMP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(41): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(41): signal "JC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(41): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(41): signal "JZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(42): signal "MOVB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(43): signal "MOVA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(43): signal "MOVB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(43): signal "ADD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(43): signal "SUB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(43): signal "AND0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(43): signal "OR0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(43): signal "NOT0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(43): signal "SHL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(43): signal "SHR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(43): signal "OUT0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(44): signal "ADD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(44): signal "SUB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(44): signal "AND0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(44): signal "OR0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(44): signal "NOT0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(44): signal "SHR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(44): signal "SHL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(44): signal "SM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(45): signal "SHR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(46): signal "SHL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(48): signal "SM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(50): signal "ADD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(50): signal "SUB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(50): signal "AND0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(50): signal "OR0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(50): signal "SHR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(50): signal "SHL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(51): signal "ADD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(51): signal "SUB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(51): signal "AND0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(51): signal "OR0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(52): signal "HALT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(54): signal "SM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(56): signal "MOVC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at execute.vhd(58): signal "MOVB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "order" for hierarchy "order:inst3"
Info (12128): Elaborating entity "IRlap" for hierarchy "IRlap:inst4"
Info (12128): Elaborating entity "RAMlap" for hierarchy "RAMlap:inst"
Info (12128): Elaborating entity "LPM_RAM_IO" for hierarchy "RAMlap:inst|LPM_RAM_IO:RAMlap"
Info (12130): Elaborated megafunction instantiation "RAMlap:inst|LPM_RAM_IO:RAMlap"
Info (12133): Instantiated megafunction "RAMlap:inst|LPM_RAM_IO:RAMlap" with the following parameter:
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.mif"
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_NUMWORDS" = "256"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "8"
Info (12128): Elaborating entity "altram" for hierarchy "RAMlap:inst|LPM_RAM_IO:RAMlap|altram:sram"
Warning (287001): Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices
Info (12131): Elaborated megafunction instantiation "RAMlap:inst|LPM_RAM_IO:RAMlap|altram:sram", which is child of megafunction instantiation "RAMlap:inst|LPM_RAM_IO:RAMlap"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAMlap:inst|LPM_RAM_IO:RAMlap|altram:sram|altsyncram:ram_block"
Info (12131): Elaborated megafunction instantiation "RAMlap:inst|LPM_RAM_IO:RAMlap|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "RAMlap:inst|LPM_RAM_IO:RAMlap"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ce1.tdf
    Info (12023): Found entity 1: altsyncram_4ce1
Info (12128): Elaborating entity "altsyncram_4ce1" for hierarchy "RAMlap:inst|LPM_RAM_IO:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated"
Info (12128): Elaborating entity "SELECTlap" for hierarchy "SELECTlap:inst10"
Warning (10492): VHDL Process Statement warning at SELECTlap.vhd(16): signal "PCi" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SELECTlap.vhd(18): signal "Ai" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SELECTlap.vhd(20): signal "Bi" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "REGlap" for hierarchy "REGlap:inst15"
Warning (10492): VHDL Process Statement warning at REGlap.vhd(80): signal "WA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at REGlap.vhd(82): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at REGlap.vhd(84): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at REGlap.vhd(86): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at REGlap.vhd(88): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at REGlap.vhd(91): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at REGlap.vhd(93): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at REGlap.vhd(95): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at REGlap.vhd(97): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at REGlap.vhd(99): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "PClap" for hierarchy "PClap:inst6"
Warning (10492): VHDL Process Statement warning at PClap.vhd(24): signal "prevPC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "SHFlap" for hierarchy "SHFlap:inst8"
Warning (10492): VHDL Process Statement warning at SHFlap.vhd(31): signal "shift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ALUlap" for hierarchy "ALUlap:inst14"
Info (12128): Elaborating entity "Zlap" for hierarchy "Zlap:inst7"
Info (12128): Elaborating entity "Clap" for hierarchy "Clap:inst2"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "SELECTlap:inst10|out1[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SELECTlap:inst10|out1[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SELECTlap:inst10|out1[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SELECTlap:inst10|out1[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SELECTlap:inst10|out1[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SELECTlap:inst10|out1[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SELECTlap:inst10|out1[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SELECTlap:inst10|out1[7]" feeding internal logic into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "SHFlap:inst8|W[7]" to the node "RAMlap:inst|lpm_ram_io:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated|q_a[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SHFlap:inst8|W[6]" to the node "RAMlap:inst|lpm_ram_io:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated|q_a[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SHFlap:inst8|W[5]" to the node "RAMlap:inst|lpm_ram_io:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated|q_a[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SHFlap:inst8|W[4]" to the node "RAMlap:inst|lpm_ram_io:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated|q_a[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SHFlap:inst8|W[3]" to the node "RAMlap:inst|lpm_ram_io:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated|q_a[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SHFlap:inst8|W[2]" to the node "RAMlap:inst|lpm_ram_io:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated|q_a[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SHFlap:inst8|W[1]" to the node "RAMlap:inst|lpm_ram_io:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated|q_a[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SHFlap:inst8|W[0]" to the node "RAMlap:inst|lpm_ram_io:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated|q_a[0]" into an OR gate
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 350 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 41 output pins
    Info (21061): Implemented 292 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings
    Info: Peak virtual memory: 561 megabytes
    Info: Processing ended: Sat Dec 21 09:43:33 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


