/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [6:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_1z ? _00_ : celloutsig_1_4z;
  assign celloutsig_1_11z = celloutsig_1_2z[7] ? celloutsig_1_2z[14] : celloutsig_1_5z;
  assign celloutsig_1_16z = celloutsig_1_12z ? celloutsig_1_11z : in_data[134];
  assign celloutsig_0_0z = ~(in_data[94] | in_data[94]);
  assign celloutsig_0_24z = ~(celloutsig_0_2z[1] | celloutsig_0_20z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | in_data[166]);
  assign celloutsig_1_6z = ~((celloutsig_1_4z | in_data[185]) & in_data[111]);
  assign celloutsig_1_12z = ~((celloutsig_1_7z | celloutsig_1_4z) & celloutsig_1_9z);
  assign celloutsig_1_19z = ~((celloutsig_1_8z | celloutsig_1_5z) & celloutsig_1_18z);
  assign celloutsig_0_8z = ~((celloutsig_0_5z[5] | in_data[36]) & celloutsig_0_4z[0]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_1z) & _01_);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[17]) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_23z = ~((celloutsig_0_21z[2] | celloutsig_0_10z[10]) & (celloutsig_0_3z[7] | celloutsig_0_4z[0]));
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 7'h00;
    else _02_ <= celloutsig_0_14z[6:0];
  reg [3:0] _18_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 4'h0;
    else _18_ <= in_data[181:178];
  assign { _01_, _03_[2], _00_, _03_[0] } = _18_;
  assign celloutsig_0_5z = { celloutsig_0_2z[2:1], celloutsig_0_4z, celloutsig_0_1z } / { 1'h1, in_data[10], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[55], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_3z } < { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_1_9z = { celloutsig_1_2z[15:14], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z } != { celloutsig_1_2z[8:4], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_14z = - { celloutsig_0_3z[4], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_1_2z = - in_data[188:173];
  assign celloutsig_1_5z = celloutsig_1_4z & in_data[149];
  assign celloutsig_0_20z = | { _02_[3:2], celloutsig_0_2z };
  assign celloutsig_1_8z = ~^ { _03_[2], _00_, _03_[0] };
  assign celloutsig_0_13z = ~^ { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_1_1z = ~^ { in_data[175:173], _01_, _03_[2], _00_, _03_[0] };
  assign celloutsig_1_13z = { _01_, _03_[2], _00_, _03_[0] } >> { _03_[2], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_10z = { celloutsig_0_3z[2:1], celloutsig_0_3z } >> { celloutsig_0_6z[2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z } >>> celloutsig_1_2z[4:0];
  assign celloutsig_0_3z = { in_data[85:84], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } >>> { in_data[79:77], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_14z[8:3], celloutsig_0_1z, celloutsig_0_20z } >>> celloutsig_0_3z[7:0];
  assign celloutsig_0_4z = celloutsig_0_3z[6:4] - celloutsig_0_3z[6:4];
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z } - { celloutsig_0_3z[1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_14z = ~((celloutsig_1_10z[4] & celloutsig_1_13z[2]) | in_data[120]);
  assign { _03_[3], _03_[1] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
