verilog xil_defaultlib --include "/CMC/tools/xilinx/Vivado_2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "/CMC/tools/xilinx/Vivado_2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_m01s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/sim/bd_afc3_m01arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/sim/bd_afc3_m01rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/sim/bd_afc3_m01awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/sim/bd_afc3_m01wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/sim/bd_afc3_m01bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/sim/bd_afc3_m01e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/sim/bd_afc3_m02s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/sim/bd_afc3_m02arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/sim/bd_afc3_m02rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/sim/bd_afc3_m02awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/sim/bd_afc3_m02wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/sim/bd_afc3_m02bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/sim/bd_afc3_m02e_0.sv" \

verilog xil_defaultlib --include "/CMC/tools/xilinx/Vivado_2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ipshared/6285/code/grey_code.v" \
"../../../bd/design_1/ipshared/6285/code/precode.v" \

sv xil_defaultlib --include "/CMC/tools/xilinx/Vivado_2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ipshared/6285/code/channel_model.sv" \
"../../../bd/design_1/ipshared/6285/code/convolutional_interleaver.sv" \
"../../../bd/design_1/ipshared/6285/code/epf_channel.sv" \
"../../../bd/design_1/ipshared/6285/code/hamming_68_60.sv" \
"../../../bd/design_1/ipshared/6285/code/noise.sv" \
"../../../bd/design_1/ipshared/6285/code/prbs.sv" \
"../../../bd/design_1/ipshared/6285/code/slicer.sv" \
"../../../bd/design_1/ipshared/6285/code/sova.sv" \
"../../../bd/design_1/ipshared/6285/code/sova_modules.sv" \
"../../../bd/design_1/ipshared/6285/code/ber_top.sv" \
"../../../bd/design_1/ip/design_1_parallel_ber_top_0_7/sim/design_1_parallel_ber_top_0_7.sv" \

verilog xil_defaultlib --include "/CMC/tools/xilinx/Vivado_2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../BER_sim.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ipshared/75ed/hdl/sim_controller_v1_0_M00_AXI.v" \
"../../../bd/design_1/ipshared/75ed/hdl/sim_controller_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/75ed/hdl/sim_controller_v1_0.v" \
"../../../bd/design_1/ip/design_1_sim_controller_0_0/sim/design_1_sim_controller_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
