

================================================================
== Vitis HLS Report for 'e2e_system'
================================================================
* Date:           Tue Dec  7 23:34:42 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.297 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9275|     9275| 92.750 us | 92.750 us |  9276|  9276|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                      |                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dataflow_parent_loop_proc_fu_301  |dataflow_parent_loop_proc  |     9200|     9200| 92.000 us | 92.000 us |  9200|  9200|   none  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       33|       33|         1|          1|          1|    33|    yes   |
        |- VITIS_LOOP_38_2  |       37|       37|         6|          1|          1|    33|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|      73|   1142|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   46|   16797|   8112|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    149|    -|
|Register         |        -|    -|     572|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   46|   17442|   9563|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |    ~0   |   20|      16|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+-------+------+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +--------------------------------------+---------------------------+---------+----+-------+------+-----+
    |grp_dataflow_parent_loop_proc_fu_301  |dataflow_parent_loop_proc  |        0|  46|  16797|  8112|    0|
    +--------------------------------------+---------------------------+---------+----+-------+------+-----+
    |Total                                 |                           |        0|  46|  16797|  8112|    0|
    +--------------------------------------+---------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |correlators_output_V_U  |correlators_output_V  |        2|  0|   0|    0|    33|   36|     1|         1188|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        2|  0|   0|    0|    33|   36|     1|         1188|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+----+-----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+----+-----+------------+------------+
    |add_ln23_fu_458_p2                                     |     +    |   0|   0|   15|           6|           1|
    |add_ln38_fu_475_p2                                     |     +    |   0|   0|   15|           6|           1|
    |add_ln954_fu_671_p2                                    |     +    |   0|   0|   39|           6|          32|
    |add_ln964_fu_746_p2                                    |     +    |   0|   0|    8|           8|           8|
    |lsb_index_fu_557_p2                                    |     +    |   0|   0|   39|           6|          32|
    |m_1_fu_707_p2                                          |     +    |   0|   0|   44|          37|          37|
    |sub_ln939_fu_500_p2                                    |     -    |   0|   0|   43|           1|          36|
    |sub_ln944_fu_543_p2                                    |     -    |   0|   0|   39|           6|          32|
    |sub_ln947_fu_578_p2                                    |     -    |   0|   0|   15|           3|           6|
    |sub_ln955_fu_651_p2                                    |     -    |   0|   0|   39|           5|          32|
    |sub_ln964_fu_741_p2                                    |     -    |   0|   0|    8|           4|           8|
    |and_ln949_1_fu_645_p2                                  |    and   |   0|   0|    2|           1|           1|
    |and_ln949_fu_609_p2                                    |    and   |   0|   0|   36|          36|          36|
    |tmp_fu_531_p3                                          |   cttz   |   0|  73|   71|          64|           0|
    |icmp_ln23_fu_452_p2                                    |   icmp   |   0|   0|   11|           6|           6|
    |icmp_ln38_fu_469_p2                                    |   icmp   |   0|   0|   11|           6|           6|
    |icmp_ln935_fu_486_p2                                   |   icmp   |   0|   0|   21|          36|           1|
    |icmp_ln946_fu_572_p2                                   |   icmp   |   0|   0|   18|          31|           1|
    |icmp_ln949_fu_614_p2                                   |   icmp   |   0|   0|   21|          36|           1|
    |icmp_ln954_fu_620_p2                                   |   icmp   |   0|   0|   18|          32|           1|
    |lshr_ln947_fu_587_p2                                   |   lshr   |   0|   0|  117|           2|          36|
    |lshr_ln954_fu_680_p2                                   |   lshr   |   0|   0|  117|          36|          36|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_301_ap_done   |    or    |   0|   0|    2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_301_ap_ready  |    or    |   0|   0|    2|           1|           1|
    |or_ln949_1_fu_603_p2                                   |    or    |   0|   0|   36|          36|          36|
    |m_fu_692_p3                                            |  select  |   0|   0|   36|           1|          36|
    |output_signal                                          |  select  |   0|   0|   32|           1|           1|
    |p_Val2_1_fu_506_p3                                     |  select  |   0|   0|   36|           1|          36|
    |select_ln943_fu_734_p3                                 |  select  |   0|   0|    7|           1|           7|
    |select_ln946_fu_665_p3                                 |  select  |   0|   0|    2|           1|           1|
    |select_ln954_fu_685_p3                                 |  select  |   0|   0|    2|           1|           1|
    |shl_ln949_fu_597_p2                                    |    shl   |   0|   0|  117|           1|          36|
    |shl_ln955_fu_660_p2                                    |    shl   |   0|   0|  117|          36|          36|
    |ap_enable_pp1                                          |    xor   |   0|   0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1                                |    xor   |   0|   0|    2|           2|           1|
    |xor_ln949_fu_633_p2                                    |    xor   |   0|   0|    2|           1|           2|
    +-------------------------------------------------------+----------+----+----+-----+------------+------------+
    |Total                                                  |          |   0|  73| 1142|         459|         547|
    +-------------------------------------------------------+----------+----+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  38|          7|    1|          7|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5        |   9|          2|    1|          2|
    |correlators_output_V_address0  |  21|          4|    6|         24|
    |correlators_output_V_ce0       |  15|          3|    1|          3|
    |correlators_output_V_ce1       |   9|          2|    1|          2|
    |correlators_output_V_d0        |  15|          3|   36|        108|
    |correlators_output_V_we0       |  15|          3|    1|          3|
    |i_1_reg_290                    |   9|          2|    6|         12|
    |i_reg_279                      |   9|          2|    6|         12|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 149|         30|   60|        175|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   6|   0|    6|          0|
    |ap_enable_reg_pp1_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                                    |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_ready  |   1|   0|    1|          0|
    |grp_dataflow_parent_loop_proc_fu_301_ap_start_reg          |   1|   0|    1|          0|
    |i_1_reg_290                                                |   6|   0|    6|          0|
    |i_reg_279                                                  |   6|   0|    6|          0|
    |icmp_ln38_reg_791                                          |   1|   0|    1|          0|
    |icmp_ln935_reg_805                                         |   1|   0|    1|          0|
    |icmp_ln946_reg_851                                         |   1|   0|    1|          0|
    |icmp_ln949_reg_856                                         |   1|   0|    1|          0|
    |icmp_ln954_reg_861                                         |   1|   0|    1|          0|
    |lsb_index_reg_845                                          |  32|   0|   32|          0|
    |m_4_reg_867                                                |  36|   0|   36|          0|
    |p_Result_5_reg_872                                         |   1|   0|    1|          0|
    |p_Result_7_reg_810                                         |   1|   0|    1|          0|
    |p_Result_s_reg_823                                         |  36|   0|   36|          0|
    |p_Val2_1_reg_815                                           |  36|   0|   36|          0|
    |sub_ln944_reg_828                                          |  32|   0|   32|          0|
    |sub_ln944_reg_828_pp1_iter3_reg                            |  32|   0|   32|          0|
    |trunc_ln943_reg_840                                        |   8|   0|    8|          0|
    |trunc_ln947_reg_835                                        |   6|   0|    6|          0|
    |icmp_ln38_reg_791                                          |  64|  32|    1|          0|
    |icmp_ln935_reg_805                                         |  64|  32|    1|          0|
    |p_Result_7_reg_810                                         |  64|  32|    1|          0|
    |p_Val2_1_reg_815                                           |  64|  32|   36|          0|
    |trunc_ln943_reg_840                                        |  64|  32|    8|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 572| 160|  299|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   e2e_system  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   e2e_system  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   e2e_system  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   e2e_system  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   e2e_system  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   e2e_system  | return value |
|output_signal         | out |   32|   ap_vld   | output_signal |    pointer   |
|output_signal_ap_vld  | out |    1|   ap_vld   | output_signal |    pointer   |
|input_signal          |  in |   32|   ap_none  |  input_signal |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

