(pcb "/home/tstolt/Dokumente/Github/Labor Netzteil/kicad/Labor Netzteil.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.5-52549c5~84~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  194310 -134620  99060 -134620  99060 -36830  194310 -36830
            194310 -134620)
    )
    (keepout "" (polygon F.Cu 0  187960 -119380  187960 -124460  185420 -127000  185420 -134620
            165100 -134620  165100 -119380  167640 -116840  187960 -116840
            187960 -119380))
    (keepout "" (polygon B.Cu 0  187960 -119380  187960 -124460  185420 -127000  185420 -134620
            165100 -134620  165100 -119380  167640 -116840  187960 -116840
            187960 -119380))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component MountingHole:MountingHole_3.2mm_M3_Pad_Via
      (place "MH 4" 104140 -129540 front 0 (PN "MH 4"))
      (place "MH 2" 189230 -41910 front 0 (PN "MH 2"))
    )
    (component MountingHole:MountingHole_3.2mm_M3_Pad_Via::1
      (place "MH 3" 189230 -129540 front 0 (PN "MH 3"))
      (place "MH 1" 104140 -41910 front 0 (PN "MH 1"))
    )
    (component Capacitor_THT:CP_Radial_D14.0mm_P5.00mm
      (place C1 118110 -96520 front 270 (PN 1000u/50V))
    )
    (component Capacitor_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm
      (place C2 129540 -91440 front 90 (PN 0,33uF))
      (place C3 129540 -106680 front 90 (PN 0,33uF))
    )
    (component Capacitor_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm::1
      (place C4 157480 -87630 front 270 (PN 0,1uF))
      (place C5 157480 -105410 front 270 (PN 0,1uF))
    )
    (component Diode_THT:D_5W_P12.70mm_Horizontal
      (place D1 124460 -82550 front 180 (PN D))
      (place D4 111760 -116840 front 0 (PN D))
    )
    (component Diode_THT:D_5W_P12.70mm_Horizontal::1
      (place D2 124460 -87630 front 180 (PN D))
      (place D3 111760 -111760 front 0 (PN D))
    )
    (component Connector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
      (place J1 102870 -49530 front 0 (PN Out_1_01))
      (place J4 102870 -68580 front 0 (PN "Sec 1 c"))
      (place J6 102870 -81280 front 0 (PN "Sec 1 a"))
      (place J7 102870 -88900 front 0 (PN "Sec 2 a"))
      (place J8 102870 -95250 front 0 (PN "Sec 2 b"))
      (place J9 102870 -101600 front 0 (PN "Sec 2 c"))
    )
    (component Connector_Pin:Pin_D1.3mm_L11.0mm_LooseFit::1
      (place J2 102870 -55880 front 0 (PN Out_1_02))
      (place J3 102870 -62230 front 0 (PN "Sec 1 d"))
      (place J5 102870 -74930 front 0 (PN "Sec 1 b"))
      (place J10 102870 -107950 front 0 (PN "Sec 2 d"))
      (place J11 102870 -115570 front 0 (PN Out_2_02))
      (place J12 102870 -121920 front 0 (PN Out_2_01))
    )
    (component "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical"
      (place J13 132080 -127000 front 0 (PN OLED))
    )
    (component "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical::1"
      (place J14 149860 -127000 front 0 (PN Fan))
    )
    (component "Connector_JST:JST_XH_B3B-XH-A_1x03_P2.50mm_Vertical"
      (place J16 115570 -127000 front 0 (PN NeoPixel))
    )
    (component "Relais Modul:2-way-relais-module"
      (place U1 134620 -58420 front 0 (PN "2-Relais-Modul"))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical"
      (place U2 148590 -93980 front 90 (PN LM7805_TO220))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical::1"
      (place U3 148590 -113030 front 90 (PN LM7812_TO220))
    )
    (component "Package_DIP:DIP-20_W7.62mm_LongPads"
      (place U5 172720 -66040 front 180 (PN 74HC245))
    )
    (component "ESP32-DevKitC:ESP32-DevKitC"
      (place U4 176530 -93980 front 180 (PN "ESP-DevKitC"))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R3 189230 -66040 front 90 (PN 1k))
      (place R2 177800 -57150 front 270 (PN 1k))
      (place R5 182880 -57150 front 270 (PN 1k))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place U6 189230 -48260 front 270 (PN DS18B20))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (place R1 177800 -44450 front 270 (PN 10k))
      (place R4 182880 -44450 front 270 (PN 10k))
    )
    (component Connector_Pin:Pin_D1.0mm_L10.0mm
      (place J15 177800 -40640 front 0 (PN Out_1))
    )
    (component Connector_Pin:Pin_D1.0mm_L10.0mm::1
      (place J17 182880 -40640 front 0 (PN Out_2))
    )
  )
  (library
    (image MountingHole:MountingHole_3.2mm_M3_Pad_Via
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (pin Round[A]Pad_6400_um 1 0 0)
      (pin Round[A]Pad_800_um 1@1 2400 0)
      (pin Round[A]Pad_800_um 1@2 1697.06 -1697.06)
      (pin Round[A]Pad_800_um 1@3 0 -2400)
      (pin Round[A]Pad_800_um 1@4 -1697.06 -1697.06)
      (pin Round[A]Pad_800_um 1@5 -2400 0)
      (pin Round[A]Pad_800_um 1@6 -1697.06 1697.06)
      (pin Round[A]Pad_800_um 1@7 0 2400)
      (pin Round[A]Pad_800_um 1@8 1697.06 1697.06)
    )
    (image MountingHole:MountingHole_3.2mm_M3_Pad_Via::1
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (pin Round[A]Pad_800_um 1 1697.06 1697.06)
      (pin Round[A]Pad_800_um 1@1 0 2400)
      (pin Round[A]Pad_800_um 1@2 -1697.06 1697.06)
      (pin Round[A]Pad_800_um 1@3 -2400 0)
      (pin Round[A]Pad_800_um 1@4 -1697.06 -1697.06)
      (pin Round[A]Pad_800_um 1@5 0 -2400)
      (pin Round[A]Pad_800_um 1@6 1697.06 -1697.06)
      (pin Round[A]Pad_800_um 1@7 2400 0)
      (pin Round[A]Pad_6400_um 1@8 0 0)
    )
    (image Capacitor_THT:CP_Radial_D14.0mm_P5.00mm
      (outline (path signal 100  9500 0  9421.82 -1043.3  9189.01 -2063.29  8806.78 -3037.19
            8283.67 -3943.24  7631.36 -4761.21  6864.43 -5472.82  6000 -6062.18
            5057.39 -6516.12  4057.65 -6824.49  3023.11 -6980.43  1976.89 -6980.43
            942.353 -6824.49  -57.387 -6516.12  -1000 -6062.18  -1864.43 -5472.82
            -2631.36 -4761.21  -3283.67 -3943.24  -3806.78 -3037.19  -4189.01 -2063.29
            -4421.82 -1043.3  -4500 0  -4421.82 1043.3  -4189.01 2063.29
            -3806.78 3037.19  -3283.67 3943.24  -2631.36 4761.21  -1864.43 5472.82
            -1000 6062.18  -57.387 6516.12  942.353 6824.49  1976.89 6980.43
            3023.11 6980.43  4057.65 6824.49  5057.39 6516.12  6000 6062.18
            6864.43 5472.82  7631.36 4761.21  8283.67 3943.24  8806.78 3037.19
            9189.01 2063.29  9421.82 1043.3  9500 0))
      (outline (path signal 120  9620 0  9540.48 -1061.18  9303.68 -2098.66  8914.9 -3089.25
            8382.82 -4010.84  7719.33 -4842.83  6939.25 -5566.64  6060 -6166.1
            5101.23 -6627.82  4084.35 -6941.49  3032.08 -7100.09  1967.92 -7100.09
            915.651 -6941.49  -101.228 -6627.82  -1060 -6166.1  -1939.25 -5566.64
            -2719.33 -4842.83  -3382.82 -4010.84  -3914.9 -3089.25  -4303.68 -2098.66
            -4540.48 -1061.18  -4620 0  -4540.48 1061.18  -4303.68 2098.66
            -3914.9 3089.25  -3382.82 4010.84  -2719.33 4842.83  -1939.25 5566.64
            -1060 6166.1  -101.228 6627.82  915.651 6941.49  1967.92 7100.09
            3032.08 7100.09  4084.35 6941.49  5101.23 6627.82  6060 6166.1
            6939.25 5566.64  7719.33 4842.83  8382.82 4010.84  8914.9 3089.25
            9303.68 2098.66  9540.48 1061.18  9620 0))
      (outline (path signal 50  9750 0  9669.02 -1080.56  9427.9 -2136.97  9032.02 -3145.66
            8490.23 -4084.07  7814.63 -4931.25  7020.3 -5668.28  6125 -6278.68
            5148.72 -6748.84  4113.28 -7068.23  3041.79 -7229.73  1958.21 -7229.73
            886.723 -7068.23  -148.722 -6748.84  -1125 -6278.68  -2020.3 -5668.28
            -2814.63 -4931.25  -3490.23 -4084.07  -4032.02 -3145.66  -4427.9 -2136.97
            -4669.02 -1080.56  -4750 0  -4669.02 1080.56  -4427.9 2136.97
            -4032.02 3145.66  -3490.23 4084.07  -2814.63 4931.25  -2020.3 5668.28
            -1125 6278.68  -148.722 6748.84  886.723 7068.23  1958.21 7229.73
            3041.79 7229.73  4113.28 7068.23  5148.72 6748.84  6125 6278.68
            7020.3 5668.28  7814.63 4931.25  8490.23 4084.07  9032.02 3145.66
            9427.9 2136.97  9669.02 1080.56  9750 0))
      (outline (path signal 100  -3513.07 3067.5  -2113.07 3067.5))
      (outline (path signal 100  -2813.07 3767.5  -2813.07 2367.5))
      (outline (path signal 120  2500 7080  2500 -7080))
      (outline (path signal 120  2540 7080  2540 -7080))
      (outline (path signal 120  2580 7080  2580 -7080))
      (outline (path signal 120  2620 7079  2620 -7079))
      (outline (path signal 120  2660 7079  2660 -7079))
      (outline (path signal 120  2700 7078  2700 -7078))
      (outline (path signal 120  2740 7076  2740 -7076))
      (outline (path signal 120  2780 7075  2780 -7075))
      (outline (path signal 120  2820 7073  2820 -7073))
      (outline (path signal 120  2860 7071  2860 -7071))
      (outline (path signal 120  2900 7069  2900 -7069))
      (outline (path signal 120  2940 7067  2940 -7067))
      (outline (path signal 120  2980 7064  2980 -7064))
      (outline (path signal 120  3020 7061  3020 -7061))
      (outline (path signal 120  3060 7058  3060 -7058))
      (outline (path signal 120  3100 7055  3100 -7055))
      (outline (path signal 120  3140 7052  3140 -7052))
      (outline (path signal 120  3180 7048  3180 -7048))
      (outline (path signal 120  3221 7044  3221 -7044))
      (outline (path signal 120  3261 7040  3261 -7040))
      (outline (path signal 120  3301 7035  3301 -7035))
      (outline (path signal 120  3341 7031  3341 -7031))
      (outline (path signal 120  3381 7026  3381 -7026))
      (outline (path signal 120  3421 7021  3421 -7021))
      (outline (path signal 120  3461 7015  3461 -7015))
      (outline (path signal 120  3501 7010  3501 -7010))
      (outline (path signal 120  3541 7004  3541 -7004))
      (outline (path signal 120  3581 6998  3581 1440))
      (outline (path signal 120  3581 -1440  3581 -6998))
      (outline (path signal 120  3621 6992  3621 1440))
      (outline (path signal 120  3621 -1440  3621 -6992))
      (outline (path signal 120  3661 6985  3661 1440))
      (outline (path signal 120  3661 -1440  3661 -6985))
      (outline (path signal 120  3701 6979  3701 1440))
      (outline (path signal 120  3701 -1440  3701 -6979))
      (outline (path signal 120  3741 6972  3741 1440))
      (outline (path signal 120  3741 -1440  3741 -6972))
      (outline (path signal 120  3781 6964  3781 1440))
      (outline (path signal 120  3781 -1440  3781 -6964))
      (outline (path signal 120  3821 6957  3821 1440))
      (outline (path signal 120  3821 -1440  3821 -6957))
      (outline (path signal 120  3861 6949  3861 1440))
      (outline (path signal 120  3861 -1440  3861 -6949))
      (outline (path signal 120  3901 6942  3901 1440))
      (outline (path signal 120  3901 -1440  3901 -6942))
      (outline (path signal 120  3941 6933  3941 1440))
      (outline (path signal 120  3941 -1440  3941 -6933))
      (outline (path signal 120  3981 6925  3981 1440))
      (outline (path signal 120  3981 -1440  3981 -6925))
      (outline (path signal 120  4021 6916  4021 1440))
      (outline (path signal 120  4021 -1440  4021 -6916))
      (outline (path signal 120  4061 6907  4061 1440))
      (outline (path signal 120  4061 -1440  4061 -6907))
      (outline (path signal 120  4101 6898  4101 1440))
      (outline (path signal 120  4101 -1440  4101 -6898))
      (outline (path signal 120  4141 6889  4141 1440))
      (outline (path signal 120  4141 -1440  4141 -6889))
      (outline (path signal 120  4181 6879  4181 1440))
      (outline (path signal 120  4181 -1440  4181 -6879))
      (outline (path signal 120  4221 6870  4221 1440))
      (outline (path signal 120  4221 -1440  4221 -6870))
      (outline (path signal 120  4261 6860  4261 1440))
      (outline (path signal 120  4261 -1440  4261 -6860))
      (outline (path signal 120  4301 6849  4301 1440))
      (outline (path signal 120  4301 -1440  4301 -6849))
      (outline (path signal 120  4341 6839  4341 1440))
      (outline (path signal 120  4341 -1440  4341 -6839))
      (outline (path signal 120  4381 6828  4381 1440))
      (outline (path signal 120  4381 -1440  4381 -6828))
      (outline (path signal 120  4421 6817  4421 1440))
      (outline (path signal 120  4421 -1440  4421 -6817))
      (outline (path signal 120  4461 6805  4461 1440))
      (outline (path signal 120  4461 -1440  4461 -6805))
      (outline (path signal 120  4501 6794  4501 1440))
      (outline (path signal 120  4501 -1440  4501 -6794))
      (outline (path signal 120  4541 6782  4541 1440))
      (outline (path signal 120  4541 -1440  4541 -6782))
      (outline (path signal 120  4581 6770  4581 1440))
      (outline (path signal 120  4581 -1440  4581 -6770))
      (outline (path signal 120  4621 6758  4621 1440))
      (outline (path signal 120  4621 -1440  4621 -6758))
      (outline (path signal 120  4661 6745  4661 1440))
      (outline (path signal 120  4661 -1440  4661 -6745))
      (outline (path signal 120  4701 6732  4701 1440))
      (outline (path signal 120  4701 -1440  4701 -6732))
      (outline (path signal 120  4741 6719  4741 1440))
      (outline (path signal 120  4741 -1440  4741 -6719))
      (outline (path signal 120  4781 6706  4781 1440))
      (outline (path signal 120  4781 -1440  4781 -6706))
      (outline (path signal 120  4821 6692  4821 1440))
      (outline (path signal 120  4821 -1440  4821 -6692))
      (outline (path signal 120  4861 6678  4861 1440))
      (outline (path signal 120  4861 -1440  4861 -6678))
      (outline (path signal 120  4901 6664  4901 1440))
      (outline (path signal 120  4901 -1440  4901 -6664))
      (outline (path signal 120  4941 6649  4941 1440))
      (outline (path signal 120  4941 -1440  4941 -6649))
      (outline (path signal 120  4981 6635  4981 1440))
      (outline (path signal 120  4981 -1440  4981 -6635))
      (outline (path signal 120  5021 6620  5021 1440))
      (outline (path signal 120  5021 -1440  5021 -6620))
      (outline (path signal 120  5061 6604  5061 1440))
      (outline (path signal 120  5061 -1440  5061 -6604))
      (outline (path signal 120  5101 6589  5101 1440))
      (outline (path signal 120  5101 -1440  5101 -6589))
      (outline (path signal 120  5141 6573  5141 1440))
      (outline (path signal 120  5141 -1440  5141 -6573))
      (outline (path signal 120  5181 6557  5181 1440))
      (outline (path signal 120  5181 -1440  5181 -6557))
      (outline (path signal 120  5221 6540  5221 1440))
      (outline (path signal 120  5221 -1440  5221 -6540))
      (outline (path signal 120  5261 6524  5261 1440))
      (outline (path signal 120  5261 -1440  5261 -6524))
      (outline (path signal 120  5301 6507  5301 1440))
      (outline (path signal 120  5301 -1440  5301 -6507))
      (outline (path signal 120  5341 6490  5341 1440))
      (outline (path signal 120  5341 -1440  5341 -6490))
      (outline (path signal 120  5381 6472  5381 1440))
      (outline (path signal 120  5381 -1440  5381 -6472))
      (outline (path signal 120  5421 6454  5421 1440))
      (outline (path signal 120  5421 -1440  5421 -6454))
      (outline (path signal 120  5461 6436  5461 1440))
      (outline (path signal 120  5461 -1440  5461 -6436))
      (outline (path signal 120  5501 6418  5501 1440))
      (outline (path signal 120  5501 -1440  5501 -6418))
      (outline (path signal 120  5541 6399  5541 1440))
      (outline (path signal 120  5541 -1440  5541 -6399))
      (outline (path signal 120  5581 6380  5581 1440))
      (outline (path signal 120  5581 -1440  5581 -6380))
      (outline (path signal 120  5621 6360  5621 1440))
      (outline (path signal 120  5621 -1440  5621 -6360))
      (outline (path signal 120  5661 6341  5661 1440))
      (outline (path signal 120  5661 -1440  5661 -6341))
      (outline (path signal 120  5701 6321  5701 1440))
      (outline (path signal 120  5701 -1440  5701 -6321))
      (outline (path signal 120  5741 6301  5741 1440))
      (outline (path signal 120  5741 -1440  5741 -6301))
      (outline (path signal 120  5781 6280  5781 1440))
      (outline (path signal 120  5781 -1440  5781 -6280))
      (outline (path signal 120  5821 6259  5821 1440))
      (outline (path signal 120  5821 -1440  5821 -6259))
      (outline (path signal 120  5861 6238  5861 1440))
      (outline (path signal 120  5861 -1440  5861 -6238))
      (outline (path signal 120  5901 6216  5901 1440))
      (outline (path signal 120  5901 -1440  5901 -6216))
      (outline (path signal 120  5941 6194  5941 1440))
      (outline (path signal 120  5941 -1440  5941 -6194))
      (outline (path signal 120  5981 6172  5981 1440))
      (outline (path signal 120  5981 -1440  5981 -6172))
      (outline (path signal 120  6021 6150  6021 1440))
      (outline (path signal 120  6021 -1440  6021 -6150))
      (outline (path signal 120  6061 6127  6061 1440))
      (outline (path signal 120  6061 -1440  6061 -6127))
      (outline (path signal 120  6101 6103  6101 1440))
      (outline (path signal 120  6101 -1440  6101 -6103))
      (outline (path signal 120  6141 6080  6141 1440))
      (outline (path signal 120  6141 -1440  6141 -6080))
      (outline (path signal 120  6181 6056  6181 1440))
      (outline (path signal 120  6181 -1440  6181 -6056))
      (outline (path signal 120  6221 6031  6221 1440))
      (outline (path signal 120  6221 -1440  6221 -6031))
      (outline (path signal 120  6261 6007  6261 1440))
      (outline (path signal 120  6261 -1440  6261 -6007))
      (outline (path signal 120  6301 5982  6301 1440))
      (outline (path signal 120  6301 -1440  6301 -5982))
      (outline (path signal 120  6341 5956  6341 1440))
      (outline (path signal 120  6341 -1440  6341 -5956))
      (outline (path signal 120  6381 5930  6381 1440))
      (outline (path signal 120  6381 -1440  6381 -5930))
      (outline (path signal 120  6421 5904  6421 1440))
      (outline (path signal 120  6421 -1440  6421 -5904))
      (outline (path signal 120  6461 5878  6461 -5878))
      (outline (path signal 120  6501 5851  6501 -5851))
      (outline (path signal 120  6541 5823  6541 -5823))
      (outline (path signal 120  6581 5796  6581 -5796))
      (outline (path signal 120  6621 5767  6621 -5767))
      (outline (path signal 120  6661 5739  6661 -5739))
      (outline (path signal 120  6701 5710  6701 -5710))
      (outline (path signal 120  6741 5680  6741 -5680))
      (outline (path signal 120  6781 5650  6781 -5650))
      (outline (path signal 120  6821 5620  6821 -5620))
      (outline (path signal 120  6861 5589  6861 -5589))
      (outline (path signal 120  6901 5558  6901 -5558))
      (outline (path signal 120  6941 5527  6941 -5527))
      (outline (path signal 120  6981 5494  6981 -5494))
      (outline (path signal 120  7021 5462  7021 -5462))
      (outline (path signal 120  7061 5429  7061 -5429))
      (outline (path signal 120  7101 5395  7101 -5395))
      (outline (path signal 120  7141 5361  7141 -5361))
      (outline (path signal 120  7181 5326  7181 -5326))
      (outline (path signal 120  7221 5291  7221 -5291))
      (outline (path signal 120  7261 5255  7261 -5255))
      (outline (path signal 120  7301 5219  7301 -5219))
      (outline (path signal 120  7341 5182  7341 -5182))
      (outline (path signal 120  7381 5145  7381 -5145))
      (outline (path signal 120  7421 5107  7421 -5107))
      (outline (path signal 120  7461 5069  7461 -5069))
      (outline (path signal 120  7501 5029  7501 -5029))
      (outline (path signal 120  7541 4990  7541 -4990))
      (outline (path signal 120  7581 4949  7581 -4949))
      (outline (path signal 120  7621 4908  7621 -4908))
      (outline (path signal 120  7661 4866  7661 -4866))
      (outline (path signal 120  7701 4824  7701 -4824))
      (outline (path signal 120  7741 4781  7741 -4781))
      (outline (path signal 120  7781 4737  7781 -4737))
      (outline (path signal 120  7821 4693  7821 -4693))
      (outline (path signal 120  7861 4647  7861 -4647))
      (outline (path signal 120  7901 4601  7901 -4601))
      (outline (path signal 120  7941 4554  7941 -4554))
      (outline (path signal 120  7981 4506  7981 -4506))
      (outline (path signal 120  8021 4458  8021 -4458))
      (outline (path signal 120  8061 4408  8061 -4408))
      (outline (path signal 120  8101 4358  8101 -4358))
      (outline (path signal 120  8141 4306  8141 -4306))
      (outline (path signal 120  8181 4254  8181 -4254))
      (outline (path signal 120  8221 4200  8221 -4200))
      (outline (path signal 120  8261 4146  8261 -4146))
      (outline (path signal 120  8301 4090  8301 -4090))
      (outline (path signal 120  8341 4033  8341 -4033))
      (outline (path signal 120  8381 3975  8381 -3975))
      (outline (path signal 120  8421 3916  8421 -3916))
      (outline (path signal 120  8461 3856  8461 -3856))
      (outline (path signal 120  8501 3794  8501 -3794))
      (outline (path signal 120  8541 3730  8541 -3730))
      (outline (path signal 120  8581 3666  8581 -3666))
      (outline (path signal 120  8621 3599  8621 -3599))
      (outline (path signal 120  8661 3531  8661 -3531))
      (outline (path signal 120  8701 3461  8701 -3461))
      (outline (path signal 120  8741 3389  8741 -3389))
      (outline (path signal 120  8781 3315  8781 -3315))
      (outline (path signal 120  8821 3240  8821 -3240))
      (outline (path signal 120  8861 3161  8861 -3161))
      (outline (path signal 120  8901 3080  8901 -3080))
      (outline (path signal 120  8941 2997  8941 -2997))
      (outline (path signal 120  8981 2911  8981 -2911))
      (outline (path signal 120  9021 2821  9021 -2821))
      (outline (path signal 120  9061 2728  9061 -2728))
      (outline (path signal 120  9101 2632  9101 -2632))
      (outline (path signal 120  9141 2530  9141 -2530))
      (outline (path signal 120  9181 2425  9181 -2425))
      (outline (path signal 120  9221 2313  9221 -2313))
      (outline (path signal 120  9261 2196  9261 -2196))
      (outline (path signal 120  9301 2071  9301 -2071))
      (outline (path signal 120  9341 1938  9341 -1938))
      (outline (path signal 120  9381 1794  9381 -1794))
      (outline (path signal 120  9421 1636  9421 -1636))
      (outline (path signal 120  9461 1461  9461 -1461))
      (outline (path signal 120  9501 1262  9501 -1262))
      (outline (path signal 120  9541 1025  9541 -1025))
      (outline (path signal 120  9581 714  9581 -714))
      (outline (path signal 120  -5119.54 3995  -3719.54 3995))
      (outline (path signal 120  -4419.54 4695  -4419.54 3295))
      (pin Rect[A]Pad_2400x2400_um 1 0 0)
      (pin Round[A]Pad_2400_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  4970 -1055  4970 -1370))
      (outline (path signal 120  4970 1370  4970 1055))
      (outline (path signal 120  30 -1055  30 -1370))
      (outline (path signal 120  30 1370  30 1055))
      (outline (path signal 120  30 -1370  4970 -1370))
      (outline (path signal 120  30 1370  4970 1370))
      (outline (path signal 100  4850 1250  150 1250))
      (outline (path signal 100  4850 -1250  4850 1250))
      (outline (path signal 100  150 -1250  4850 -1250))
      (outline (path signal 100  150 1250  150 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm::1
      (outline (path signal 100  150 1250  150 -1250))
      (outline (path signal 100  150 -1250  4850 -1250))
      (outline (path signal 100  4850 -1250  4850 1250))
      (outline (path signal 100  4850 1250  150 1250))
      (outline (path signal 120  30 1370  4970 1370))
      (outline (path signal 120  30 -1370  4970 -1370))
      (outline (path signal 120  30 1370  30 1055))
      (outline (path signal 120  30 -1055  30 -1370))
      (outline (path signal 120  4970 1370  4970 1055))
      (outline (path signal 120  4970 -1055  4970 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Diode_THT:D_5W_P12.70mm_Horizontal
      (outline (path signal 50  14350 2100  -1650 2100))
      (outline (path signal 50  14350 -2100  14350 2100))
      (outline (path signal 50  -1650 -2100  14350 -2100))
      (outline (path signal 50  -1650 2100  -1650 -2100))
      (outline (path signal 120  3115 1970  3115 -1970))
      (outline (path signal 120  3355 1970  3355 -1970))
      (outline (path signal 120  3235 1970  3235 -1970))
      (outline (path signal 120  11060 0  10920 0))
      (outline (path signal 120  1640 0  1780 0))
      (outline (path signal 120  10920 1970  1780 1970))
      (outline (path signal 120  10920 -1970  10920 1970))
      (outline (path signal 120  1780 -1970  10920 -1970))
      (outline (path signal 120  1780 1970  1780 -1970))
      (outline (path signal 100  3135 1850  3135 -1850))
      (outline (path signal 100  3335 1850  3335 -1850))
      (outline (path signal 100  3235 1850  3235 -1850))
      (outline (path signal 100  12700 0  10800 0))
      (outline (path signal 100  0 0  1900 0))
      (outline (path signal 100  10800 1850  1900 1850))
      (outline (path signal 100  10800 -1850  10800 1850))
      (outline (path signal 100  1900 -1850  10800 -1850))
      (outline (path signal 100  1900 1850  1900 -1850))
      (pin Oval[A]Pad_2800x2800_um 2 12700 0)
      (pin Rect[A]Pad_2800x2800_um 1 0 0)
    )
    (image Diode_THT:D_5W_P12.70mm_Horizontal::1
      (outline (path signal 100  1900 1850  1900 -1850))
      (outline (path signal 100  1900 -1850  10800 -1850))
      (outline (path signal 100  10800 -1850  10800 1850))
      (outline (path signal 100  10800 1850  1900 1850))
      (outline (path signal 100  0 0  1900 0))
      (outline (path signal 100  12700 0  10800 0))
      (outline (path signal 100  3235 1850  3235 -1850))
      (outline (path signal 100  3335 1850  3335 -1850))
      (outline (path signal 100  3135 1850  3135 -1850))
      (outline (path signal 120  1780 1970  1780 -1970))
      (outline (path signal 120  1780 -1970  10920 -1970))
      (outline (path signal 120  10920 -1970  10920 1970))
      (outline (path signal 120  10920 1970  1780 1970))
      (outline (path signal 120  1640 0  1780 0))
      (outline (path signal 120  11060 0  10920 0))
      (outline (path signal 120  3235 1970  3235 -1970))
      (outline (path signal 120  3355 1970  3355 -1970))
      (outline (path signal 120  3115 1970  3115 -1970))
      (outline (path signal 50  -1650 2100  -1650 -2100))
      (outline (path signal 50  -1650 -2100  14350 -2100))
      (outline (path signal 50  14350 -2100  14350 2100))
      (outline (path signal 50  14350 2100  -1650 2100))
      (pin Rect[A]Pad_2800x2800_um 1 0 0)
      (pin Oval[A]Pad_2800x2800_um 2 12700 0)
    )
    (image Connector_Pin:Pin_D1.3mm_L11.0mm_LooseFit
      (outline (path signal 120  1800.69 0  1720.69 -530.764  1487.8 -1014.37  1122.71 -1407.84
            657.868 -1676.22  134.566 -1795.66  -400.692 -1755.55  -900.347 -1559.45
            -1320 -1224.78  -1622.37 -781.292  -1780.58 -268.38  -1780.58 268.38
            -1622.37 781.292  -1320 1224.78  -900.347 1559.45  -400.692 1755.55
            134.566 1795.66  657.868 1676.22  1122.71 1407.84  1487.8 1014.37
            1720.69 530.764  1800.69 0))
      (outline (path signal 120  1251 0  1175.56 -427.867  958.321 -804.127  625.5 -1083.4
            217.234 -1231.99  -217.234 -1231.99  -625.5 -1083.4  -958.321 -804.127
            -1175.56 -427.867  -1251 0  -1175.56 427.867  -958.321 804.127
            -625.5 1083.4  -217.234 1231.99  217.234 1231.99  625.5 1083.4
            958.321 804.127  1175.56 427.867  1251 0))
      (outline (path signal 120  651.92 0  577.247 -302.962  370.333 -536.52  78.58 -647.167
            -231.174 -609.556  -487.969 -432.303  -632.977 -156.015  -632.977 156.015
            -487.969 432.303  -231.174 609.556  78.58 647.167  370.333 536.52
            577.247 302.962  651.92 0))
      (outline (path signal 50  2000 0  1918.99 -563.465  1682.51 -1081.28  1309.72 -1511.5
            830.83 -1819.26  284.63 -1979.64  -284.63 -1979.64  -830.83 -1819.26
            -1309.72 -1511.5  -1682.51 -1081.28  -1918.99 -563.465  -2000 0
            -1918.99 563.465  -1682.51 1081.28  -1309.72 1511.5  -830.83 1819.26
            -284.63 1979.64  284.63 1979.64  830.83 1819.26  1309.72 1511.5
            1682.51 1081.28  1918.99 563.465  2000 0))
      (pin Round[A]Pad_3000_um 1 0 0)
    )
    (image Connector_Pin:Pin_D1.3mm_L11.0mm_LooseFit::1
      (outline (path signal 50  2000 0  1918.99 -563.465  1682.51 -1081.28  1309.72 -1511.5
            830.83 -1819.26  284.63 -1979.64  -284.63 -1979.64  -830.83 -1819.26
            -1309.72 -1511.5  -1682.51 -1081.28  -1918.99 -563.465  -2000 0
            -1918.99 563.465  -1682.51 1081.28  -1309.72 1511.5  -830.83 1819.26
            -284.63 1979.64  284.63 1979.64  830.83 1819.26  1309.72 1511.5
            1682.51 1081.28  1918.99 563.465  2000 0))
      (outline (path signal 120  651.92 0  577.247 -302.962  370.333 -536.52  78.58 -647.167
            -231.174 -609.556  -487.969 -432.303  -632.977 -156.015  -632.977 156.015
            -487.969 432.303  -231.174 609.556  78.58 647.167  370.333 536.52
            577.247 302.962  651.92 0))
      (outline (path signal 120  1251 0  1175.56 -427.867  958.321 -804.127  625.5 -1083.4
            217.234 -1231.99  -217.234 -1231.99  -625.5 -1083.4  -958.321 -804.127
            -1175.56 -427.867  -1251 0  -1175.56 427.867  -958.321 804.127
            -625.5 1083.4  -217.234 1231.99  217.234 1231.99  625.5 1083.4
            958.321 804.127  1175.56 427.867  1251 0))
      (outline (path signal 120  1800.69 0  1720.69 -530.764  1487.8 -1014.37  1122.71 -1407.84
            657.868 -1676.22  134.566 -1795.66  -400.692 -1755.55  -900.347 -1559.45
            -1320 -1224.78  -1622.37 -781.292  -1780.58 -268.38  -1780.58 268.38
            -1622.37 781.292  -1320 1224.78  -900.347 1559.45  -400.692 1755.55
            134.566 1795.66  657.868 1676.22  1122.71 1407.84  1487.8 1014.37
            1720.69 530.764  1800.69 0))
      (pin Round[A]Pad_3000_um 1 0 0)
    )
    (image "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical"
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  9300 -2750  3750 -2750))
      (outline (path signal 120  9300 200  9300 -2750))
      (outline (path signal 120  10050 200  9300 200))
      (outline (path signal 120  -1800 -2750  3750 -2750))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  10050 2450  8250 2450))
      (outline (path signal 120  10050 1700  10050 2450))
      (outline (path signal 120  8250 1700  10050 1700))
      (outline (path signal 120  8250 2450  8250 1700))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  6750 2450  750 2450))
      (outline (path signal 120  6750 1700  6750 2450))
      (outline (path signal 120  750 1700  6750 1700))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 50  10450 2850  -2950 2850))
      (outline (path signal 50  10450 -3900  10450 2850))
      (outline (path signal 50  -2950 -3900  10450 -3900))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 120  10060 2460  -2560 2460))
      (outline (path signal 120  10060 -3510  10060 2460))
      (outline (path signal 120  -2560 -3510  10060 -3510))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 100  9950 2350  -2450 2350))
      (outline (path signal 100  9950 -3400  9950 2350))
      (outline (path signal 100  -2450 -3400  9950 -3400))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
    )
    (image "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical::1"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  9950 -3400))
      (outline (path signal 100  9950 -3400  9950 2350))
      (outline (path signal 100  9950 2350  -2450 2350))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  -2560 -3510  10060 -3510))
      (outline (path signal 120  10060 -3510  10060 2460))
      (outline (path signal 120  10060 2460  -2560 2460))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  10450 -3900))
      (outline (path signal 50  10450 -3900  10450 2850))
      (outline (path signal 50  10450 2850  -2950 2850))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  6750 1700))
      (outline (path signal 120  6750 1700  6750 2450))
      (outline (path signal 120  6750 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  8250 2450  8250 1700))
      (outline (path signal 120  8250 1700  10050 1700))
      (outline (path signal 120  10050 1700  10050 2450))
      (outline (path signal 120  10050 2450  8250 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  3750 -2750))
      (outline (path signal 120  10050 200  9300 200))
      (outline (path signal 120  9300 200  9300 -2750))
      (outline (path signal 120  9300 -2750  3750 -2750))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
    )
    (image "Connector_JST:JST_XH_B3B-XH-A_1x03_P2.50mm_Vertical"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  7450 -3400))
      (outline (path signal 100  7450 -3400  7450 2350))
      (outline (path signal 100  7450 2350  -2450 2350))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  -2560 -3510  7560 -3510))
      (outline (path signal 120  7560 -3510  7560 2460))
      (outline (path signal 120  7560 2460  -2560 2460))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  7950 -3900))
      (outline (path signal 50  7950 -3900  7950 2850))
      (outline (path signal 50  7950 2850  -2950 2850))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  4250 1700))
      (outline (path signal 120  4250 1700  4250 2450))
      (outline (path signal 120  4250 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  5750 2450  5750 1700))
      (outline (path signal 120  5750 1700  7550 1700))
      (outline (path signal 120  7550 1700  7550 2450))
      (outline (path signal 120  7550 2450  5750 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  2500 -2750))
      (outline (path signal 120  7550 200  6800 200))
      (outline (path signal 120  6800 200  6800 -2750))
      (outline (path signal 120  6800 -2750  2500 -2750))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
    )
    (image "Relais Modul:2-way-relais-module"
      (outline (path signal 120  0 19300  -25300 19300))
      (outline (path signal 120  -25300 19300  -25300 -19300))
      (outline (path signal 120  -25300 -19300  25300 -19300))
      (outline (path signal 120  25300 -19300  25300 19300))
      (outline (path signal 120  25300 19300  0 19300))
      (outline (path signal 1000  -20000 17000  10000 17000))
      (outline (path signal 1000  10000 17000  10000 2000))
      (outline (path signal 1000  10000 2000  -20000 2000))
      (outline (path signal 1000  -20000 2000  -20000 17000))
      (outline (path signal 1000  -20000 -2000  10000 -2000))
      (outline (path signal 1000  10000 -17000  -20000 -17000))
      (outline (path signal 1000  -20000 -17000  -20000 -2000))
      (outline (path signal 1000  10000 -2000  10000 -17000))
      (pin Round[A]Pad_2500_um 1 -22500 15000)
      (pin Round[A]Pad_2500_um 2 -22500 10000)
      (pin Round[A]Pad_2500_um 3 -22500 5000)
      (pin Round[A]Pad_2500_um 6 -22500 -15250)
      (pin Round[A]Pad_2500_um 5 -22500 -10000)
      (pin Round[A]Pad_2500_um 4 -22500 -5000)
      (pin Round[A]Pad_1600_um 13 22860 15240)
      (pin Round[A]Pad_1600_um 12 22860 12700)
      (pin Round[A]Pad_1600_um 11 22860 10160)
      (pin Round[A]Pad_1600_um 10 22860 7620)
      (pin Round[A]Pad_1600_um 9 22860 -10160)
      (pin Round[A]Pad_1600_um 8 22860 -12700)
      (pin Round[A]Pad_1600_um 7 22860 -15240)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical"
      (outline (path signal 50  7790 3400  -2710 3400))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical::1"
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  7790 3400  -2710 3400))
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -24190))
      (outline (path signal 120  1560 -24190  6060 -24190))
      (outline (path signal 120  6060 -24190  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -24400))
      (outline (path signal 50  -1450 -24400  9100 -24400))
      (outline (path signal 50  9100 -24400  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
    )
    (image "ESP32-DevKitC:ESP32-DevKitC"
      (outline (path signal 120  0 24100  -14000 24100))
      (outline (path signal 120  -14000 24100  -14000 -24100))
      (outline (path signal 120  -14000 -24100  14000 -24100))
      (outline (path signal 120  14000 -24100  14000 24100))
      (outline (path signal 120  14000 24100  0 24100))
      (outline (path signal 120  -10160 22860  -10160 30480))
      (outline (path signal 120  -10160 30480  10160 30480))
      (outline (path signal 120  10160 30480  10160 5080))
      (outline (path signal 120  10160 5080  -10160 5080))
      (outline (path signal 120  -10160 5080  -10160 22860))
      (pin Round[A]Pad_1524_um 1 -12700 22860)
      (pin Round[A]Pad_1524_um 2 -12700 20320)
      (pin Round[A]Pad_1524_um 3 -12700 17780)
      (pin Round[A]Pad_1524_um 4 -12700 15240)
      (pin Round[A]Pad_1524_um 5 -12700 12700)
      (pin Round[A]Pad_1524_um 6 -12700 10160)
      (pin Round[A]Pad_1524_um 7 -12700 7620)
      (pin Round[A]Pad_1524_um 8 -12700 5080)
      (pin Round[A]Pad_1524_um 9 -12700 2540)
      (pin Round[A]Pad_1524_um 10 -12700 0)
      (pin Round[A]Pad_1524_um 11 -12700 -2540)
      (pin Round[A]Pad_1524_um 12 -12700 -5080)
      (pin Round[A]Pad_1524_um 13 -12700 -7620)
      (pin Round[A]Pad_1524_um 14 -12700 -10160)
      (pin Round[A]Pad_1524_um 15 -12700 -12700)
      (pin Round[A]Pad_1524_um 16 -12700 -15240)
      (pin Round[A]Pad_1524_um 17 -12700 -17780)
      (pin Round[A]Pad_1524_um 18 -12700 -20320)
      (pin Round[A]Pad_1524_um 19 -12700 -22860)
      (pin Round[A]Pad_1524_um 20 12700 -22860)
      (pin Round[A]Pad_1524_um 21 12700 -20320)
      (pin Round[A]Pad_1524_um 22 12700 -17780)
      (pin Round[A]Pad_1524_um 23 12700 -15240)
      (pin Round[A]Pad_1524_um 24 12700 -12700)
      (pin Round[A]Pad_1524_um 25 12700 -10160)
      (pin Round[A]Pad_1524_um 26 12700 -7620)
      (pin Round[A]Pad_1524_um 27 12700 -5080)
      (pin Round[A]Pad_1524_um 28 12700 -2540)
      (pin Round[A]Pad_1524_um 29 12700 0)
      (pin Round[A]Pad_1524_um 30 12700 2540)
      (pin Round[A]Pad_1524_um 31 12700 5080)
      (pin Round[A]Pad_1524_um 32 12700 7620)
      (pin Round[A]Pad_1524_um 33 12700 10160)
      (pin Round[A]Pad_1524_um 34 12700 12700)
      (pin Round[A]Pad_1524_um 35 12700 15240)
      (pin Round[A]Pad_1524_um 36 12700 17780)
      (pin Round[A]Pad_1524_um 37 12700 20320)
      (pin Round[A]Pad_1524_um 38 12700 22860)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_Pin:Pin_D1.0mm_L10.0mm
      (outline (path signal 50  1500 0  1418.73 -487.049  1183.71 -921.319  820.422 -1255.75
            368.228 -1454.1  -123.869 -1494.88  -602.543 -1373.66  -1015.92 -1103.59
            -1319.21 -713.921  -1479.54 -246.892  -1479.54 246.892  -1319.21 713.921
            -1015.92 1103.59  -602.543 1373.66  -123.869 1494.88  368.228 1454.1
            820.422 1255.75  1183.71 921.319  1418.73 487.049  1500 0))
      (outline (path signal 120  500 0  420.627 -270.32  207.708 -454.816  -71.157 -494.911
            -327.43 -377.875  -479.746 -140.866  -479.746 140.866  -327.43 377.875
            -71.157 494.911  207.708 454.816  420.627 270.32  500 0))
      (outline (path signal 120  1000 0  923.88 -382.683  707.107 -707.107  382.683 -923.88
            0 -1000  -382.683 -923.88  -707.107 -707.107  -923.88 -382.683
            -1000 0  -923.88 382.683  -707.107 707.107  -382.683 923.88
            0 1000  382.683 923.88  707.107 707.107  923.88 382.683  1000 0))
      (outline (path signal 120  1251 0  1175.56 -427.867  958.321 -804.127  625.5 -1083.4
            217.234 -1231.99  -217.234 -1231.99  -625.5 -1083.4  -958.321 -804.127
            -1175.56 -427.867  -1251 0  -1175.56 427.867  -958.321 804.127
            -625.5 1083.4  -217.234 1231.99  217.234 1231.99  625.5 1083.4
            958.321 804.127  1175.56 427.867  1251 0))
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (image Connector_Pin:Pin_D1.0mm_L10.0mm::1
      (outline (path signal 120  1251 0  1175.56 -427.867  958.321 -804.127  625.5 -1083.4
            217.234 -1231.99  -217.234 -1231.99  -625.5 -1083.4  -958.321 -804.127
            -1175.56 -427.867  -1251 0  -1175.56 427.867  -958.321 804.127
            -625.5 1083.4  -217.234 1231.99  217.234 1231.99  625.5 1083.4
            958.321 804.127  1175.56 427.867  1251 0))
      (outline (path signal 120  1000 0  923.88 -382.683  707.107 -707.107  382.683 -923.88
            0 -1000  -382.683 -923.88  -707.107 -707.107  -923.88 -382.683
            -1000 0  -923.88 382.683  -707.107 707.107  -382.683 923.88
            0 1000  382.683 923.88  707.107 707.107  923.88 382.683  1000 0))
      (outline (path signal 120  500 0  420.627 -270.32  207.708 -454.816  -71.157 -494.911
            -327.43 -377.875  -479.746 -140.866  -479.746 140.866  -327.43 377.875
            -71.157 494.911  207.708 454.816  420.627 270.32  500 0))
      (outline (path signal 50  1500 0  1418.73 -487.049  1183.71 -921.319  820.422 -1255.75
            368.228 -1454.1  -123.869 -1494.88  -602.543 -1373.66  -1015.92 -1103.59
            -1319.21 -713.921  -1479.54 -246.892  -1479.54 246.892  -1319.21 713.921
            -1015.92 1103.59  -602.543 1373.66  -123.869 1494.88  368.228 1454.1
            820.422 1255.75  1183.71 921.319  1418.73 487.049  1500 0))
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2400_um
      (shape (circle F.Cu 2400))
      (shape (circle B.Cu 2400))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Round[A]Pad_6400_um
      (shape (circle F.Cu 6400))
      (shape (circle B.Cu 6400))
      (attach off)
    )
    (padstack Round[A]Pad_800_um
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1950_um
      (shape (path F.Cu 1700  0 -125  0 125))
      (shape (path B.Cu 1700  0 -125  0 125))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack Oval[A]Pad_2800x2800_um
      (shape (path F.Cu 2800  0 0  0 0))
      (shape (path B.Cu 2800  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1950_250.951_um
      (shape (polygon F.Cu 0  643.577 972.138  685.83 960.817  725.475 942.33  761.308 917.24
            792.24 886.308  817.33 850.476  835.817 810.83  847.138 768.577
            850.951 725  850.951 -725  847.138 -768.577  835.817 -810.83
            817.33 -850.475  792.24 -886.308  761.308 -917.24  725.476 -942.33
            685.83 -960.817  643.577 -972.138  600 -975.951  -600 -975.951
            -643.577 -972.138  -685.83 -960.817  -725.475 -942.33  -761.308 -917.24
            -792.24 -886.308  -817.33 -850.476  -835.817 -810.83  -847.138 -768.577
            -850.951 -725  -850.951 725  -847.138 768.577  -835.817 810.83
            -817.33 850.475  -792.24 886.308  -761.308 917.24  -725.476 942.33
            -685.83 960.817  -643.577 972.138  -600 975.951  600 975.951
            643.577 972.138))
      (shape (polygon B.Cu 0  643.577 972.138  685.83 960.817  725.475 942.33  761.308 917.24
            792.24 886.308  817.33 850.476  835.817 810.83  847.138 768.577
            850.951 725  850.951 -725  847.138 -768.577  835.817 -810.83
            817.33 -850.475  792.24 -886.308  761.308 -917.24  725.476 -942.33
            685.83 -960.817  643.577 -972.138  600 -975.951  -600 -975.951
            -643.577 -972.138  -685.83 -960.817  -725.475 -942.33  -761.308 -917.24
            -792.24 -886.308  -817.33 -850.476  -835.817 -810.83  -847.138 -768.577
            -850.951 -725  -850.951 725  -847.138 768.577  -835.817 810.83
            -817.33 850.475  -792.24 886.308  -761.308 917.24  -725.476 942.33
            -685.83 960.817  -643.577 972.138  -600 975.951  600 975.951
            643.577 972.138))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x2400_um
      (shape (rect F.Cu -1200 -1200 1200 1200))
      (shape (rect B.Cu -1200 -1200 1200 1200))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_2800x2800_um
      (shape (rect F.Cu -1400 -1400 1400 1400))
      (shape (rect B.Cu -1400 -1400 1400 1400))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 C5-2 D3-2 D4-2 J13-4 J14-4 J16-3 U1-10 U1-9 U2-2 U3-2
        U5-4 U5-5 U5-6 U5-7 U5-8 U5-9 U5-19 U5-10 U4-14 U4-32 U4-38 U6-1 R2-2 R5-2)
    )
    (net 5V
      (pins C4-1 J16-1 U1-13 U2-3 U5-1 U5-20 U4-19)
    )
    (net 12V
      (pins C5-1 J14-1 U3-3)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 D3-1 J8-1 J9-1 U1-6)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 D4-1 J7-1 J11-1)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 U1-2)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1 J6-1)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1 U1-1)
    )
    (net "Net-(J4-Pad1)"
      (pins J4-1 J5-1 U1-3)
    )
    (net "Net-(J10-Pad1)"
      (pins J10-1 U1-4)
    )
    (net "Net-(J12-Pad1)"
      (pins J12-1 U1-5)
    )
    (net SCL
      (pins J13-3 U4-36)
    )
    (net SDA
      (pins J13-2 U4-33)
    )
    (net 3V3
      (pins J13-1 U4-1 R3-1 U6-3)
    )
    (net NeoPixel
      (pins J16-2 U4-7)
    )
    (net B1
      (pins U1-12 U5-17)
    )
    (net B0
      (pins U1-11 U5-18)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net "Net-(U5-Pad11)"
      (pins U5-11)
    )
    (net A0
      (pins U5-2 U4-5)
    )
    (net "Net-(U5-Pad12)"
      (pins U5-12)
    )
    (net A1
      (pins U5-3 U4-6)
    )
    (net "Net-(U5-Pad13)"
      (pins U5-13)
    )
    (net "Net-(U5-Pad14)"
      (pins U5-14)
    )
    (net "Net-(U5-Pad15)"
      (pins U5-15)
    )
    (net "Net-(U5-Pad16)"
      (pins U5-16)
    )
    (net "Net-(C1-Pad1)"
      (pins C1-1 C2-1 C3-1 D1-1 D2-1 U2-1 U3-1)
    )
    (net "Net-(U4-Pad2)"
      (pins U4-2)
    )
    (net "Net-(U4-Pad3)"
      (pins U4-3)
    )
    (net "Net-(U4-Pad4)"
      (pins U4-4)
    )
    (net "Net-(U4-Pad8)"
      (pins U4-8)
    )
    (net "Net-(U4-Pad9)"
      (pins U4-9)
    )
    (net "Net-(U4-Pad12)"
      (pins U4-12)
    )
    (net "Net-(U4-Pad13)"
      (pins U4-13)
    )
    (net "Net-(U4-Pad15)"
      (pins U4-15)
    )
    (net "Net-(U4-Pad16)"
      (pins U4-16)
    )
    (net "Net-(U4-Pad17)"
      (pins U4-17)
    )
    (net "Net-(U4-Pad18)"
      (pins U4-18)
    )
    (net "Net-(U4-Pad20)"
      (pins U4-20)
    )
    (net "Net-(U4-Pad21)"
      (pins U4-21)
    )
    (net "Net-(U4-Pad22)"
      (pins U4-22)
    )
    (net "Net-(U4-Pad23)"
      (pins U4-23)
    )
    (net "Net-(U4-Pad24)"
      (pins U4-24)
    )
    (net "Net-(U4-Pad25)"
      (pins U4-25)
    )
    (net "Net-(U4-Pad26)"
      (pins U4-26)
    )
    (net PWM
      (pins J14-3 U4-27)
    )
    (net TACHO
      (pins J14-2 U4-28)
    )
    (net "Net-(U4-Pad29)"
      (pins U4-29)
    )
    (net "Net-(U4-Pad30)"
      (pins U4-30)
    )
    (net "Net-(U4-Pad34)"
      (pins U4-34)
    )
    (net "Net-(U4-Pad35)"
      (pins U4-35)
    )
    (net "Net-(U4-Pad37)"
      (pins U4-37)
    )
    (net DS18B20
      (pins U4-31 R3-2 U6-2)
    )
    (net "Net-(J15-Pad1)"
      (pins R1-1 J15-1)
    )
    (net "Net-(J17-Pad1)"
      (pins R4-1 J17-1)
    )
    (net V_MON_1
      (pins U4-10 R1-2 R2-1)
    )
    (net V_MON_2
      (pins U4-11 R4-2 R5-1)
    )
    (class kicad_default "" 3V3 A0 A1 B0 B1 DS18B20 GND NeoPixel "Net-(J15-Pad1)"
      "Net-(J17-Pad1)" "Net-(U1-Pad7)" "Net-(U1-Pad8)" "Net-(U4-Pad12)" "Net-(U4-Pad13)"
      "Net-(U4-Pad15)" "Net-(U4-Pad16)" "Net-(U4-Pad17)" "Net-(U4-Pad18)"
      "Net-(U4-Pad2)" "Net-(U4-Pad20)" "Net-(U4-Pad21)" "Net-(U4-Pad22)" "Net-(U4-Pad23)"
      "Net-(U4-Pad24)" "Net-(U4-Pad25)" "Net-(U4-Pad26)" "Net-(U4-Pad29)"
      "Net-(U4-Pad3)" "Net-(U4-Pad30)" "Net-(U4-Pad34)" "Net-(U4-Pad35)" "Net-(U4-Pad37)"
      "Net-(U4-Pad4)" "Net-(U4-Pad8)" "Net-(U4-Pad9)" "Net-(U5-Pad11)" "Net-(U5-Pad12)"
      "Net-(U5-Pad13)" "Net-(U5-Pad14)" "Net-(U5-Pad15)" "Net-(U5-Pad16)"
      PWM SCL SDA TACHO V_MON_1 V_MON_2
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Medium 12V 5V "Net-(C1-Pad1)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 750)
        (clearance 200.1)
      )
    )
    (class Thicker "Net-(D1-Pad2)" "Net-(D2-Pad2)" "Net-(J1-Pad1)" "Net-(J10-Pad1)"
      "Net-(J12-Pad1)" "Net-(J2-Pad1)" "Net-(J3-Pad1)" "Net-(J4-Pad1)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1500)
        (clearance 400.1)
      )
    )
  )
  (wiring
  )
)
