/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:1.1-5.10" *)
module wreduce_test0(a, b, x, y, z);
  (* src = "dut.sv:1.34-1.35" *)
  input [7:0] a;
  wire [7:0] a;
  (* src = "dut.sv:1.37-1.38" *)
  input [7:0] b;
  wire [7:0] b;
  (* src = "dut.sv:1.54-1.55" *)
  output [15:0] x;
  wire [15:0] x;
  (* src = "dut.sv:1.57-1.58" *)
  output [15:0] y;
  wire [15:0] y;
  (* src = "dut.sv:1.60-1.61" *)
  output [15:0] z;
  wire [15:0] z;
  assign x = 16'h0000;
  assign y = 16'h0000;
  assign z = 16'h0000;
endmodule
