// Seed: 1795013160
module module_0 (
    input supply0 id_0,
    output wor id_1
);
  assign id_1 = 0;
  supply1 id_3;
  id_4(
      .id_0(id_1),
      .id_1(id_3),
      .id_2(1 !== (1) - id_1),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1 - id_0)
  );
  assign module_1.type_13 = 0;
  wor id_5;
  assign id_3 = id_5;
  assign id_3 = 1'b0;
  assign id_5 = 1;
  assign id_5 = 1'b0;
  final id_4 = id_4;
endmodule : SymbolIdentifier
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri id_6
);
  logic [7:0] id_8;
  assign id_4 = (id_5.sum);
  id_9(
      .id_0(id_0 ^ id_0),
      .id_1(id_6),
      .id_2(id_8),
      .id_3(id_6),
      .id_4(id_3),
      .id_5(id_8[1]),
      .id_6(id_2)
  );
  wire id_10, id_11;
  module_0 modCall_1 (
      id_2,
      id_4
  );
  assign id_10 = $display(1'b0);
  nor primCall (id_4, id_3, id_9, id_1, id_10);
endmodule
