This text file is a simulation of the system TestSys.

The following is the network layout of the system:

Layer 1:

	Cst1	Cst2	Clk

Layer 2:

	Reg1	Reg2

Layer 3:

	And1	And2

Layer 4:

	Or1

Layer 5:

	Reg3


-------------------------------------------------------------------------------
Initial Component States:

Cst1 output: 0

Cst2 output: 1

Clk output: 0

Reg1 output: 0; Current registry: [0, 0, 0, 0]

Reg2 output: 0; Current registry: [1, 1, 1, 0]

And1 output: 0

And2 output: 0

Or1 output: 0

Reg3 output: 0; Current registry: [None, None, None, None]


-------------------------------------------------------------------------------
Simulation Start

-------------------------------------------------------------------------------
RUN 1:


Cst1 output: 0

Cst2 output: 1

Clk output: 1

Reg1 output: 0; Current registry: [None, 0, 0, 0]

Reg2 output: 1; Current registry: [1, 1, 0, None]

And1 output: 0

And2 output: 1

Or1 output: 1

Reg3 output: None; Current registry: [1, None, None, None]


-------------------------------------------------------------------------------
RUN 2:


Cst1 output: 0

Cst2 output: 1

Clk output: 0

Reg1 output: 0; Current registry: [None, 0, 0, 0]

Reg2 output: 1; Current registry: [1, 1, 0, None]

And1 output: 0

And2 output: 1

Or1 output: 1

Reg3 output: None; Current registry: [1, None, None, None]


-------------------------------------------------------------------------------
RUN 3:


Cst1 output: 0

Cst2 output: 1

Clk output: 1

Reg1 output: 0; Current registry: [None, None, 0, 0]

Reg2 output: 1; Current registry: [1, 0, None, None]

And1 output: 0

And2 output: 1

Or1 output: 1

Reg3 output: None; Current registry: [1, 1, None, None]


-------------------------------------------------------------------------------
RUN 4:


Cst1 output: 0

Cst2 output: 1

Clk output: 0

Reg1 output: 0; Current registry: [None, None, 0, 0]

Reg2 output: 1; Current registry: [1, 0, None, None]

And1 output: 0

And2 output: 1

Or1 output: 1

Reg3 output: None; Current registry: [1, 1, None, None]


-------------------------------------------------------------------------------
RUN 5:


Cst1 output: 0

Cst2 output: 1

Clk output: 1

Reg1 output: 0; Current registry: [None, None, None, 0]

Reg2 output: 1; Current registry: [0, None, None, None]

And1 output: 0

And2 output: 1

Or1 output: 1

Reg3 output: None; Current registry: [1, 1, 1, None]


-------------------------------------------------------------------------------
RUN 6:


Cst1 output: 0

Cst2 output: 1

Clk output: 0

Reg1 output: 0; Current registry: [None, None, None, 0]

Reg2 output: 1; Current registry: [0, None, None, None]

And1 output: 0

And2 output: 1

Or1 output: 1

Reg3 output: None; Current registry: [1, 1, 1, None]


-------------------------------------------------------------------------------
RUN 7:


Cst1 output: 0

Cst2 output: 1

Clk output: 1

Reg1 output: 0; Current registry: [None, None, None, None]

Reg2 output: 0; Current registry: [None, None, None, None]

And1 output: 0

And2 output: 0

Or1 output: 0

Reg3 output: None; Current registry: [0, 1, 1, 1]


-------------------------------------------------------------------------------
RUN 8:


Cst1 output: 0

Cst2 output: 1

Clk output: 0

Reg1 output: 0; Current registry: [None, None, None, None]

Reg2 output: 0; Current registry: [None, None, None, None]

And1 output: 0

And2 output: 0

Or1 output: 0

Reg3 output: None; Current registry: [0, 1, 1, 1]


-------------------------------------------------------------------------------
Simulation End

