NewProject(D:/Telops/Common_HDL/edk_cores/MyProcessorIPLib/pcores/plbv46_tmi_bridge_v1_00_a/devl/projnav/plbv46_tmi_bridge.ise)
SetProperty(Device Family, virtex4)
SetProperty(Device, xc4vfx100)
SetProperty(Package, ff1152)
SetProperty(Speed Grade, -10)
SetProperty(Top-Level Module Type, HDL)
SetProperty(Synthesis Tool, XST (VHDL/Verilog))
SetProperty(Simulator, Modelsim-SE Mixed)
SetPreference(PathType, Absolute)
AddLibrary(plbv46_tmi_bridge_v1_00_a, D:/Telops/Common_HDL/edk_cores/MyProcessorIPLib/pcores, TRUE)
AddSource(D:/Telops/Common_HDL/edk_cores/MyProcessorIPLib/pcores/plbv46_tmi_bridge_v1_00_a/hdl/vhdl/plbv46_tmi_bridge.vhd, VHDL Module)
MoveToLibrary(D:/Telops/Common_HDL/edk_cores/MyProcessorIPLib/pcores/plbv46_tmi_bridge_v1_00_a/hdl/vhdl/plbv46_tmi_bridge.vhd, plbv46_tmi_bridge_v1_00_a)
AddSource(D:/Telops/Common_HDL/edk_cores/MyProcessorIPLib/pcores/plbv46_tmi_bridge_v1_00_a/hdl/vhdl/user_logic.vhd, VHDL Module)
MoveToLibrary(D:/Telops/Common_HDL/edk_cores/MyProcessorIPLib/pcores/plbv46_tmi_bridge_v1_00_a/hdl/vhdl/user_logic.vhd, plbv46_tmi_bridge_v1_00_a)
AddLibrary(proc_common_v2_00_a, D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd, proc_common_v2_00_a)
AddSource(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd, proc_common_v2_00_a)
AddSource(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd, proc_common_v2_00_a)
AddSource(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd, proc_common_v2_00_a)
AddSource(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd, proc_common_v2_00_a)
AddSource(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd, proc_common_v2_00_a)
AddSource(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd, proc_common_v2_00_a)
AddLibrary(plbv46_slave_single_v1_00_a, D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd, plbv46_slave_single_v1_00_a)
AddSource(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd, plbv46_slave_single_v1_00_a)
AddSource(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd, VHDL Module)
MoveToLibrary(D:/Xilinx_v10/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd, plbv46_slave_single_v1_00_a)
CloseProject()
