vendor_name = ModelSim
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/PWM.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/PWM_tb.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/counter.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/spi_slave.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Sumador_medio.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Sumador_completo.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Restador_medio.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Restador_completo.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/AND.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/OR.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/restador4bits.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/sumador4bits.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU_tb.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Decodificador4.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/DecodificadorBinario.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Multiplexor.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/DAssing.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/mux4to1.sv
source_file = 1, C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/db/PWM.cbx.xml
design_name = PWM
instance = comp, \led~output , led~output, PWM, 1
instance = comp, \clk~input , clk~input, PWM, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, PWM, 1
instance = comp, \btn~input , btn~input, PWM, 1
instance = comp, \contador|btn_prev~0 , contador|btn_prev~0, PWM, 1
instance = comp, \rst~input , rst~input, PWM, 1
instance = comp, \contador|btn_prev , contador|btn_prev, PWM, 1
instance = comp, \contador|out[3]~2 , contador|out[3]~2, PWM, 1
instance = comp, \contador|out[3] , contador|out[3], PWM, 1
instance = comp, \contador|out[0]~3 , contador|out[0]~3, PWM, 1
instance = comp, \contador|out[0] , contador|out[0], PWM, 1
instance = comp, \contador|out[1]~0 , contador|out[1]~0, PWM, 1
instance = comp, \contador|out[1] , contador|out[1], PWM, 1
instance = comp, \contador|out[2]~1 , contador|out[2]~1, PWM, 1
instance = comp, \contador|out[2] , contador|out[2], PWM, 1
instance = comp, \dutycycle[2]~feeder , dutycycle[2]~feeder, PWM, 1
instance = comp, \dutycycle[2] , dutycycle[2], PWM, 1
instance = comp, \dutycycle[3]~feeder , dutycycle[3]~feeder, PWM, 1
instance = comp, \dutycycle[3] , dutycycle[3], PWM, 1
instance = comp, \Counter[0]~0 , Counter[0]~0, PWM, 1
instance = comp, \Counter[0] , Counter[0], PWM, 1
instance = comp, \dutycycle[1] , dutycycle[1], PWM, 1
instance = comp, \dutycycle[0] , dutycycle[0], PWM, 1
instance = comp, \LessThan1~0 , LessThan1~0, PWM, 1
instance = comp, \RegALU[0]~input , RegALU[0]~input, PWM, 1
instance = comp, \RegALU[1]~input , RegALU[1]~input, PWM, 1
instance = comp, \RegALU[2]~input , RegALU[2]~input, PWM, 1
instance = comp, \RegALU[3]~input , RegALU[3]~input, PWM, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, PWM, 1
