Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 25c3f431ba79434d9a807cfac63bbe0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot eleven_bit_BCD_test_behav xil_defaultlib.eleven_bit_BCD_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.eleven_bit_BCD
Compiling module xil_defaultlib.eleven_bit_BCD_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot eleven_bit_BCD_test_behav
