
*** Running vivado
    with args -log UART.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source UART.tcl -notrace
Command: synth_design -top UART -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 363.594 ; gain = 101.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART.v:11]
INFO: [Synth 8-6157] synthesizing module 'UART_T' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T.v:11]
INFO: [Synth 8-6157] synthesizing module 'UART_T_BaudGenerator' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T_BaudGenerator.v:11]
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter THRESHOLD bound to: 13020 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UART_T_BaudGenerator' (1#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T_BaudGenerator.v:11]
INFO: [Synth 8-6157] synthesizing module 'UART_T_InputRegister' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T_InputRegister.v:12]
INFO: [Synth 8-6155] done synthesizing module 'UART_T_InputRegister' (2#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T_InputRegister.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART_T_FSM' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T_FSM.v:12]
	Parameter S_IDLE bound to: 4'b0000 
	Parameter S_WAIT bound to: 4'b0001 
	Parameter S_START bound to: 4'b0010 
	Parameter S_BIT0 bound to: 4'b0011 
	Parameter S_BIT1 bound to: 4'b0100 
	Parameter S_BIT2 bound to: 4'b0101 
	Parameter S_BIT3 bound to: 4'b0110 
	Parameter S_BIT4 bound to: 4'b0111 
	Parameter S_BIT5 bound to: 4'b1000 
	Parameter S_BIT6 bound to: 4'b1001 
	Parameter S_BIT7 bound to: 4'b1010 
	Parameter S_STOP bound to: 4'b1011 
WARNING: [Synth 8-567] referenced signal 'r_state' should be on the sensitivity list [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T_FSM.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T_FSM.v:117]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T_FSM.v:115]
WARNING: [Synth 8-5788] Register r_state_reg in module UART_T_FSM is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T_FSM.v:39]
WARNING: [Synth 8-3848] Net Tx_ready in module/entity UART_T_FSM does not have driver. [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T_FSM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'UART_T_FSM' (3#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T_FSM.v:12]
WARNING: [Synth 8-350] instance 'FSM' of module 'UART_T_FSM' requires 7 connections, but only 6 given [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T.v:37]
INFO: [Synth 8-6155] done synthesizing module 'UART_T' (4#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_T.v:11]
INFO: [Synth 8-6157] synthesizing module 'UART_R' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART_R_Baud16Generator' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R_Baud16Generator.v:11]
INFO: [Synth 8-6155] done synthesizing module 'UART_R_Baud16Generator' (5#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R_Baud16Generator.v:11]
INFO: [Synth 8-6157] synthesizing module 'UART_R_MidbitGenerator' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R_MidbitGenerator.v:12]
INFO: [Synth 8-6155] done synthesizing module 'UART_R_MidbitGenerator' (6#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R_MidbitGenerator.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART_R_FSM' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R_FSM.v:12]
	Parameter S_IDLE bound to: 4'b0000 
	Parameter S_START bound to: 4'b0001 
	Parameter S_BIT0 bound to: 4'b0010 
	Parameter S_BIT1 bound to: 4'b0011 
	Parameter S_BIT2 bound to: 4'b0100 
	Parameter S_BIT3 bound to: 4'b0101 
	Parameter S_BIT4 bound to: 4'b0110 
	Parameter S_BIT5 bound to: 4'b0111 
	Parameter S_BIT6 bound to: 4'b1000 
	Parameter S_BIT7 bound to: 4'b1001 
	Parameter S_STOP bound to: 4'b1010 
WARNING: [Synth 8-6090] variable 'midbit_en' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R_FSM.v:56]
INFO: [Synth 8-6155] done synthesizing module 'UART_R_FSM' (7#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R_FSM.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART_R_ShiftRegister' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R_ShiftRegister.v:11]
INFO: [Synth 8-6155] done synthesizing module 'UART_R_ShiftRegister' (8#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R_ShiftRegister.v:11]
INFO: [Synth 8-6157] synthesizing module 'UART_R_DataOutRegister' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R_DataOutRegister.v:12]
INFO: [Synth 8-6155] done synthesizing module 'UART_R_DataOutRegister' (9#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R_DataOutRegister.v:12]
INFO: [Synth 8-6155] done synthesizing module 'UART_R' (10#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_R.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART_SwitchMonitor' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_SwitchMonitor.v:11]
WARNING: [Synth 8-5788] Register data_i_reg in module UART_SwitchMonitor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_SwitchMonitor.v:29]
INFO: [Synth 8-6155] done synthesizing module 'UART_SwitchMonitor' (11#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_SwitchMonitor.v:11]
INFO: [Synth 8-6157] synthesizing module 'UART_txd_register' [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_txd_register.v:11]
INFO: [Synth 8-6155] done synthesizing module 'UART_txd_register' (12#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART_txd_register.v:11]
INFO: [Synth 8-6155] done synthesizing module 'UART' (13#1) [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/sources_1/new/UART.v:11]
WARNING: [Synth 8-3331] design UART_R_DataOutRegister has unconnected port load_data_out
WARNING: [Synth 8-3331] design UART_T_FSM has unconnected port Tx_ready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 419.227 ; gain = 157.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.227 ; gain = 157.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.227 ; gain = 157.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/constrs_1/new/Uart.xdc]
Finished Parsing XDC File [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/constrs_1/new/Uart.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/constrs_1/new/Uart.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.797 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.797 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 776.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 776.797 ; gain = 514.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 776.797 ; gain = 514.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 776.797 ; gain = 514.750
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "r_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'UART_R_FSM'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                      00000000001 |                             0000
                 S_START |                      00000000010 |                             0001
                  S_BIT0 |                      00000000100 |                             0010
                  S_BIT1 |                      00000001000 |                             0011
                  S_BIT2 |                      00000010000 |                             0100
                  S_BIT3 |                      00000100000 |                             0101
                  S_BIT4 |                      00001000000 |                             0110
                  S_BIT5 |                      00010000000 |                             0111
                  S_BIT6 |                      00100000000 |                             1000
                  S_BIT7 |                      01000000000 |                             1001
                  S_STOP |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'UART_R_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 776.797 ; gain = 514.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module UART_T_BaudGenerator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module UART_T_InputRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module UART_T_FSM 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  13 Input      1 Bit        Muxes := 1     
Module UART_R_Baud16Generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module UART_R_MidbitGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module UART_R_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module UART_R_ShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module UART_R_DataOutRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module UART_SwitchMonitor 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module UART_txd_register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'Switch_monitor/data_i_reg[7]' (FDE) to 'Switch_monitor/data_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'Switch_monitor/data_i_reg[6]' (FDE) to 'Switch_monitor/data_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'Switch_monitor/data_i_reg[5]' (FDE) to 'Switch_monitor/data_i_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Switch_monitor/data_i_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 776.797 ; gain = 514.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 776.797 ; gain = 514.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 776.797 ; gain = 514.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 796.043 ; gain = 533.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 796.043 ; gain = 533.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 796.043 ; gain = 533.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 796.043 ; gain = 533.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 796.043 ; gain = 533.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 796.043 ; gain = 533.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 796.043 ; gain = 533.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     2|
|4     |LUT2   |    79|
|5     |LUT3   |    17|
|6     |LUT4   |    14|
|7     |LUT5   |     4|
|8     |LUT6   |    12|
|9     |FDCE   |    80|
|10    |FDPE   |     6|
|11    |FDRE   |    57|
|12    |LDC    |     4|
|13    |IBUF   |     7|
|14    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------------+------+
|      |Instance            |Module                 |Cells |
+------+--------------------+-----------------------+------+
|1     |top                 |                       |   312|
|2     |  Receiver          |UART_R                 |   210|
|3     |    Baud16Generator |UART_R_Baud16Generator |   108|
|4     |    DataOutRegister |UART_R_DataOutRegister |    12|
|5     |    FSM             |UART_R_FSM             |    15|
|6     |    MidbitGenerator |UART_R_MidbitGenerator |    59|
|7     |    ShiftRegister   |UART_R_ShiftRegister   |    16|
|8     |  Switch_monitor    |UART_SwitchMonitor     |    20|
|9     |  Transmitter       |UART_T                 |    64|
|10    |    BaudGenerator   |UART_T_BaudGenerator   |    37|
|11    |    FSM             |UART_T_FSM             |    10|
|12    |    InputRegister   |UART_T_InputRegister   |    17|
|13    |  Txd_reg           |UART_txd_register      |     1|
+------+--------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 796.043 ; gain = 533.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 796.043 ; gain = 176.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 796.043 ; gain = 533.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 799.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 799.195 ; gain = 550.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 799.195 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.runs/synth_1/UART.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_utilization_synth.rpt -pb UART_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 28 23:43:09 2021...
