`timescale 1ns / 1ps

module traffic_light(
input clk, output reg[0:2]light
 );
 
parameter S0=0,S1=1,S2=2;
parameter red=3'b011,green=3'b010,yellow=3'b001;
reg[0:1] state;
always@(posedge clk)

case(state)
S0:begin
light<=green; state<=S1;
end

S1:begin
light<=yellow;state<=S2;
end

S2:begin
light<=red; state<=S0;
end

default:
begin
light<=red;
state<=S0;
end
endcase

endmodule
