{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704773532905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704773532926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 20:12:12 2024 " "Processing started: Mon Jan 08 20:12:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704773532926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704773532926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR_filter -c FIR_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR_filter -c FIR_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704773532927 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1704773533917 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1704773534035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_addertree.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_addertree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_adderTree " "Found entity 1: FIR_adderTree" {  } { { "FIR_adderTree.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_adderTree.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704773547076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704773547076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_symmetric.sv 2 2 " "Found 2 design units, including 2 entities, in source file fir_symmetric.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_symmetric " "Found entity 1: FIR_symmetric" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704773547087 ""} { "Info" "ISGN_ENTITY_NAME" "2 tap " "Found entity 2: tap" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704773547087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704773547087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR_symmetric " "Elaborating entity \"FIR_symmetric\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704773547183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(57) " "Verilog HDL assignment warning at FIR_symmetric.sv(57): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547197 "|FIR_symmetric"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[0\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[0\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[0\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547205 "|FIR_symmetric|tap:generate_FIR_taps[0].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[1\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[1\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[1\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547209 "|FIR_symmetric|tap:generate_FIR_taps[1].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[2\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[2\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[2\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547216 "|FIR_symmetric|tap:generate_FIR_taps[2].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[3\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[3\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[3\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547218 "|FIR_symmetric|tap:generate_FIR_taps[3].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[4\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[4\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[4\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547226 "|FIR_symmetric|tap:generate_FIR_taps[4].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[5\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[5\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[5\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547228 "|FIR_symmetric|tap:generate_FIR_taps[5].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[6\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[6\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[6\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547236 "|FIR_symmetric|tap:generate_FIR_taps[6].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[7\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[7\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[7\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547242 "|FIR_symmetric|tap:generate_FIR_taps[7].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[11\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[11\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[11\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547249 "|FIR_symmetric|tap:generate_FIR_taps[11].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[12\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[12\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[12\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547252 "|FIR_symmetric|tap:generate_FIR_taps[12].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[13\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[13\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[13\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547259 "|FIR_symmetric|tap:generate_FIR_taps[13].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[14\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[14\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[14\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547267 "|FIR_symmetric|tap:generate_FIR_taps[14].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[15\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[15\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[15\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547269 "|FIR_symmetric|tap:generate_FIR_taps[15].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[16\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[16\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[16\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547278 "|FIR_symmetric|tap:generate_FIR_taps[16].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[17\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[17\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[17\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547283 "|FIR_symmetric|tap:generate_FIR_taps[17].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[18\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[18\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[18\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547287 "|FIR_symmetric|tap:generate_FIR_taps[18].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[19\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[19\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[19\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547296 "|FIR_symmetric|tap:generate_FIR_taps[19].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[20\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[20\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[20\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547300 "|FIR_symmetric|tap:generate_FIR_taps[20].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[21\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[21\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[21\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547306 "|FIR_symmetric|tap:generate_FIR_taps[21].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[22\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[22\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[22\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547310 "|FIR_symmetric|tap:generate_FIR_taps[22].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[23\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[23\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[23\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547318 "|FIR_symmetric|tap:generate_FIR_taps[23].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[24\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[24\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[24\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547321 "|FIR_symmetric|tap:generate_FIR_taps[24].U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap tap:generate_FIR_taps\[25\].U0 " "Elaborating entity \"tap\" for hierarchy \"tap:generate_FIR_taps\[25\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[25\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773547326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FIR_symmetric.sv(104) " "Verilog HDL assignment warning at FIR_symmetric.sv(104): truncated value with size 32 to match size of target (24)" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704773547328 "|FIR_symmetric|tap:generate_FIR_taps[25].U0"}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1704773549452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704773550218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704773550218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2094 " "Implemented 2094 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704773550586 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704773550586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2014 " "Implemented 2014 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704773550586 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704773550586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704773550586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704773550671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 20:12:30 2024 " "Processing ended: Mon Jan 08 20:12:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704773550671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704773550671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704773550671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704773550671 ""}
