/*
 * Copyright (C) 2012 by Marc Kleine-Budde <mkl@pengutronix.de>
 *
 * This file is released under the GPLv2
 *
 */

#ifndef __ASM_DMA_H
#define __ASM_DMA_H

/*
 * Valid L1 data cache line sizes for the OpenRISC architecture are
 * 16 and 32 bytes.
 */
#define DMA_ALIGNMENT       32

#endif /* __ASM_DMA_H */
