# Verilator RTL Simulation Makefrag
#
# This makefrag stores common recipes for building RTL simulators with Verilator
#
# Compulsory variables:
# 	OUT_DIR: See Makefile
# 	GEN_DIR: See Makefile
# 	DRIVER_NAME: See Makefile
# 	emul_cc: C++ sources
# 	emul_h: C++ headers
# 	emul_v: verilog sources and headers
#       TB: The top level module on which the stop and printf conditions are defined
#       SIM_TIMESCALE: timescale of the simulation
#       CXXFLAGS: CXXFLAGS to pass to simulator compile
#       LDFLAGS: LDFLAGS to pass to simulator compile
#       sim_wrapper_v: An additional verilog wrapper around the DUT
#       sim_harness: Additional C++ sources for simulation
#
# Verilator Only:
#   (optional) verilator_conf: An verilator configuration file
#   (optional) VERILATOR_FLAGS: extra flags depending on the target

VERILATOR ?= verilator --main --timing --cc --exe
verilator_v := $(emul_v) $(sim_wrapper_v)
verilator_cc := $(emul_cc) $(sim_harness)

override VERILATOR_FLAGS := \
	--timescale $(SIM_TIMESCALE) \
	--top-module $(TB) \
	-O2 \
	-sv \
	--vpi \
	--output-split 10000 \
	--output-split-cfuncs 100 \
	-Wall \
	-Wno-UNUSEDSIGNAL \
	-Wno-DECLFILENAME \
	-Wno-VARHIDDEN \
	-Wno-UNDRIVEN \
	-CFLAGS "$(CXXFLAGS) -DVERILATOR" \
	$(if $(LDFLAGS),-LDFLAGS "$(LDFLAGS)",) \
	$(SIM_PREPROC_DEFINES) \
	$(VERILATOR_FLAGS)

model_dir = $(GEN_DIR)/V$(DRIVER_NAME).csrc
model_dir_debug = $(GEN_DIR)/V$(DRIVER_NAME)-debug.csrc

model_header = $(model_dir)/V$(TB).h
model_header_debug = $(model_dir_debug)/V$(TB).h

model_mk = V$(TB).mk

$(OUT_DIR)/V$(DRIVER_NAME): $(verilator_v) $(verilator_cc) $(emul_h) $(verilator_conf)
	mkdir -p $(OUT_DIR)
	rm -rf $(model_dir)
	$(VERILATOR) $(VERILATOR_FLAGS) -Mdir $(model_dir) \
		-o $@ $(verilator_v) $(verilator_conf) $(verilator_cc)
	$(MAKE) -C $(model_dir) -f $(model_mk)

$(OUT_DIR)/V$(DRIVER_NAME)-debug: $(verilator_v) $(verilator_cc) $(emul_h) $(verilator_conf)
	mkdir -p $(OUT_DIR)
	rm -rf $(model_dir_debug)
	$(VERILATOR) $(VERILATOR_FLAGS) --trace +define+DEBUG -Mdir $(model_dir_debug) \
		-o $@ $(verilator_v) $(verilator_conf) $(verilator_cc)
	$(MAKE) -C $(model_dir_debug) -f $(model_mk)
