
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000013                       # Number of seconds simulated
sim_ticks                                    12685500                       # Number of ticks simulated
final_tick                                   12685500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   2200                       # Simulator instruction rate (inst/s)
host_op_rate                                     2200                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7493716                       # Simulator tick rate (ticks/s)
host_mem_usage                                 629824                       # Number of bytes of host memory used
host_seconds                                     1.69                       # Real time elapsed on the host
sim_insts                                        3724                       # Number of instructions simulated
sim_ops                                          3724                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     12685500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           13312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              17600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         13312                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 275                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1049387096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          338023728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1387410823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1049387096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1049387096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1049387096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         338023728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1387410823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         275                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         13                       # Number of write requests accepted
system.mem_ctrls.readBursts                       275                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       13                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  17408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   17600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      12656000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   275                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   13                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           21                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    646.095238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   469.308027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.238588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            1      4.76%      4.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            5     23.81%     28.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            2      9.52%     38.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      9.52%     47.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      4.76%     52.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10     47.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           21                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      3655750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 8755750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    1360000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13440.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32190.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1372.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1387.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      240                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43944.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   171360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                    60720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1513680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              2381460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                13440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         3385800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy            1440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                8142540                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            641.877734                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime              7425000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE         7000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN         3500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       4989750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      7425250                       # Time in different power states
system.mem_ctrls_1.actEnergy                    57120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    18975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                  428400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy               719910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               140160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         4898010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy             480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                6877695                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            542.169800                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             10505500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       337000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN         1250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       1348750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     10738500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     12685500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    1849                       # Number of BP lookups
system.cpu.branchPred.condPredicted               993                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               588                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1701                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     295                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             17.342740                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             535                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 56                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              479                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          208                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        12685500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            25372                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               4734                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                           8293                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        1849                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                351                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          5675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1220                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      1187                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   162                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              11031                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.751790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.085568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     5547     50.29%     50.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3983     36.11%     86.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      836      7.58%     93.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      377      3.42%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      131      1.19%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       70      0.63%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                       22      0.20%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       19      0.17%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                       46      0.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                11031                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.072876                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.326856                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     5163                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                   619                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      4772                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                    16                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    461                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  386                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   153                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                   7010                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   218                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    461                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     5584                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                      93                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            497                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      4365                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                    31                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                   6570                       # Number of instructions processed by rename
system.cpu.rename.SQFullEvents                     32                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                4275                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                  7515                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups             7515                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                  2403                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     1872                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 16                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                        39                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 1074                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 910                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                       5617                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  16                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                      5374                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                12                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            1908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined          774                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         11031                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.487173                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.831602                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                7258     65.80%     65.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2709     24.56%     90.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 720      6.53%     96.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 220      1.99%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  81      0.73%     99.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  24      0.22%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  15      0.14%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   1      0.01%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   3      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           11031                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       2      6.06%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      8     24.24%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    23     69.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                16      0.30%      0.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  3425     63.73%     64.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.11%     64.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.09%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1060     19.72%     83.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 862     16.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   5374                       # Type of FU issued
system.cpu.iq.rate                           0.211808                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                          33                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006141                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              21824                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes              7546                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses         4791                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                   5391                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               16                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          329                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          235                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    461                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                      90                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     3                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                5633                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               491                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  1074                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                  910                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 16                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     2                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             50                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          436                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  486                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                  4960                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                   981                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               414                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         1772                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1091                       # Number of branches executed
system.cpu.iew.exec_stores                        791                       # Number of stores executed
system.cpu.iew.exec_rate                     0.195491                       # Inst execution rate
system.cpu.iew.wb_sent                           4829                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                          4791                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      1356                       # num instructions producing a value
system.cpu.iew.wb_consumers                      1513                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.188830                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.896233                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            1908                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               439                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        10480                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.355344                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.899295                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         8274     78.95%     78.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1458     13.91%     92.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          368      3.51%     96.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          168      1.60%     97.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          133      1.27%     99.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           37      0.35%     99.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           10      0.10%     99.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            7      0.07%     99.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           25      0.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        10480                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 3724                       # Number of instructions committed
system.cpu.commit.committedOps                   3724                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           1420                       # Number of memory references committed
system.cpu.commit.loads                           745                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                        809                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      3662                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  352                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             2296     61.65%     61.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.08%     61.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                5      0.13%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             745     20.01%     81.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            675     18.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              3724                       # Class of committed instruction
system.cpu.commit.bw_lim_events                    25                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        15879                       # The number of ROB reads
system.cpu.rob.rob_writes                       11815                       # The number of ROB writes
system.cpu.timesIdled                             164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           14341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        3724                       # Number of Instructions Simulated
system.cpu.committedOps                          3724                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.813104                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.813104                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.146776                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.146776                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                     5682                       # number of integer regfile reads
system.cpu.int_regfile_writes                    3155                       # number of integer regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     12685500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse            44.973909                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1381                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                67                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.611940                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    44.973909                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.043920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.043920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              3319                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             3319                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     12685500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data          877                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             877                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            504                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          1381                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1381                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         1381                       # number of overall hits
system.cpu.dcache.overall_hits::total            1381                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           74                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            74                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          171                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          245                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            245                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          245                       # number of overall misses
system.cpu.dcache.overall_misses::total           245                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      3977000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3977000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      9851999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9851999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     13828999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13828999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     13828999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13828999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data          951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          675                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          675                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         1626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1626                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         1626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1626                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.077813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077813                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.253333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.253333                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.150677                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.150677                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.150677                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.150677                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53743.243243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53743.243243                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57614.029240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57614.029240                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56444.893878                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56444.893878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56444.893878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56444.893878                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          178                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           67                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           67                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           67                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           67                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      1742500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1742500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      2883500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2883500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      4626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      4626000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4626000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.030494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.056296                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056296                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.041205                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041205                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.041205                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041205                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60086.206897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60086.206897                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75881.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75881.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69044.776119                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69044.776119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69044.776119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69044.776119                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     12685500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                13                       # number of replacements
system.cpu.icache.tags.tagsinuse           100.365228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 929                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               207                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.487923                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   100.365228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.196026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.196026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.378906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2581                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2581                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     12685500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst          929                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             929                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst           929                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              929                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst          929                       # number of overall hits
system.cpu.icache.overall_hits::total             929                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           258                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            258                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          258                       # number of overall misses
system.cpu.icache.overall_misses::total           258                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     15421500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15421500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     15421500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15421500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     15421500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15421500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         1187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         1187                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1187                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         1187                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1187                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.217355                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.217355                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.217355                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.217355                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.217355                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.217355                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59773.255814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59773.255814                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59773.255814                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59773.255814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59773.255814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59773.255814                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           90                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           50                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          208                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          208                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          208                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          208                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          208                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          208                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     12739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     12739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     12739000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12739000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.175232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.175232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.175232                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.175232                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.175232                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.175232                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61245.192308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61245.192308                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61245.192308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61245.192308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61245.192308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61245.192308                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           288                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           13                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     12685500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                236                       # Transaction distribution
system.membus.trans_dist::WritebackClean           13                       # Transaction distribution
system.membus.trans_dist::ReadExReq                38                       # Transaction distribution
system.membus.trans_dist::ReadExResp               38                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            208                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            29                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        14080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         4288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   18368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               275                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     275    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 275                       # Request fanout histogram
system.membus.reqLayer0.occupancy              403000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1094250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy             353750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
