
*** Running vivado
    with args -log kria_eth_top_clk_wiz_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kria_eth_top_clk_wiz_2.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source kria_eth_top_clk_wiz_2.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2115.449 ; gain = 87.992 ; free physical = 4397 ; free virtual = 22501
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kria_eth_top_clk_wiz_2
Command: synth_design -top kria_eth_top_clk_wiz_2 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 169328
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3336.188 ; gain = 240.832 ; free physical = 359 ; free virtual = 14846
Synthesis current peak Physical Memory [PSS] (MB): peak = 2140.475; parent = 1984.350; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4339.410; parent = 3342.129; children = 997.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kria_eth_top_clk_wiz_2' [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2.v:71]
INFO: [Synth 8-6157] synthesizing module 'kria_eth_top_clk_wiz_2_clk_wiz' [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80245]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 60.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 7.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80245]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'kria_eth_top_clk_wiz_2_clk_wiz' (0#1) [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2_clk_wiz.v:71]
INFO: [Synth 8-6155] done synthesizing module 'kria_eth_top_clk_wiz_2' (0#1) [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3408.094 ; gain = 312.738 ; free physical = 287 ; free virtual = 14653
Synthesis current peak Physical Memory [PSS] (MB): peak = 2140.475; parent = 1984.350; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4405.379; parent = 3408.098; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3425.906 ; gain = 330.551 ; free physical = 250 ; free virtual = 14615
Synthesis current peak Physical Memory [PSS] (MB): peak = 2140.475; parent = 1984.350; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4423.191; parent = 3425.910; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3425.906 ; gain = 330.551 ; free physical = 243 ; free virtual = 14608
Synthesis current peak Physical Memory [PSS] (MB): peak = 2140.475; parent = 1984.350; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4423.191; parent = 3425.910; children = 997.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3431.844 ; gain = 0.000 ; free physical = 311 ; free virtual = 14681
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2_board.xdc] for cell 'inst'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2.xdc] for cell 'inst'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kria_eth_top_clk_wiz_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kria_eth_top_clk_wiz_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/kria_eth_top_clk_wiz_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/kria_eth_top_clk_wiz_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.656 ; gain = 0.000 ; free physical = 153 ; free virtual = 14508
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFG => BUFGCE: 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3528.656 ; gain = 0.000 ; free physical = 150 ; free virtual = 14507
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.656 ; gain = 433.301 ; free physical = 594 ; free virtual = 14937
Synthesis current peak Physical Memory [PSS] (MB): peak = 2140.475; parent = 1984.350; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4493.926; parent = 3496.645; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.656 ; gain = 433.301 ; free physical = 587 ; free virtual = 14930
Synthesis current peak Physical Memory [PSS] (MB): peak = 2140.475; parent = 1984.350; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4493.926; parent = 3496.645; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/kria_eth_top_clk_wiz_2_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP = true for clk_in1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.656 ; gain = 433.301 ; free physical = 622 ; free virtual = 14966
Synthesis current peak Physical Memory [PSS] (MB): peak = 2140.475; parent = 1984.350; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4493.926; parent = 3496.645; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3528.656 ; gain = 433.301 ; free physical = 642 ; free virtual = 14989
Synthesis current peak Physical Memory [PSS] (MB): peak = 2140.475; parent = 1984.350; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4493.926; parent = 3496.645; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3528.656 ; gain = 433.301 ; free physical = 649 ; free virtual = 15006
Synthesis current peak Physical Memory [PSS] (MB): peak = 2140.475; parent = 1984.350; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4493.926; parent = 3496.645; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3950.234 ; gain = 854.879 ; free physical = 185 ; free virtual = 12795
Synthesis current peak Physical Memory [PSS] (MB): peak = 2333.015; parent = 2194.682; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4947.520; parent = 3950.238; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 3950.234 ; gain = 854.879 ; free physical = 202 ; free virtual = 12812
Synthesis current peak Physical Memory [PSS] (MB): peak = 2333.112; parent = 2194.780; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4947.520; parent = 3950.238; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 3969.266 ; gain = 873.910 ; free physical = 202 ; free virtual = 12806
Synthesis current peak Physical Memory [PSS] (MB): peak = 2333.411; parent = 2195.079; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4966.551; parent = 3969.270; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3975.203 ; gain = 879.848 ; free physical = 166 ; free virtual = 11429
Synthesis current peak Physical Memory [PSS] (MB): peak = 2333.411; parent = 2195.079; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4972.488; parent = 3975.207; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3975.203 ; gain = 879.848 ; free physical = 173 ; free virtual = 11435
Synthesis current peak Physical Memory [PSS] (MB): peak = 2333.411; parent = 2195.079; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4972.488; parent = 3975.207; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3975.203 ; gain = 879.848 ; free physical = 170 ; free virtual = 11432
Synthesis current peak Physical Memory [PSS] (MB): peak = 2333.411; parent = 2195.079; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4972.488; parent = 3975.207; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3975.203 ; gain = 879.848 ; free physical = 205 ; free virtual = 11467
Synthesis current peak Physical Memory [PSS] (MB): peak = 2333.411; parent = 2195.079; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4972.488; parent = 3975.207; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3975.203 ; gain = 879.848 ; free physical = 206 ; free virtual = 11469
Synthesis current peak Physical Memory [PSS] (MB): peak = 2333.411; parent = 2195.079; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4972.488; parent = 3975.207; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3975.203 ; gain = 879.848 ; free physical = 214 ; free virtual = 11476
Synthesis current peak Physical Memory [PSS] (MB): peak = 2333.411; parent = 2195.079; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4972.488; parent = 3975.207; children = 997.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |LUT1       |     1|
|3     |MMCME4_ADV |     1|
|4     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3975.203 ; gain = 879.848 ; free physical = 211 ; free virtual = 11476
Synthesis current peak Physical Memory [PSS] (MB): peak = 2333.411; parent = 2195.079; children = 156.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4972.488; parent = 3975.207; children = 997.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 3975.203 ; gain = 777.098 ; free physical = 238 ; free virtual = 11539
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3975.211 ; gain = 879.848 ; free physical = 237 ; free virtual = 11540
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3975.211 ; gain = 0.000 ; free physical = 225 ; free virtual = 11532
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4011.891 ; gain = 0.000 ; free physical = 159 ; free virtual = 11407
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFG => BUFGCE: 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete, checksum: 9b9fda3f
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 4011.891 ; gain = 1824.629 ; free physical = 473 ; free virtual = 11731
INFO: [Common 17-1381] The checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/kria_eth_top_clk_wiz_2_synth_1/kria_eth_top_clk_wiz_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kria_eth_top_clk_wiz_2, cache-ID = 99666425c39d1949
INFO: [Common 17-1381] The checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/kria_eth_top_clk_wiz_2_synth_1/kria_eth_top_clk_wiz_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kria_eth_top_clk_wiz_2_utilization_synth.rpt -pb kria_eth_top_clk_wiz_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  4 17:50:19 2023...
