library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity Top_ET1 is
	port(
		clk,reset_n:in std_logic;

			);
end entity;

architecture rtl of Top_ET1 is


end rtl: