# Reading E:/Quartus/Quartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:18 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 23:47:18 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:18 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 23:47:18 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:18 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 23:47:18 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:18 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 23:47:18 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:18 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 23:47:18 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 23:47:19 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer1'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer2'.
# Executing ONERROR command at macro ./wave.do line 24
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(506)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 506
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 23:54:53 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 23:54:53 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 23:54:53 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 23:54:53 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 23:54:53 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:54:57 on May 06,2025, Elapsed time: 0:07:38
# Errors: 10, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 23:54:57 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer1'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer2'.
# Executing ONERROR command at macro ./wave.do line 24
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(540)
#    Time: 315 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 540
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:41 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 00:00:41 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:41 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 00:00:41 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:41 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 00:00:41 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:41 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 00:00:41 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:41 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 00:00:41 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:00:44 on May 07,2025, Elapsed time: 0:05:47
# Errors: 10, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 00:00:44 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer1'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer2'.
# Executing ONERROR command at macro ./wave.do line 24
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(538)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 538
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:39 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 00:04:39 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:39 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 00:04:39 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:39 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 00:04:39 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:39 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 00:04:39 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:39 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 00:04:39 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:04:44 on May 07,2025, Elapsed time: 0:04:00
# Errors: 10, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 00:04:44 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer1'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer2'.
# Executing ONERROR command at macro ./wave.do line 24
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(538)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 538
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:05 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 00:15:05 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:05 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 00:15:05 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:05 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 00:15:05 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:05 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 00:15:05 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:05 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 00:15:05 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:15:08 on May 07,2025, Elapsed time: 0:10:24
# Errors: 10, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 00:15:08 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer1'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer2'.
# Executing ONERROR command at macro ./wave.do line 24
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(538)
#    Time: 335 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 538
add wave -position 28  sim:/header_parser_testbench/dut/fifo_last
add wave -position 15  sim:/header_parser_testbench/dut/timestamp_valid
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:48 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 00:16:48 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:48 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 00:16:48 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:48 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 00:16:48 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:48 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 00:16:48 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:48 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 00:16:48 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:16:49 on May 07,2025, Elapsed time: 0:01:41
# Errors: 10, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 00:16:49 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(538)
#    Time: 335 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 538
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
# End time: 00:18:36 on May 07,2025, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
