#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 18 12:16:23 2021
# Process ID: 9376
# Current directory: E:/github/SoCMyCock_Project/vivado/Synthesizer_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7200 E:\github\SoCMyCock_Project\vivado\Synthesizer_project\Synthesizer_project.xpr
# Log file: E:/github/SoCMyCock_Project/vivado/Synthesizer_project/vivado.log
# Journal file: E:/github/SoCMyCock_Project/vivado/Synthesizer_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/github/SoCMyCock_Project/vivado/Synthesizer_project/Synthesizer_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx2020/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1106.164 ; gain = 0.000
open_bd_design {E:/github/SoCMyCock_Project/vivado/Synthesizer_project/Synthesizer_project.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <E:/github/SoCMyCock_Project/vivado/Synthesizer_project/Synthesizer_project.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:i2s_receiver:1.0 - i2s_receiver_0
Adding component instance block -- xilinx.com:ip:i2s_transmitter:1.0 - i2s_transmitter_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:vhdl_clockdivider_by_8:1.0 - vhdl_clockdivider_by_0
Adding component instance block -- xilinx.com:module_ref:vhdl_clockdivider_by_64:1.0 - vhdl_clockdivider_by_1
Successfully read diagram <design_1> from block design file <E:/github/SoCMyCock_Project/vivado/Synthesizer_project/Synthesizer_project.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1106.164 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
create_project synthezise_my_soc E:/github/SoCMyCock_Project/vivado/synthezise_my_soc -part xc7z007sclg225-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx2020/Vivado/2020.2/data/ip'.
set_property board_part em.avnet.com:minized:part0:1.2 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
create_bd_design "design_1"
Wrote  : <E:\github\SoCMyCock_Project\vivado\synthezise_my_soc\synthezise_my_soc.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.035 ; gain = 0.000
update_compile_order -fileset sources_1
create_peripheral xilinx.com user i2s_playback 1.0 -dir E:/github/SoCMyCock_Project/vivado/synthezise_my_soc/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:i2s_playback:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:i2s_playback:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:i2s_playback:1.0]
set_property  ip_repo_paths  E:/github/SoCMyCock_Project/vivado/synthezise_my_soc/../ip_repo/i2s_playback_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0'.
create_peripheral xilinx.com user i2s_playback 1.0 -dir E:/github/SoCMyCock_Project/vivado/synthezise_my_soc/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:i2s_playback:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:i2s_playback:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:i2s_playback:1.0]
set_property  ip_repo_paths  {E:/github/SoCMyCock_Project/vivado/synthezise_my_soc/../ip_repo/i2s_playback_1.0 E:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_i2s_playback_v1_0 -directory E:/github/SoCMyCock_Project/vivado/synthezise_my_soc/../ip_repo e:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx2020/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.035 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.035 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse -copy_to e:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0/src {E:/github/SoCMyCock_Project/digikey_files/i2s_playback.vhd E:/github/SoCMyCock_Project/digikey_files/i2s_transceiver.vhd}
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 18 12:45:12 2021...
