
---------- Begin Simulation Statistics ----------
final_tick                                27410425000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    347                       # Simulator instruction rate (inst/s)
host_mem_usage                               10357292                       # Number of bytes of host memory used
host_op_rate                                      355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46608.73                       # Real time elapsed on the host
host_tick_rate                                 434036                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16164662                       # Number of instructions simulated
sim_ops                                      16533439                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020230                       # Number of seconds simulated
sim_ticks                                 20229875000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.568936                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  798792                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               818695                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                995                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5023                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            810045                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5950                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8165                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2215                       # Number of indirect misses.
system.cpu.branchPred.lookups                  851044                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14123                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1190                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5050442                       # Number of instructions committed
system.cpu.committedOps                       5121581                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.375945                       # CPI: cycles per instruction
system.cpu.discardedOps                         14172                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2554238                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            143406                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1582119                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5161242                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296213                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      995                       # number of quiesce instructions executed
system.cpu.numCycles                         17050016                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       995                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3349383     65.40%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2121      0.04%     65.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                 158052      3.09%     68.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1612025     31.48%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5121581                       # Class of committed instruction
system.cpu.quiesceCycles                     15317784                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11888774                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1502526                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              478483                       # Transaction distribution
system.membus.trans_dist::ReadResp             479414                       # Transaction distribution
system.membus.trans_dist::WriteReq             281673                       # Transaction distribution
system.membus.trans_dist::WriteResp            281673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          557                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              518                       # Transaction distribution
system.membus.trans_dist::ReadExReq               315                       # Transaction distribution
system.membus.trans_dist::ReadExResp              315                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           669                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       750098                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        750098                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           63                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1503088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1523267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1500196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1500196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3024078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        97216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22555                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       129571                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     48006012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     48006012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48152351                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2262032                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000010                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003189                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2262009    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2262032                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3840461318                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              19.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20385625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              597718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4157375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16695810                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2924030650                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1316000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3239565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       809891                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4049457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       809891                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3239565                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4049457                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4049457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4049457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8098913                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       550912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       550912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       968554                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       968554                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2957314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3038932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22555                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     48389015                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5140674875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4110133723                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2622058000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3239565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2429674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3239565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8908804                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3239565                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2429674                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5669239                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3239565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5669239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5669239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14578044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2429674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5669239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8098913                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2429674                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       835398                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3265072                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2429674                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8098913                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       835398                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11363985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       477458                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       477458                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       272640                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       272640                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1478658                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1500196                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     48006012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       930330                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       930330    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       930330                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2160542275                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2659919000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    592278894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16197826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    608476721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16197826                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     16216215                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     32414041                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    608476721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     32414041                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    640890762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     17039360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48496644                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30277636                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48234500                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       532480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8382465                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       946177                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5435393                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1551751951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    842286964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3239565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2397278480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    887640878                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1496679342                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2384320219                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2439392829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2338966306                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3239565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4781598700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18368                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16768                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16768                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          262                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          287                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       828873                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        79091                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         907964                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       828873                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       828873                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       828873                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        79091                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        907964                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30277636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30618428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     17039360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17484800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       473089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              478417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       266240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             273200                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12976650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1496679342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       835398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3033929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1513525318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1771637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16197826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    842286964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3239565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       809891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            864305884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1771637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29174476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2338966306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3239565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       809891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       835398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3033929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2377831203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    739294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000558295750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          329                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          329                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              862206                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291031                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      478417                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     273200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    478417                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   273200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17077                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15449636760                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2391910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28007164260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32295.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58545.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       425                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   446161                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  254369                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                478415                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               273200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  422705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    878                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        51060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.042146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.186129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.674703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1196      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1180      2.31%      4.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          934      1.83%      6.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          655      1.28%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          796      1.56%      9.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          697      1.37%     10.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          926      1.81%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          816      1.60%     14.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43860     85.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        51060                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1454.106383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    944.301612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            63     19.15%     19.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.61%     19.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.30%     20.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           75     22.80%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.30%     43.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     55.32%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.61%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.30%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           329                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     830.413374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    535.137708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    385.962117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             40     12.16%     12.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      1.52%     13.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      2.43%     16.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      1.22%     17.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.30%     17.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.22%     18.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.30%     19.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.30%     19.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.61%     20.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.30%     20.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.61%     20.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.30%     21.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           40     12.16%     33.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          219     66.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           329                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30616448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17485184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30618428                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17484800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1513.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       864.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1513.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    864.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20229621250                       # Total gap between requests
system.mem_ctrls.avgGap                      26914.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30275396                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     17038336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12976649.633277514949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1496568614.487237215042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 835398.142598508392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3033928.781072547194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1841237.279024215415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16197826.234714746475                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 842236345.998183369637                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3239565.246942949481                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 809891.311735737370                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       473089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       266240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    238804660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27705575610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19801175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42982815                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19232210130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4330748250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 354872816430                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1364467000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    676828140                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58188.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58563.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     74721.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44820.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34343232.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    845849.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1332905.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1332487.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2643859.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10362362120                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1094310000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8775706880                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1990                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           995                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9622098.869347                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2554467.636140                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          995    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        12750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11986250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             995                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17836436625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9573988375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2720620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2720620                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2720620                       # number of overall hits
system.cpu.icache.overall_hits::total         2720620                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          262                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            262                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          262                       # number of overall misses
system.cpu.icache.overall_misses::total           262                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11383750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11383750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11383750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11383750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2720882                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2720882                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2720882                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2720882                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000096                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000096                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000096                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000096                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43449.427481                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43449.427481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43449.427481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43449.427481                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          262                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          262                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10968125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10968125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10968125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10968125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000096                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000096                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000096                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000096                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41863.072519                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41863.072519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41863.072519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41863.072519                       # average overall mshr miss latency
system.cpu.icache.replacements                     91                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2720620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2720620                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          262                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           262                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11383750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11383750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2720882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2720882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000096                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000096                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43449.427481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43449.427481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10968125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10968125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41863.072519                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41863.072519                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.621379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1394086                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                91                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15319.626374                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.621379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.841057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.841057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5442026                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5442026                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       260923                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           260923                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       260923                       # number of overall hits
system.cpu.dcache.overall_hits::total          260923                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1218                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1218                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1218                       # number of overall misses
system.cpu.dcache.overall_misses::total          1218                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     94678500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     94678500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     94678500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     94678500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       262141                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       262141                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       262141                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       262141                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004646                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004646                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004646                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77732.758621                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77732.758621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77732.758621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77732.758621                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          557                       # number of writebacks
system.cpu.dcache.writebacks::total               557                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          234                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75505750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75505750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75505750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75505750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22272125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22272125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003754                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003754                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76733.485772                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76733.485772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76733.485772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76733.485772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2214.369159                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2214.369159                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    984                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       159101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          159101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54316250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54316250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159770                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159770                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81190.209268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81190.209268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53265250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53265250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22272125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22272125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79619.207773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79619.207773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21728.902439                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21728.902439                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40362250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40362250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73519.581056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73519.581056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22240500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22240500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003077                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003077                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70604.761905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70604.761905                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       750098                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       750098                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7808198250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7808198250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10409.570816                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10409.570816                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       178286                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       178286                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       571812                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       571812                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7570831043                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7570831043                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13240.070238                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13240.070238                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.425083                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               18915                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               987                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.164134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.425083                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7050332                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7050332                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27410425000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27410661250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    347                       # Simulator instruction rate (inst/s)
host_mem_usage                               10357292                       # Number of bytes of host memory used
host_op_rate                                      355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46608.84                       # Real time elapsed on the host
host_tick_rate                                 434040                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16164671                       # Number of instructions simulated
sim_ops                                      16533454                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020230                       # Number of seconds simulated
sim_ticks                                 20230111250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.568704                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  798794                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               818699                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                996                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5025                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            810045                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5950                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8165                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2215                       # Number of indirect misses.
system.cpu.branchPred.lookups                  851050                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14125                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1190                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5050451                       # Number of instructions committed
system.cpu.committedOps                       5121596                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.376014                       # CPI: cycles per instruction
system.cpu.discardedOps                         14179                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2554255                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            143406                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1582122                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5161569                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296207                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      995                       # number of quiesce instructions executed
system.cpu.numCycles                         17050394                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       995                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3349391     65.40%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2121      0.04%     65.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                 158058      3.09%     68.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1612025     31.48%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5121596                       # Class of committed instruction
system.cpu.quiesceCycles                     15317784                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11888825                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1502534                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              478483                       # Transaction distribution
system.membus.trans_dist::ReadResp             479418                       # Transaction distribution
system.membus.trans_dist::WriteReq             281673                       # Transaction distribution
system.membus.trans_dist::WriteResp            281673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          558                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              521                       # Transaction distribution
system.membus.trans_dist::ReadExReq               315                       # Transaction distribution
system.membus.trans_dist::ReadExResp              315                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            264                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           671                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       750098                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        750098                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           63                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1503094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1523273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1500196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1500196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3024090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        97408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22555                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       129763                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     48006012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     48006012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48152671                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2262036                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000010                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003189                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2262013    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2262036                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3840471943                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              19.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20385625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              603718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4157375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16707310                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2924030650                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1326000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3239527                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       809882                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4049409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       809882                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3239527                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4049409                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4049409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4049409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8098819                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       550912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       550912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       968554                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       968554                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2957314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3038932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22555                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     48389015                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5140674875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4110133723                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2622058000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3239527                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2429646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3239527                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8908700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3239527                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2429646                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5669173                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3239527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5669173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5669173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14577873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2429646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5669173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8098819                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2429646                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       835388                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3265034                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2429646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8098819                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       835388                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11363852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       477458                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       477458                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       272640                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       272640                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1478658                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1500196                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     48006012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       930330                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       930330    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       930330                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2160542275                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2659919000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    592271978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16197637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    608469615                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16197637                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     16216026                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     32413663                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    608469615                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     32413663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    640883277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     17039360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48496644                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30277636                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48234500                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       532480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8382465                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       946177                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5435393                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1551733829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    842277128                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3239527                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2397250485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    887630512                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1496661863                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2384292375                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2439364341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2338938991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3239527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4781542860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16896                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16896                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          264                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          289                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       835191                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        79090                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         914281                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       835191                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       835191                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       835191                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        79090                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        914281                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30277636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30618556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     17039360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17484864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       473089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              478419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          561                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       266240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             273201                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12976498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1496661863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       835388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3040221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1513513970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1774780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16197637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    842277128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3239527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       809882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            864298954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1774780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29174135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2338938991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3239527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       809882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       835388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3040221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2377812925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    739294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000558295750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          329                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          329                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              862211                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291031                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      478419                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     273201                       # Number of write requests accepted
system.mem_ctrls.readBursts                    478419                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   273201                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17077                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15449636760                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2391920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28007216760                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32295.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58545.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       425                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   446163                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  254369                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                478417                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               273201                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  422705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    878                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        51060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.042146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.186129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.674703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1196      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1180      2.31%      4.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          934      1.83%      6.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          655      1.28%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          796      1.56%      9.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          697      1.37%     10.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          926      1.81%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          816      1.60%     14.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43860     85.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        51060                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1454.106383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    944.301612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            63     19.15%     19.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.61%     19.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.30%     20.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           75     22.80%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.30%     43.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     55.32%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.61%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.30%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           329                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     830.413374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    535.137708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    385.962117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             40     12.16%     12.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      1.52%     13.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      2.43%     16.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      1.22%     17.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.30%     17.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.22%     18.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.30%     19.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.30%     19.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.61%     20.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.30%     20.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.61%     20.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.30%     21.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           40     12.16%     33.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          219     66.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           329                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30616576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17485184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30618556                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17484864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1513.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       864.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1513.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    864.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20230159375                       # Total gap between requests
system.mem_ctrls.avgGap                      26915.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30275396                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     17038336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12976498.090192165226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1496551137.354719400406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 835388.386704991572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3040220.552420343272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1841215.776803995715                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16197637.074289446697                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 842226510.247194051743                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3239527.414857889526                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 809881.853714472381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       473089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          561                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       266240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    238804660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27705575610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19801175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43035315                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19232210130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4330748250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 354872816430                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1364467000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    676828140                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58188.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58563.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     74721.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44781.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34282014.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    845849.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1332905.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1332487.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2643859.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10362362120                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1094310000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8775943130                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1990                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           995                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9622098.869347                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2554467.636140                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          995    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        12750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11986250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             995                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17836672875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9573988375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2720629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2720629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2720629                       # number of overall hits
system.cpu.icache.overall_hits::total         2720629                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          264                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            264                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          264                       # number of overall misses
system.cpu.icache.overall_misses::total           264                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11471250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11471250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11471250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11471250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2720893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2720893                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2720893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2720893                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000097                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43451.704545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43451.704545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43451.704545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43451.704545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11052125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11052125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11052125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11052125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41864.109848                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41864.109848                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41864.109848                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41864.109848                       # average overall mshr miss latency
system.cpu.icache.replacements                     93                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2720629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2720629                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          264                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           264                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11471250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11471250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2720893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2720893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43451.704545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43451.704545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11052125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11052125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41864.109848                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41864.109848                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.621442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5877817                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               529                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11111.185255                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.621442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.841058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.841058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5442050                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5442050                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       260927                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           260927                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       260927                       # number of overall hits
system.cpu.dcache.overall_hits::total          260927                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1220                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1220                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1220                       # number of overall misses
system.cpu.dcache.overall_misses::total          1220                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     94799125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     94799125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     94799125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     94799125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       262147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       262147                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       262147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       262147                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004654                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77704.200820                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77704.200820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77704.200820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77704.200820                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          558                       # number of writebacks
system.cpu.dcache.writebacks::total               558                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          234                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          986                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          986                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          986                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          986                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75623625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75623625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75623625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75623625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22272125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22272125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003761                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003761                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003761                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003761                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76697.388438                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76697.388438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76697.388438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76697.388438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2214.369159                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2214.369159                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    986                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       159105                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          159105                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54436875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54436875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81127.980626                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81127.980626                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53383125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53383125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22272125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22272125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004200                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004200                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79557.563338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79557.563338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21728.902439                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21728.902439                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40362250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40362250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73519.581056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73519.581056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22240500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22240500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003077                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003077                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70604.761905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70604.761905                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       750098                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       750098                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7808198250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7808198250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10409.570816                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10409.570816                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       178286                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       178286                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       571812                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       571812                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7570831043                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7570831043                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13240.070238                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13240.070238                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.425055                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              265252                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1498                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            177.070761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.425055                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7050358                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7050358                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27410661250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
