# axis-interfacer
Extract AXI (Full, Lite and Stream) interfaces from Verilog source files
