vlib work
vlib riviera

vlib riviera/xilinx_vip
vlib riviera/xpm
vlib riviera/lib_pkg_v1_0_2
vlib riviera/fifo_generator_v13_2_7
vlib riviera/lib_fifo_v1_0_16
vlib riviera/lib_srl_fifo_v1_0_2
vlib riviera/lib_cdc_v1_0_2
vlib riviera/axi_datamover_v5_1_29
vlib riviera/axi_sg_v4_1_15
vlib riviera/axi_dma_v7_1_28
vlib riviera/xil_defaultlib
vlib riviera/generic_baseblocks_v2_1_0
vlib riviera/axi_infrastructure_v1_1_0
vlib riviera/axi_register_slice_v2_1_27
vlib riviera/axi_data_fifo_v2_1_26
vlib riviera/axi_crossbar_v2_1_28
vlib riviera/axi_lite_ipif_v3_0_4
vlib riviera/interrupt_control_v3_1_4
vlib riviera/axi_gpio_v2_0_29
vlib riviera/axi_vip_v1_1_13
vlib riviera/processing_system7_vip_v1_0_15
vlib riviera/proc_sys_reset_v5_0_13
vlib riviera/xbip_utils_v3_0_10
vlib riviera/c_reg_fd_v12_0_6
vlib riviera/xbip_dsp48_wrapper_v3_0_4
vlib riviera/xbip_pipe_v3_0_6
vlib riviera/xbip_dsp48_addsub_v3_0_6
vlib riviera/xbip_addsub_v3_0_6
vlib riviera/c_addsub_v12_0_14
vlib riviera/c_gate_bit_v12_0_6
vlib riviera/xbip_counter_v3_0_6
vlib riviera/c_counter_binary_v12_0_15
vlib riviera/axi_utils_v2_0_6
vlib riviera/xbip_bram18k_v3_0_6
vlib riviera/mult_gen_v12_0_18
vlib riviera/floating_point_v7_0_20
vlib riviera/xbip_dsp48_mult_v3_0_6
vlib riviera/xbip_dsp48_multadd_v3_0_6
vlib riviera/div_gen_v5_1_19
vlib riviera/xlconcat_v2_1_4
vlib riviera/xlslice_v1_0_2
vlib riviera/xlconstant_v1_1_7
vlib riviera/gigantic_mux
vlib riviera/cmpy_v6_0_21
vlib riviera/c_mux_bit_v12_0_6
vlib riviera/c_shift_ram_v12_0_14
vlib riviera/xfft_v9_1_8
vlib riviera/axis_infrastructure_v1_1_0
vlib riviera/axis_register_slice_v1_1_27
vlib riviera/axis_dwidth_converter_v1_1_26
vlib riviera/axi_protocol_converter_v2_1_27
vlib riviera/axi_clock_converter_v2_1_26
vlib riviera/blk_mem_gen_v8_4_5
vlib riviera/axi_dwidth_converter_v2_1_27

vmap xilinx_vip riviera/xilinx_vip
vmap xpm riviera/xpm
vmap lib_pkg_v1_0_2 riviera/lib_pkg_v1_0_2
vmap fifo_generator_v13_2_7 riviera/fifo_generator_v13_2_7
vmap lib_fifo_v1_0_16 riviera/lib_fifo_v1_0_16
vmap lib_srl_fifo_v1_0_2 riviera/lib_srl_fifo_v1_0_2
vmap lib_cdc_v1_0_2 riviera/lib_cdc_v1_0_2
vmap axi_datamover_v5_1_29 riviera/axi_datamover_v5_1_29
vmap axi_sg_v4_1_15 riviera/axi_sg_v4_1_15
vmap axi_dma_v7_1_28 riviera/axi_dma_v7_1_28
vmap xil_defaultlib riviera/xil_defaultlib
vmap generic_baseblocks_v2_1_0 riviera/generic_baseblocks_v2_1_0
vmap axi_infrastructure_v1_1_0 riviera/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_27 riviera/axi_register_slice_v2_1_27
vmap axi_data_fifo_v2_1_26 riviera/axi_data_fifo_v2_1_26
vmap axi_crossbar_v2_1_28 riviera/axi_crossbar_v2_1_28
vmap axi_lite_ipif_v3_0_4 riviera/axi_lite_ipif_v3_0_4
vmap interrupt_control_v3_1_4 riviera/interrupt_control_v3_1_4
vmap axi_gpio_v2_0_29 riviera/axi_gpio_v2_0_29
vmap axi_vip_v1_1_13 riviera/axi_vip_v1_1_13
vmap processing_system7_vip_v1_0_15 riviera/processing_system7_vip_v1_0_15
vmap proc_sys_reset_v5_0_13 riviera/proc_sys_reset_v5_0_13
vmap xbip_utils_v3_0_10 riviera/xbip_utils_v3_0_10
vmap c_reg_fd_v12_0_6 riviera/c_reg_fd_v12_0_6
vmap xbip_dsp48_wrapper_v3_0_4 riviera/xbip_dsp48_wrapper_v3_0_4
vmap xbip_pipe_v3_0_6 riviera/xbip_pipe_v3_0_6
vmap xbip_dsp48_addsub_v3_0_6 riviera/xbip_dsp48_addsub_v3_0_6
vmap xbip_addsub_v3_0_6 riviera/xbip_addsub_v3_0_6
vmap c_addsub_v12_0_14 riviera/c_addsub_v12_0_14
vmap c_gate_bit_v12_0_6 riviera/c_gate_bit_v12_0_6
vmap xbip_counter_v3_0_6 riviera/xbip_counter_v3_0_6
vmap c_counter_binary_v12_0_15 riviera/c_counter_binary_v12_0_15
vmap axi_utils_v2_0_6 riviera/axi_utils_v2_0_6
vmap xbip_bram18k_v3_0_6 riviera/xbip_bram18k_v3_0_6
vmap mult_gen_v12_0_18 riviera/mult_gen_v12_0_18
vmap floating_point_v7_0_20 riviera/floating_point_v7_0_20
vmap xbip_dsp48_mult_v3_0_6 riviera/xbip_dsp48_mult_v3_0_6
vmap xbip_dsp48_multadd_v3_0_6 riviera/xbip_dsp48_multadd_v3_0_6
vmap div_gen_v5_1_19 riviera/div_gen_v5_1_19
vmap xlconcat_v2_1_4 riviera/xlconcat_v2_1_4
vmap xlslice_v1_0_2 riviera/xlslice_v1_0_2
vmap xlconstant_v1_1_7 riviera/xlconstant_v1_1_7
vmap gigantic_mux riviera/gigantic_mux
vmap cmpy_v6_0_21 riviera/cmpy_v6_0_21
vmap c_mux_bit_v12_0_6 riviera/c_mux_bit_v12_0_6
vmap c_shift_ram_v12_0_14 riviera/c_shift_ram_v12_0_14
vmap xfft_v9_1_8 riviera/xfft_v9_1_8
vmap axis_infrastructure_v1_1_0 riviera/axis_infrastructure_v1_1_0
vmap axis_register_slice_v1_1_27 riviera/axis_register_slice_v1_1_27
vmap axis_dwidth_converter_v1_1_26 riviera/axis_dwidth_converter_v1_1_26
vmap axi_protocol_converter_v2_1_27 riviera/axi_protocol_converter_v2_1_27
vmap axi_clock_converter_v2_1_26 riviera/axi_clock_converter_v2_1_26
vmap blk_mem_gen_v8_4_5 riviera/blk_mem_gen_v8_4_5
vmap axi_dwidth_converter_v2_1_27 riviera/axi_dwidth_converter_v2_1_27

vlog -work xilinx_vip  -sv2k12 "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -sv2k12 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93  \
"/home/skltmw05/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd" \

vcom -work lib_pkg_v1_0_2 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vlog -work fifo_generator_v13_2_7  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_7 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_7  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \

vcom -work lib_fifo_v1_0_16 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_2 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work lib_cdc_v1_0_2 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_29 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vcom -work axi_sg_v4_1_15 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd" \

vcom -work axi_dma_v7_1_28 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Zed_v1/ip/Zed_v1_axi_dma_0_0/sim/Zed_v1_axi_dma_0_0.vhd" \

vlog -work generic_baseblocks_v2_1_0  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_infrastructure_v1_1_0  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_27  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_26  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_28  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/Zed_v1/ip/Zed_v1_xbar_0/sim/Zed_v1_xbar_0.v" \
"../../../bd/Zed_v1/ipshared/bb0e/src/PL_SPI.v" \
"../../../bd/Zed_v1/ipshared/bb0e/hdl/PL_SPI_ADAR_v1_0_S00_AXI.v" \
"../../../bd/Zed_v1/ipshared/bb0e/hdl/PL_SPI_ADAR_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_PL_SPI_ADAR_v1_0_0_0/sim/Zed_v1_PL_SPI_ADAR_v1_0_0_0.v" \
"../../../bd/Zed_v1/ipshared/2fc8/src/PL_SPI_9910.v" \
"../../../bd/Zed_v1/ipshared/2fc8/hdl/PL_SPI_DDS_v1_0_S00_AXI.v" \
"../../../bd/Zed_v1/ipshared/2fc8/hdl/PL_SPI_DDS_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_PL_SPI_DDS_v1_0_0_0/sim/Zed_v1_PL_SPI_DDS_v1_0_0_0.v" \
"../../../bd/Zed_v1/ipshared/28af/src/PL_SPI.v" \
"../../../bd/Zed_v1/ipshared/28af/hdl/PL_SPI_ADF4159_v1_0_S00_AXI.v" \
"../../../bd/Zed_v1/ipshared/28af/hdl/PL_SPI_ADF4159_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_PL_SPI_ADF4159_v1_0_0_0/sim/Zed_v1_PL_SPI_ADF4159_v1_0_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_ila_0_0/sim/Zed_v1_ila_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_ila_3_0/sim/Zed_v1_ila_3_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_ila_4_0/sim/Zed_v1_ila_4_0.v" \

vcom -work axi_lite_ipif_v3_0_4 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work interrupt_control_v3_1_4 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_gpio_v2_0_29 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Zed_v1/ip/Zed_v1_axi_gpio_0_0/sim/Zed_v1_axi_gpio_0_0.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0.v" \

vlog -work axi_vip_v1_1_13  -sv2k12 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work processing_system7_vip_v1_0_15  -sv2k12 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/Zed_v1/ip/Zed_v1_processing_system7_0_0/sim/Zed_v1_processing_system7_0_0.v" \

vcom -work proc_sys_reset_v5_0_13 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Zed_v1/ip/Zed_v1_rst_ps7_0_100M_0/sim/Zed_v1_rst_ps7_0_100M_0.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_rst_ps7_0_100M_1/sim/Zed_v1_rst_ps7_0_100M_1.vhd" \

vcom -work xbip_utils_v3_0_10 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i0/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work c_reg_fd_v12_0_6 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_4 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_6 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_6 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_addsub_v3_0_6 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vcom -work c_addsub_v12_0_14 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i0/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i0/sim/vicfar_c_addsub_v12_0_i0.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i1/sim/vicfar_c_addsub_v12_0_i1.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i2/sim/vicfar_c_addsub_v12_0_i2.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i3/sim/vicfar_c_addsub_v12_0_i3.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i4/sim/vicfar_c_addsub_v12_0_i4.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i5/sim/vicfar_c_addsub_v12_0_i5.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i6/sim/vicfar_c_addsub_v12_0_i6.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i7/sim/vicfar_c_addsub_v12_0_i7.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_addsub_v12_0_i8/sim/vicfar_c_addsub_v12_0_i8.vhd" \

vcom -work c_gate_bit_v12_0_6 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_counter_binary_v12_0_i0/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \

vcom -work xbip_counter_v3_0_6 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_counter_binary_v12_0_i0/hdl/xbip_counter_v3_0_vh_rfs.vhd" \

vcom -work c_counter_binary_v12_0_15 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_counter_binary_v12_0_i0/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_c_counter_binary_v12_0_i0/sim/vicfar_c_counter_binary_v12_0_i0.vhd" \

vcom -work axi_utils_v2_0_6 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_div_gen_v5_1_i0/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vcom -work xbip_bram18k_v3_0_6 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_div_gen_v5_1_i0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vcom -work mult_gen_v12_0_18 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_div_gen_v5_1_i0/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vcom -work floating_point_v7_0_20 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_div_gen_v5_1_i0/hdl/floating_point_v7_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_mult_v3_0_6 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_div_gen_v5_1_i0/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_multadd_v3_0_6 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_div_gen_v5_1_i0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \

vcom -work div_gen_v5_1_19 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_div_gen_v5_1_i0/hdl/div_gen_v5_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_div_gen_v5_1_i0/sim/vicfar_div_gen_v5_1_i0.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_div_gen_v5_1_i1/sim/vicfar_div_gen_v5_1_i1.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_div_gen_v5_1_i2/sim/vicfar_div_gen_v5_1_i2.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_div_gen_v5_1_i3/sim/vicfar_div_gen_v5_1_i3.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_mult_gen_v12_0_i0/sim/vicfar_mult_gen_v12_0_i0.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_mult_gen_v12_0_i1/sim/vicfar_mult_gen_v12_0_i1.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_mult_gen_v12_0_i2/sim/vicfar_mult_gen_v12_0_i2.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_mult_gen_v12_0_i3/sim/vicfar_mult_gen_v12_0_i3.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_mult_gen_v12_0_i4/sim/vicfar_mult_gen_v12_0_i4.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_mult_gen_v12_0_i5/sim/vicfar_mult_gen_v12_0_i5.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/vicfar_mult_gen_v12_0_i6/sim/vicfar_mult_gen_v12_0_i6.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl/synth_reg.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl/synth_reg_w_init.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl/convert_type.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl/xlclockdriver_rd.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl/vicfar_entity_declarations.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl/vicfar.v" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/sim/Zed_v1_VICFAR_1_0.v" \
"../../../bd/Zed_v1/ipshared/079e/src/PL_ADC.v" \
"../../../bd/Zed_v1/ipshared/079e/src/PL_SPI_41B29.v" \
"../../../bd/Zed_v1/ipshared/079e/src/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS.v" \
"../../../bd/Zed_v1/ipshared/079e/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v" \
"../../../bd/Zed_v1/ipshared/079e/src/PL_SPI_ADC_MasterStream_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_PL_SPI_ADC_MasterStr_0_0/sim/Zed_v1_PL_SPI_ADC_MasterStr_0_0.v" \
"../../../bd/Zed_v1/ipshared/8711/hdl/PL_IO_TriggerCtrl_v1_0_S00_AXI.v" \
"../../../bd/Zed_v1/ipshared/8711/hdl/PL_IO_TriggerCtrl_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_PL_IO_TriggerCtrl_v1_0_0/sim/Zed_v1_PL_IO_TriggerCtrl_v1_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_2718_ila_lib_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_0_0/bd_0/sim/bd_2718.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_0_0/sim/Zed_v1_system_ila_0_0.v" \

vlog -work xlconcat_v2_1_4  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/Zed_v1/ip/Zed_v1_xlconcat_0_0/sim/Zed_v1_xlconcat_0_0.v" \

vlog -work xlslice_v1_0_2  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/Zed_v1/ip/Zed_v1_xlslice_0_0/sim/Zed_v1_xlslice_0_0.v" \

vlog -work xlconstant_v1_1_7  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/Zed_v1/ip/Zed_v1_xlconstant_0_0/sim/Zed_v1_xlconstant_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_xlconcat_0_1/sim/Zed_v1_xlconcat_0_1.v" \
"../../../bd/Zed_v1/ip/Zed_v1_xlslice_0_1/sim/Zed_v1_xlslice_0_1.v" \
"../../../bd/Zed_v1/ip/Zed_v1_xlconstant_0_1/sim/Zed_v1_xlconstant_0_1.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_1_0/bd_0/ip/ip_0/sim/bd_e749_ila_lib_0.v" \

vlog -work gigantic_mux  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/e87a/hdl/gigantic_mux_v1_0_cntr.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_1_0/bd_0/ip/ip_1/bd_e749_g_inst_0_gigantic_mux.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_1_0/bd_0/ip/ip_1/sim/bd_e749_g_inst_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_1_0/bd_0/sim/bd_e749.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_1_0/sim/Zed_v1_system_ila_1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_2_0/bd_0/ip/ip_0/sim/bd_e7b9_ila_lib_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_2_0/bd_0/ip/ip_1/bd_e7b9_g_inst_0_gigantic_mux.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_2_0/bd_0/ip/ip_1/sim/bd_e7b9_g_inst_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_2_0/bd_0/sim/bd_e7b9.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_2_0/sim/Zed_v1_system_ila_2_0.v" \

vcom -work xil_defaultlib -93  \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_c_addsub_v12_0_i0/sim/mft_overlap_add_2022_c_addsub_v12_0_i0.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_c_addsub_v12_0_i1/sim/mft_overlap_add_2022_c_addsub_v12_0_i1.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_c_addsub_v12_0_i2/sim/mft_overlap_add_2022_c_addsub_v12_0_i2.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_c_addsub_v12_0_i3/sim/mft_overlap_add_2022_c_addsub_v12_0_i3.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_c_addsub_v12_0_i4/sim/mft_overlap_add_2022_c_addsub_v12_0_i4.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_c_counter_binary_v12_0_i0/sim/mft_overlap_add_2022_c_counter_binary_v12_0_i0.vhd" \

vcom -work cmpy_v6_0_21 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_cmpy_v6_0_i0/hdl/cmpy_v6_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_cmpy_v6_0_i0/sim/mft_overlap_add_2022_cmpy_v6_0_i0.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_mult_gen_v12_0_i0/sim/mft_overlap_add_2022_mult_gen_v12_0_i0.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_mult_gen_v12_0_i1/sim/mft_overlap_add_2022_mult_gen_v12_0_i1.vhd" \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_mult_gen_v12_0_i2/sim/mft_overlap_add_2022_mult_gen_v12_0_i2.vhd" \

vcom -work c_mux_bit_v12_0_6 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_xfft_v9_1_i0/hdl/c_mux_bit_v12_0_vh_rfs.vhd" \

vcom -work c_shift_ram_v12_0_14 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_xfft_v9_1_i0/hdl/c_shift_ram_v12_0_vh_rfs.vhd" \

vcom -work xfft_v9_1_8 -93  \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_xfft_v9_1_i0/hdl/xfft_v9_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/mft_overlap_add_2022_xfft_v9_1_i0/sim/mft_overlap_add_2022_xfft_v9_1_i0.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl/mft_overlap_add_2022_entity_declarations.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl/mft_overlap_add_2022.v" \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/sim/Zed_v1_mf_fft_overlap_add_0_0.v" \

vlog -work axis_infrastructure_v1_1_0  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

vlog -work axis_register_slice_v1_1_27  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/6ba3/hdl/axis_register_slice_v1_1_vl_rfs.v" \

vlog -work axis_dwidth_converter_v1_1_26  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f536/hdl/axis_dwidth_converter_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/Zed_v1/ip/Zed_v1_axis_dwidth_converter_0_1/sim/Zed_v1_axis_dwidth_converter_0_1.v" \
"../../../bd/Zed_v1/ip/Zed_v1_axis_dwidth_converter_0_2/sim/Zed_v1_axis_dwidth_converter_0_2.v" \

vlog -work axi_protocol_converter_v2_1_27  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/Zed_v1/ip/Zed_v1_auto_pc_0/sim/Zed_v1_auto_pc_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_auto_pc_1/sim/Zed_v1_auto_pc_1.v" \

vlog -work axi_clock_converter_v2_1_26  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b8be/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

vlog -work blk_mem_gen_v8_4_5  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \

vlog -work axi_dwidth_converter_v2_1_27  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" "+incdir+../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" "+incdir+/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/Zed_v1/ip/Zed_v1_auto_us_0/sim/Zed_v1_auto_us_0.v" \
"../../../bd/Zed_v1/sim/Zed_v1.v" \

vlog -work xil_defaultlib \
"glbl.v"

