#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf82170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf82300 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xf732d0 .functor NOT 1, L_0xfe0dc0, C4<0>, C4<0>, C4<0>;
L_0xfe0ba0 .functor XOR 2, L_0xfe0a60, L_0xfe0b00, C4<00>, C4<00>;
L_0xfe0cb0 .functor XOR 2, L_0xfe0ba0, L_0xfe0c10, C4<00>, C4<00>;
v0xfd7ef0_0 .net *"_ivl_10", 1 0, L_0xfe0c10;  1 drivers
v0xfd7ff0_0 .net *"_ivl_12", 1 0, L_0xfe0cb0;  1 drivers
v0xfd80d0_0 .net *"_ivl_2", 1 0, L_0xfdb260;  1 drivers
v0xfd8190_0 .net *"_ivl_4", 1 0, L_0xfe0a60;  1 drivers
v0xfd8270_0 .net *"_ivl_6", 1 0, L_0xfe0b00;  1 drivers
v0xfd83a0_0 .net *"_ivl_8", 1 0, L_0xfe0ba0;  1 drivers
v0xfd8480_0 .net "a", 0 0, v0xfd2750_0;  1 drivers
v0xfd8520_0 .net "b", 0 0, v0xfd27f0_0;  1 drivers
v0xfd85c0_0 .net "c", 0 0, v0xfd2890_0;  1 drivers
v0xfd8660_0 .var "clk", 0 0;
v0xfd8700_0 .net "d", 0 0, v0xfd29d0_0;  1 drivers
v0xfd87a0_0 .net "out_pos_dut", 0 0, L_0xfe0900;  1 drivers
v0xfd8840_0 .net "out_pos_ref", 0 0, L_0xfd9d70;  1 drivers
v0xfd88e0_0 .net "out_sop_dut", 0 0, L_0xfdae00;  1 drivers
v0xfd8980_0 .net "out_sop_ref", 0 0, L_0xfacf00;  1 drivers
v0xfd8a20_0 .var/2u "stats1", 223 0;
v0xfd8ac0_0 .var/2u "strobe", 0 0;
v0xfd8b60_0 .net "tb_match", 0 0, L_0xfe0dc0;  1 drivers
v0xfd8c30_0 .net "tb_mismatch", 0 0, L_0xf732d0;  1 drivers
v0xfd8cd0_0 .net "wavedrom_enable", 0 0, v0xfd2ca0_0;  1 drivers
v0xfd8da0_0 .net "wavedrom_title", 511 0, v0xfd2d40_0;  1 drivers
L_0xfdb260 .concat [ 1 1 0 0], L_0xfd9d70, L_0xfacf00;
L_0xfe0a60 .concat [ 1 1 0 0], L_0xfd9d70, L_0xfacf00;
L_0xfe0b00 .concat [ 1 1 0 0], L_0xfe0900, L_0xfdae00;
L_0xfe0c10 .concat [ 1 1 0 0], L_0xfd9d70, L_0xfacf00;
L_0xfe0dc0 .cmp/eeq 2, L_0xfdb260, L_0xfe0cb0;
S_0xf82490 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xf82300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf736b0 .functor AND 1, v0xfd2890_0, v0xfd29d0_0, C4<1>, C4<1>;
L_0xf73a90 .functor NOT 1, v0xfd2750_0, C4<0>, C4<0>, C4<0>;
L_0xf73e70 .functor NOT 1, v0xfd27f0_0, C4<0>, C4<0>, C4<0>;
L_0xf740f0 .functor AND 1, L_0xf73a90, L_0xf73e70, C4<1>, C4<1>;
L_0xf8cd00 .functor AND 1, L_0xf740f0, v0xfd2890_0, C4<1>, C4<1>;
L_0xfacf00 .functor OR 1, L_0xf736b0, L_0xf8cd00, C4<0>, C4<0>;
L_0xfd91f0 .functor NOT 1, v0xfd27f0_0, C4<0>, C4<0>, C4<0>;
L_0xfd9260 .functor OR 1, L_0xfd91f0, v0xfd29d0_0, C4<0>, C4<0>;
L_0xfd9370 .functor AND 1, v0xfd2890_0, L_0xfd9260, C4<1>, C4<1>;
L_0xfd9430 .functor NOT 1, v0xfd2750_0, C4<0>, C4<0>, C4<0>;
L_0xfd9500 .functor OR 1, L_0xfd9430, v0xfd27f0_0, C4<0>, C4<0>;
L_0xfd9570 .functor AND 1, L_0xfd9370, L_0xfd9500, C4<1>, C4<1>;
L_0xfd96f0 .functor NOT 1, v0xfd27f0_0, C4<0>, C4<0>, C4<0>;
L_0xfd9760 .functor OR 1, L_0xfd96f0, v0xfd29d0_0, C4<0>, C4<0>;
L_0xfd9680 .functor AND 1, v0xfd2890_0, L_0xfd9760, C4<1>, C4<1>;
L_0xfd98f0 .functor NOT 1, v0xfd2750_0, C4<0>, C4<0>, C4<0>;
L_0xfd99f0 .functor OR 1, L_0xfd98f0, v0xfd29d0_0, C4<0>, C4<0>;
L_0xfd9ab0 .functor AND 1, L_0xfd9680, L_0xfd99f0, C4<1>, C4<1>;
L_0xfd9c60 .functor XNOR 1, L_0xfd9570, L_0xfd9ab0, C4<0>, C4<0>;
v0xf72c00_0 .net *"_ivl_0", 0 0, L_0xf736b0;  1 drivers
v0xf73000_0 .net *"_ivl_12", 0 0, L_0xfd91f0;  1 drivers
v0xf733e0_0 .net *"_ivl_14", 0 0, L_0xfd9260;  1 drivers
v0xf737c0_0 .net *"_ivl_16", 0 0, L_0xfd9370;  1 drivers
v0xf73ba0_0 .net *"_ivl_18", 0 0, L_0xfd9430;  1 drivers
v0xf73f80_0 .net *"_ivl_2", 0 0, L_0xf73a90;  1 drivers
v0xf74200_0 .net *"_ivl_20", 0 0, L_0xfd9500;  1 drivers
v0xfd0cc0_0 .net *"_ivl_24", 0 0, L_0xfd96f0;  1 drivers
v0xfd0da0_0 .net *"_ivl_26", 0 0, L_0xfd9760;  1 drivers
v0xfd0e80_0 .net *"_ivl_28", 0 0, L_0xfd9680;  1 drivers
v0xfd0f60_0 .net *"_ivl_30", 0 0, L_0xfd98f0;  1 drivers
v0xfd1040_0 .net *"_ivl_32", 0 0, L_0xfd99f0;  1 drivers
v0xfd1120_0 .net *"_ivl_36", 0 0, L_0xfd9c60;  1 drivers
L_0x7ff3e76ee018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xfd11e0_0 .net *"_ivl_38", 0 0, L_0x7ff3e76ee018;  1 drivers
v0xfd12c0_0 .net *"_ivl_4", 0 0, L_0xf73e70;  1 drivers
v0xfd13a0_0 .net *"_ivl_6", 0 0, L_0xf740f0;  1 drivers
v0xfd1480_0 .net *"_ivl_8", 0 0, L_0xf8cd00;  1 drivers
v0xfd1560_0 .net "a", 0 0, v0xfd2750_0;  alias, 1 drivers
v0xfd1620_0 .net "b", 0 0, v0xfd27f0_0;  alias, 1 drivers
v0xfd16e0_0 .net "c", 0 0, v0xfd2890_0;  alias, 1 drivers
v0xfd17a0_0 .net "d", 0 0, v0xfd29d0_0;  alias, 1 drivers
v0xfd1860_0 .net "out_pos", 0 0, L_0xfd9d70;  alias, 1 drivers
v0xfd1920_0 .net "out_sop", 0 0, L_0xfacf00;  alias, 1 drivers
v0xfd19e0_0 .net "pos0", 0 0, L_0xfd9570;  1 drivers
v0xfd1aa0_0 .net "pos1", 0 0, L_0xfd9ab0;  1 drivers
L_0xfd9d70 .functor MUXZ 1, L_0x7ff3e76ee018, L_0xfd9570, L_0xfd9c60, C4<>;
S_0xfd1c20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xf82300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xfd2750_0 .var "a", 0 0;
v0xfd27f0_0 .var "b", 0 0;
v0xfd2890_0 .var "c", 0 0;
v0xfd2930_0 .net "clk", 0 0, v0xfd8660_0;  1 drivers
v0xfd29d0_0 .var "d", 0 0;
v0xfd2ac0_0 .var/2u "fail", 0 0;
v0xfd2b60_0 .var/2u "fail1", 0 0;
v0xfd2c00_0 .net "tb_match", 0 0, L_0xfe0dc0;  alias, 1 drivers
v0xfd2ca0_0 .var "wavedrom_enable", 0 0;
v0xfd2d40_0 .var "wavedrom_title", 511 0;
E_0xf80ae0/0 .event negedge, v0xfd2930_0;
E_0xf80ae0/1 .event posedge, v0xfd2930_0;
E_0xf80ae0 .event/or E_0xf80ae0/0, E_0xf80ae0/1;
S_0xfd1f50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xfd1c20;
 .timescale -12 -12;
v0xfd2190_0 .var/2s "i", 31 0;
E_0xf80980 .event posedge, v0xfd2930_0;
S_0xfd2290 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xfd1c20;
 .timescale -12 -12;
v0xfd2490_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfd2570 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xfd1c20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfd2f20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xf82300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xfd9f20 .functor NOT 1, v0xfd27f0_0, C4<0>, C4<0>, C4<0>;
L_0xfda0c0 .functor AND 1, v0xfd2750_0, L_0xfd9f20, C4<1>, C4<1>;
L_0xfda1a0 .functor NOT 1, v0xfd2890_0, C4<0>, C4<0>, C4<0>;
L_0xfda320 .functor AND 1, L_0xfda0c0, L_0xfda1a0, C4<1>, C4<1>;
L_0xfda460 .functor AND 1, L_0xfda320, v0xfd29d0_0, C4<1>, C4<1>;
L_0xfda630 .functor NOT 1, v0xfd2750_0, C4<0>, C4<0>, C4<0>;
L_0xfda7f0 .functor AND 1, L_0xfda630, v0xfd27f0_0, C4<1>, C4<1>;
L_0xfda8b0 .functor AND 1, L_0xfda7f0, v0xfd2890_0, C4<1>, C4<1>;
L_0xfda9c0 .functor AND 1, L_0xfda8b0, v0xfd29d0_0, C4<1>, C4<1>;
L_0xfdaa80 .functor OR 1, L_0xfda460, L_0xfda9c0, C4<0>, C4<0>;
L_0xfdabf0 .functor AND 1, v0xfd2750_0, v0xfd27f0_0, C4<1>, C4<1>;
L_0xfdac60 .functor AND 1, L_0xfdabf0, v0xfd2890_0, C4<1>, C4<1>;
L_0xfdad40 .functor AND 1, L_0xfdac60, v0xfd29d0_0, C4<1>, C4<1>;
L_0xfdae00 .functor OR 1, L_0xfdaa80, L_0xfdad40, C4<0>, C4<0>;
L_0xfdacd0 .functor NOT 1, v0xfd2750_0, C4<0>, C4<0>, C4<0>;
L_0xfdafe0 .functor NOT 1, v0xfd27f0_0, C4<0>, C4<0>, C4<0>;
L_0xfdb0e0 .functor OR 1, L_0xfdacd0, L_0xfdafe0, C4<0>, C4<0>;
L_0xfdb1f0 .functor NOT 1, v0xfd2890_0, C4<0>, C4<0>, C4<0>;
L_0xfdb300 .functor OR 1, L_0xfdb0e0, L_0xfdb1f0, C4<0>, C4<0>;
L_0xfdb410 .functor NOT 1, v0xfd29d0_0, C4<0>, C4<0>, C4<0>;
L_0xfdb530 .functor OR 1, L_0xfdb300, L_0xfdb410, C4<0>, C4<0>;
L_0xfdb640 .functor NOT 1, v0xfd27f0_0, C4<0>, C4<0>, C4<0>;
L_0xfdb770 .functor OR 1, v0xfd2750_0, L_0xfdb640, C4<0>, C4<0>;
L_0xfdb830 .functor NOT 1, v0xfd2890_0, C4<0>, C4<0>, C4<0>;
L_0xfdb970 .functor OR 1, L_0xfdb770, L_0xfdb830, C4<0>, C4<0>;
L_0xfdba80 .functor NOT 1, v0xfd29d0_0, C4<0>, C4<0>, C4<0>;
L_0xfdbbd0 .functor OR 1, L_0xfdb970, L_0xfdba80, C4<0>, C4<0>;
L_0xfdbce0 .functor AND 1, L_0xfdb530, L_0xfdbbd0, C4<1>, C4<1>;
L_0xfdbee0 .functor NOT 1, v0xfd2750_0, C4<0>, C4<0>, C4<0>;
L_0xfdbf50 .functor OR 1, L_0xfdbee0, v0xfd27f0_0, C4<0>, C4<0>;
L_0xfdc110 .functor NOT 1, v0xfd2890_0, C4<0>, C4<0>, C4<0>;
L_0xfdc180 .functor OR 1, L_0xfdbf50, L_0xfdc110, C4<0>, C4<0>;
L_0xfdc3a0 .functor NOT 1, v0xfd29d0_0, C4<0>, C4<0>, C4<0>;
L_0xfdc410 .functor OR 1, L_0xfdc180, L_0xfdc3a0, C4<0>, C4<0>;
L_0xfdc640 .functor AND 1, L_0xfdbce0, L_0xfdc410, C4<1>, C4<1>;
L_0xfdc750 .functor OR 1, v0xfd2750_0, v0xfd27f0_0, C4<0>, C4<0>;
L_0xfdc8f0 .functor NOT 1, v0xfd2890_0, C4<0>, C4<0>, C4<0>;
L_0xfdc960 .functor OR 1, L_0xfdc750, L_0xfdc8f0, C4<0>, C4<0>;
L_0xfdc7c0 .functor NOT 1, v0xfd29d0_0, C4<0>, C4<0>, C4<0>;
L_0xfdc830 .functor OR 1, L_0xfdc960, L_0xfdc7c0, C4<0>, C4<0>;
L_0xfdcd50 .functor AND 1, L_0xfdc640, L_0xfdc830, C4<1>, C4<1>;
L_0xfdce60 .functor NOT 1, v0xfd2750_0, C4<0>, C4<0>, C4<0>;
L_0xfdd030 .functor NOT 1, v0xfd27f0_0, C4<0>, C4<0>, C4<0>;
L_0xfdd0a0 .functor OR 1, L_0xfdce60, L_0xfdd030, C4<0>, C4<0>;
L_0xfdd320 .functor OR 1, L_0xfdd0a0, v0xfd2890_0, C4<0>, C4<0>;
L_0xfdd3e0 .functor NOT 1, v0xfd29d0_0, C4<0>, C4<0>, C4<0>;
L_0xfdd5d0 .functor OR 1, L_0xfdd320, L_0xfdd3e0, C4<0>, C4<0>;
L_0xfdd6e0 .functor AND 1, L_0xfdcd50, L_0xfdd5d0, C4<1>, C4<1>;
L_0xfdd980 .functor NOT 1, v0xfd2750_0, C4<0>, C4<0>, C4<0>;
L_0xfdd9f0 .functor OR 1, L_0xfdd980, v0xfd27f0_0, C4<0>, C4<0>;
L_0xfddc50 .functor OR 1, L_0xfdd9f0, v0xfd2890_0, C4<0>, C4<0>;
L_0xfddf20 .functor NOT 1, v0xfd29d0_0, C4<0>, C4<0>, C4<0>;
L_0xfde350 .functor OR 1, L_0xfddc50, L_0xfddf20, C4<0>, C4<0>;
L_0xfde460 .functor AND 1, L_0xfdd6e0, L_0xfde350, C4<1>, C4<1>;
L_0xfde730 .functor NOT 1, v0xfd27f0_0, C4<0>, C4<0>, C4<0>;
L_0xfde7a0 .functor OR 1, v0xfd2750_0, L_0xfde730, C4<0>, C4<0>;
L_0xfdec40 .functor OR 1, L_0xfde7a0, v0xfd2890_0, C4<0>, C4<0>;
L_0xfded00 .functor NOT 1, v0xfd29d0_0, C4<0>, C4<0>, C4<0>;
L_0xfdef50 .functor OR 1, L_0xfdec40, L_0xfded00, C4<0>, C4<0>;
L_0xfdf060 .functor AND 1, L_0xfde460, L_0xfdef50, C4<1>, C4<1>;
L_0xfdf360 .functor NOT 1, v0xfd2750_0, C4<0>, C4<0>, C4<0>;
L_0xfdf3d0 .functor NOT 1, v0xfd27f0_0, C4<0>, C4<0>, C4<0>;
L_0xfdf640 .functor OR 1, L_0xfdf360, L_0xfdf3d0, C4<0>, C4<0>;
L_0xfdf750 .functor NOT 1, v0xfd2890_0, C4<0>, C4<0>, C4<0>;
L_0xfdf9d0 .functor OR 1, L_0xfdf640, L_0xfdf750, C4<0>, C4<0>;
L_0xfdfae0 .functor OR 1, L_0xfdf9d0, v0xfd29d0_0, C4<0>, C4<0>;
L_0xfdfdc0 .functor AND 1, L_0xfdf060, L_0xfdfae0, C4<1>, C4<1>;
L_0xfdfed0 .functor NOT 1, v0xfd27f0_0, C4<0>, C4<0>, C4<0>;
L_0xfe0170 .functor OR 1, v0xfd2750_0, L_0xfdfed0, C4<0>, C4<0>;
L_0xfe0230 .functor NOT 1, v0xfd2890_0, C4<0>, C4<0>, C4<0>;
L_0xfe04e0 .functor OR 1, L_0xfe0170, L_0xfe0230, C4<0>, C4<0>;
L_0xfe05f0 .functor OR 1, L_0xfe04e0, v0xfd29d0_0, C4<0>, C4<0>;
L_0xfe0900 .functor AND 1, L_0xfdfdc0, L_0xfe05f0, C4<1>, C4<1>;
v0xfd30e0_0 .net *"_ivl_0", 0 0, L_0xfd9f20;  1 drivers
v0xfd31c0_0 .net *"_ivl_10", 0 0, L_0xfda630;  1 drivers
v0xfd32a0_0 .net *"_ivl_100", 0 0, L_0xfddc50;  1 drivers
v0xfd3390_0 .net *"_ivl_102", 0 0, L_0xfddf20;  1 drivers
v0xfd3470_0 .net *"_ivl_104", 0 0, L_0xfde350;  1 drivers
v0xfd35a0_0 .net *"_ivl_106", 0 0, L_0xfde460;  1 drivers
v0xfd3680_0 .net *"_ivl_108", 0 0, L_0xfde730;  1 drivers
v0xfd3760_0 .net *"_ivl_110", 0 0, L_0xfde7a0;  1 drivers
v0xfd3840_0 .net *"_ivl_112", 0 0, L_0xfdec40;  1 drivers
v0xfd39b0_0 .net *"_ivl_114", 0 0, L_0xfded00;  1 drivers
v0xfd3a90_0 .net *"_ivl_116", 0 0, L_0xfdef50;  1 drivers
v0xfd3b70_0 .net *"_ivl_118", 0 0, L_0xfdf060;  1 drivers
v0xfd3c50_0 .net *"_ivl_12", 0 0, L_0xfda7f0;  1 drivers
v0xfd3d30_0 .net *"_ivl_120", 0 0, L_0xfdf360;  1 drivers
v0xfd3e10_0 .net *"_ivl_122", 0 0, L_0xfdf3d0;  1 drivers
v0xfd3ef0_0 .net *"_ivl_124", 0 0, L_0xfdf640;  1 drivers
v0xfd3fd0_0 .net *"_ivl_126", 0 0, L_0xfdf750;  1 drivers
v0xfd41c0_0 .net *"_ivl_128", 0 0, L_0xfdf9d0;  1 drivers
v0xfd42a0_0 .net *"_ivl_130", 0 0, L_0xfdfae0;  1 drivers
v0xfd4380_0 .net *"_ivl_132", 0 0, L_0xfdfdc0;  1 drivers
v0xfd4460_0 .net *"_ivl_134", 0 0, L_0xfdfed0;  1 drivers
v0xfd4540_0 .net *"_ivl_136", 0 0, L_0xfe0170;  1 drivers
v0xfd4620_0 .net *"_ivl_138", 0 0, L_0xfe0230;  1 drivers
v0xfd4700_0 .net *"_ivl_14", 0 0, L_0xfda8b0;  1 drivers
v0xfd47e0_0 .net *"_ivl_140", 0 0, L_0xfe04e0;  1 drivers
v0xfd48c0_0 .net *"_ivl_142", 0 0, L_0xfe05f0;  1 drivers
v0xfd49a0_0 .net *"_ivl_16", 0 0, L_0xfda9c0;  1 drivers
v0xfd4a80_0 .net *"_ivl_18", 0 0, L_0xfdaa80;  1 drivers
v0xfd4b60_0 .net *"_ivl_2", 0 0, L_0xfda0c0;  1 drivers
v0xfd4c40_0 .net *"_ivl_20", 0 0, L_0xfdabf0;  1 drivers
v0xfd4d20_0 .net *"_ivl_22", 0 0, L_0xfdac60;  1 drivers
v0xfd4e00_0 .net *"_ivl_24", 0 0, L_0xfdad40;  1 drivers
v0xfd4ee0_0 .net *"_ivl_28", 0 0, L_0xfdacd0;  1 drivers
v0xfd51d0_0 .net *"_ivl_30", 0 0, L_0xfdafe0;  1 drivers
v0xfd52b0_0 .net *"_ivl_32", 0 0, L_0xfdb0e0;  1 drivers
v0xfd5390_0 .net *"_ivl_34", 0 0, L_0xfdb1f0;  1 drivers
v0xfd5470_0 .net *"_ivl_36", 0 0, L_0xfdb300;  1 drivers
v0xfd5550_0 .net *"_ivl_38", 0 0, L_0xfdb410;  1 drivers
v0xfd5630_0 .net *"_ivl_4", 0 0, L_0xfda1a0;  1 drivers
v0xfd5710_0 .net *"_ivl_40", 0 0, L_0xfdb530;  1 drivers
v0xfd57f0_0 .net *"_ivl_42", 0 0, L_0xfdb640;  1 drivers
v0xfd58d0_0 .net *"_ivl_44", 0 0, L_0xfdb770;  1 drivers
v0xfd59b0_0 .net *"_ivl_46", 0 0, L_0xfdb830;  1 drivers
v0xfd5a90_0 .net *"_ivl_48", 0 0, L_0xfdb970;  1 drivers
v0xfd5b70_0 .net *"_ivl_50", 0 0, L_0xfdba80;  1 drivers
v0xfd5c50_0 .net *"_ivl_52", 0 0, L_0xfdbbd0;  1 drivers
v0xfd5d30_0 .net *"_ivl_54", 0 0, L_0xfdbce0;  1 drivers
v0xfd5e10_0 .net *"_ivl_56", 0 0, L_0xfdbee0;  1 drivers
v0xfd5ef0_0 .net *"_ivl_58", 0 0, L_0xfdbf50;  1 drivers
v0xfd5fd0_0 .net *"_ivl_6", 0 0, L_0xfda320;  1 drivers
v0xfd60b0_0 .net *"_ivl_60", 0 0, L_0xfdc110;  1 drivers
v0xfd6190_0 .net *"_ivl_62", 0 0, L_0xfdc180;  1 drivers
v0xfd6270_0 .net *"_ivl_64", 0 0, L_0xfdc3a0;  1 drivers
v0xfd6350_0 .net *"_ivl_66", 0 0, L_0xfdc410;  1 drivers
v0xfd6430_0 .net *"_ivl_68", 0 0, L_0xfdc640;  1 drivers
v0xfd6510_0 .net *"_ivl_70", 0 0, L_0xfdc750;  1 drivers
v0xfd65f0_0 .net *"_ivl_72", 0 0, L_0xfdc8f0;  1 drivers
v0xfd66d0_0 .net *"_ivl_74", 0 0, L_0xfdc960;  1 drivers
v0xfd67b0_0 .net *"_ivl_76", 0 0, L_0xfdc7c0;  1 drivers
v0xfd6890_0 .net *"_ivl_78", 0 0, L_0xfdc830;  1 drivers
v0xfd6970_0 .net *"_ivl_8", 0 0, L_0xfda460;  1 drivers
v0xfd6a50_0 .net *"_ivl_80", 0 0, L_0xfdcd50;  1 drivers
v0xfd6b30_0 .net *"_ivl_82", 0 0, L_0xfdce60;  1 drivers
v0xfd6c10_0 .net *"_ivl_84", 0 0, L_0xfdd030;  1 drivers
v0xfd6cf0_0 .net *"_ivl_86", 0 0, L_0xfdd0a0;  1 drivers
v0xfd71e0_0 .net *"_ivl_88", 0 0, L_0xfdd320;  1 drivers
v0xfd72c0_0 .net *"_ivl_90", 0 0, L_0xfdd3e0;  1 drivers
v0xfd73a0_0 .net *"_ivl_92", 0 0, L_0xfdd5d0;  1 drivers
v0xfd7480_0 .net *"_ivl_94", 0 0, L_0xfdd6e0;  1 drivers
v0xfd7560_0 .net *"_ivl_96", 0 0, L_0xfdd980;  1 drivers
v0xfd7640_0 .net *"_ivl_98", 0 0, L_0xfdd9f0;  1 drivers
v0xfd7720_0 .net "a", 0 0, v0xfd2750_0;  alias, 1 drivers
v0xfd77c0_0 .net "b", 0 0, v0xfd27f0_0;  alias, 1 drivers
v0xfd78b0_0 .net "c", 0 0, v0xfd2890_0;  alias, 1 drivers
v0xfd79a0_0 .net "d", 0 0, v0xfd29d0_0;  alias, 1 drivers
v0xfd7a90_0 .net "out_pos", 0 0, L_0xfe0900;  alias, 1 drivers
v0xfd7b50_0 .net "out_sop", 0 0, L_0xfdae00;  alias, 1 drivers
S_0xfd7cd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xf82300;
 .timescale -12 -12;
E_0xf689f0 .event anyedge, v0xfd8ac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfd8ac0_0;
    %nor/r;
    %assign/vec4 v0xfd8ac0_0, 0;
    %wait E_0xf689f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfd1c20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd2ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd2b60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xfd1c20;
T_4 ;
    %wait E_0xf80ae0;
    %load/vec4 v0xfd2c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfd2ac0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xfd1c20;
T_5 ;
    %wait E_0xf80980;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %wait E_0xf80980;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %wait E_0xf80980;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %wait E_0xf80980;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %wait E_0xf80980;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %wait E_0xf80980;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %wait E_0xf80980;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %wait E_0xf80980;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %wait E_0xf80980;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %wait E_0xf80980;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %wait E_0xf80980;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %wait E_0xf80980;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %wait E_0xf80980;
    %load/vec4 v0xfd2ac0_0;
    %store/vec4 v0xfd2b60_0, 0, 1;
    %fork t_1, S_0xfd1f50;
    %jmp t_0;
    .scope S_0xfd1f50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfd2190_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xfd2190_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xf80980;
    %load/vec4 v0xfd2190_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfd2190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xfd2190_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xfd1c20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf80ae0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xfd29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd2890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd27f0_0, 0;
    %assign/vec4 v0xfd2750_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xfd2ac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xfd2b60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xf82300;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd8660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd8ac0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xf82300;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xfd8660_0;
    %inv;
    %store/vec4 v0xfd8660_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xf82300;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfd2930_0, v0xfd8c30_0, v0xfd8480_0, v0xfd8520_0, v0xfd85c0_0, v0xfd8700_0, v0xfd8980_0, v0xfd88e0_0, v0xfd8840_0, v0xfd87a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xf82300;
T_9 ;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xf82300;
T_10 ;
    %wait E_0xf80ae0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfd8a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd8a20_0, 4, 32;
    %load/vec4 v0xfd8b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd8a20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfd8a20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd8a20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xfd8980_0;
    %load/vec4 v0xfd8980_0;
    %load/vec4 v0xfd88e0_0;
    %xor;
    %load/vec4 v0xfd8980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd8a20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd8a20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xfd8840_0;
    %load/vec4 v0xfd8840_0;
    %load/vec4 v0xfd87a0_0;
    %xor;
    %load/vec4 v0xfd8840_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd8a20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xfd8a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd8a20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/ece241_2013_q2/iter0/response1/top_module.sv";
