<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/pipeline/scr1_pipe_exu.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">core/pipeline</a> - scr1_pipe_exu.sv<span style="font-size: 80%;"> (source / <a href="scr1_pipe_exu.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">93.9&nbsp;%</td>
            <td class="headerCovTableEntry">147</td>
            <td class="headerCovTableEntry">138</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_pipe_exu.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Execution Unit (EXU)</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : //------------------------------------------------------------------------------</span>
<span id="L7"><span class="lineNum">       7</span>              :  //</span>
<span id="L8"><span class="lineNum">       8</span>              :  // Functionality:</span>
<span id="L9"><span class="lineNum">       9</span>              :  // - Performs instructions execution:</span>
<span id="L10"><span class="lineNum">      10</span>              :  //   - Prevents instructions from execution if the HART is in WFI or Debug Halted</span>
<span id="L11"><span class="lineNum">      11</span>              :  //     state</span>
<span id="L12"><span class="lineNum">      12</span>              :  //   - Fetches operands for IALU</span>
<span id="L13"><span class="lineNum">      13</span>              :  //   - Calculates operation results via IALU</span>
<span id="L14"><span class="lineNum">      14</span>              :  //   - Stores IALU results in MPRF</span>
<span id="L15"><span class="lineNum">      15</span>              :  //   - Performs LOAD/STORE operations via LSU</span>
<span id="L16"><span class="lineNum">      16</span>              :  // - Handles exceptions:</span>
<span id="L17"><span class="lineNum">      17</span>              :  //   - Generates exception request</span>
<span id="L18"><span class="lineNum">      18</span>              :  //   - Encodes exception code</span>
<span id="L19"><span class="lineNum">      19</span>              :  //   - Calculates exception trap value</span>
<span id="L20"><span class="lineNum">      20</span>              :  // - Controls WFI instruction execution</span>
<span id="L21"><span class="lineNum">      21</span>              :  // - Calculates PC value:</span>
<span id="L22"><span class="lineNum">      22</span>              :  //   - Initializes PC on reset</span>
<span id="L23"><span class="lineNum">      23</span>              :  //   - Stores the current PC value</span>
<span id="L24"><span class="lineNum">      24</span>              :  //   - Calculates a New PC value and generates a New PC request to IFU</span>
<span id="L25"><span class="lineNum">      25</span>              :  //</span>
<span id="L26"><span class="lineNum">      26</span>              :  // Structure:</span>
<span id="L27"><span class="lineNum">      27</span>              :  // - Instruction queue</span>
<span id="L28"><span class="lineNum">      28</span>              :  // - Integer Arithmetic Logic Unit (IALU)</span>
<span id="L29"><span class="lineNum">      29</span>              :  // - Exceptions logic</span>
<span id="L30"><span class="lineNum">      30</span>              :  // - WFI logic</span>
<span id="L31"><span class="lineNum">      31</span>              :  // - Program Counter logic</span>
<span id="L32"><span class="lineNum">      32</span>              :  // - Load-Store Unit (LSU)</span>
<span id="L33"><span class="lineNum">      33</span>              :  // - EXU status logic</span>
<span id="L34"><span class="lineNum">      34</span>              :  // - EXU &lt;-&gt; MPRF i/f</span>
<span id="L35"><span class="lineNum">      35</span>              :  // - EXU &lt;-&gt; CSR i/f</span>
<span id="L36"><span class="lineNum">      36</span>              :  // - EXU &lt;-&gt; TDU i/f</span>
<span id="L37"><span class="lineNum">      37</span>              :  //</span>
<span id="L38"><span class="lineNum">      38</span>              : //------------------------------------------------------------------------------</span>
<span id="L39"><span class="lineNum">      39</span>              : </span>
<span id="L40"><span class="lineNum">      40</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L41"><span class="lineNum">      41</span>              : `include &quot;scr1_arch_types.svh&quot;</span>
<span id="L42"><span class="lineNum">      42</span>              : `include &quot;scr1_memif.svh&quot;</span>
<span id="L43"><span class="lineNum">      43</span>              : `include &quot;scr1_riscv_isa_decoding.svh&quot;</span>
<span id="L44"><span class="lineNum">      44</span>              : `include &quot;scr1_csr.svh&quot;</span>
<span id="L45"><span class="lineNum">      45</span>              : </span>
<span id="L46"><span class="lineNum">      46</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L47"><span class="lineNum">      47</span>              :  `include &quot;scr1_hdu.svh&quot;</span>
<span id="L48"><span class="lineNum">      48</span>              : `endif // SCR1_DBG_EN</span>
<span id="L49"><span class="lineNum">      49</span>              : </span>
<span id="L50"><span class="lineNum">      50</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L51"><span class="lineNum">      51</span>              :  `include &quot;scr1_tdu.svh&quot;</span>
<span id="L52"><span class="lineNum">      52</span>              : `endif // SCR1_TDU_EN</span>
<span id="L53"><span class="lineNum">      53</span>              : </span>
<span id="L54"><span class="lineNum">      54</span>              : module scr1_pipe_exu (</span>
<span id="L55"><span class="lineNum">      55</span>              :     // Common</span>
<span id="L56"><span class="lineNum">      56</span>              :     input   logic                               rst_n,                      // EXU reset</span>
<span id="L57"><span class="lineNum">      57</span>              :     input   logic                               clk,                        // Gated EXU clock</span>
<span id="L58"><span class="lineNum">      58</span>              : `ifdef SCR1_CLKCTRL_EN</span>
<span id="L59"><span class="lineNum">      59</span>              :     input   logic                               clk_alw_on,                 // Not-gated EXU clock</span>
<span id="L60"><span class="lineNum">      60</span>              :     input   logic                               clk_pipe_en,                // EXU clock enabled flag</span>
<span id="L61"><span class="lineNum">      61</span>              : `endif // SCR1_CLKCTRL_EN</span>
<span id="L62"><span class="lineNum">      62</span>              : </span>
<span id="L63"><span class="lineNum">      63</span>              :     // EXU &lt;-&gt; IDU interface</span>
<span id="L64"><span class="lineNum">      64</span>              :     input   logic                               idu2exu_req_i,              // Request form IDU to EXU</span>
<span id="L65"><span class="lineNum">      65</span>              :     output  logic                               exu2idu_rdy_o,              // EXU ready for new data from IDU</span>
<span id="L66"><span class="lineNum">      66</span>              :     input   type_scr1_exu_cmd_s                 idu2exu_cmd_i,              // EXU command</span>
<span id="L67"><span class="lineNum">      67</span>              :     input   logic                               idu2exu_use_rs1_i,          // Clock gating on rs1_addr field</span>
<span id="L68"><span class="lineNum">      68</span>              :     input   logic                               idu2exu_use_rs2_i,          // Clock gating on rs2_addr field</span>
<span id="L69"><span class="lineNum">      69</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L70"><span class="lineNum">      70</span>              :     input   logic                               idu2exu_use_rd_i,           // Clock gating on rd_addr field</span>
<span id="L71"><span class="lineNum">      71</span>              :     input   logic                               idu2exu_use_imm_i,          // Clock gating on imm field</span>
<span id="L72"><span class="lineNum">      72</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L73"><span class="lineNum">      73</span>              : </span>
<span id="L74"><span class="lineNum">      74</span>              :     // EXU &lt;-&gt; MPRF interface</span>
<span id="L75"><span class="lineNum">      75</span>              :     output  logic [`SCR1_MPRF_AWIDTH-1:0]       exu2mprf_rs1_addr_o,        // MPRF rs1 read address</span>
<span id="L76"><span class="lineNum">      76</span>              :     input   logic [`SCR1_XLEN-1:0]              mprf2exu_rs1_data_i,        // MPRF rs1 read data</span>
<span id="L77"><span class="lineNum">      77</span>              :     output  logic [`SCR1_MPRF_AWIDTH-1:0]       exu2mprf_rs2_addr_o,        // MPRF rs2 read address</span>
<span id="L78"><span class="lineNum">      78</span>              :     input   logic [`SCR1_XLEN-1:0]              mprf2exu_rs2_data_i,        // MPRF rs2 read data</span>
<span id="L79"><span class="lineNum">      79</span>              :     output  logic                               exu2mprf_w_req_o,           // MPRF write request</span>
<span id="L80"><span class="lineNum">      80</span>              :     output  logic [`SCR1_MPRF_AWIDTH-1:0]       exu2mprf_rd_addr_o,         // MPRF rd write address</span>
<span id="L81"><span class="lineNum">      81</span>              :     output  logic [`SCR1_XLEN-1:0]              exu2mprf_rd_data_o,         // MPRF rd write data</span>
<span id="L82"><span class="lineNum">      82</span>              : </span>
<span id="L83"><span class="lineNum">      83</span>              :     // EXU &lt;-&gt; CSR read/write interface</span>
<span id="L84"><span class="lineNum">      84</span>              :     output  logic [SCR1_CSR_ADDR_WIDTH-1:0]     exu2csr_rw_addr_o,          // CSR read/write address</span>
<span id="L85"><span class="lineNum">      85</span>              :     output  logic                               exu2csr_r_req_o,            // CSR read request</span>
<span id="L86"><span class="lineNum">      86</span>              :     input   logic [`SCR1_XLEN-1:0]              csr2exu_r_data_i,           // CSR read data</span>
<span id="L87"><span class="lineNum">      87</span>              :     output  logic                               exu2csr_w_req_o,            // CSR write request</span>
<span id="L88"><span class="lineNum">      88</span>              :     output  type_scr1_csr_cmd_sel_e             exu2csr_w_cmd_o,            // CSR write command</span>
<span id="L89"><span class="lineNum">      89</span>              :     output  logic [`SCR1_XLEN-1:0]              exu2csr_w_data_o,           // CSR write data</span>
<span id="L90"><span class="lineNum">      90</span>              :     input   logic                               csr2exu_rw_exc_i,           // CSR read/write access exception</span>
<span id="L91"><span class="lineNum">      91</span>              : </span>
<span id="L92"><span class="lineNum">      92</span>              :     // EXU &lt;-&gt; CSR events interface</span>
<span id="L93"><span class="lineNum">      93</span>              :     output  logic                               exu2csr_take_irq_o,         // Take IRQ trap</span>
<span id="L94"><span class="lineNum">      94</span>              :     output  logic                               exu2csr_take_exc_o,         // Take exception trap</span>
<span id="L95"><span class="lineNum">      95</span>              :     output  logic                               exu2csr_mret_update_o,      // MRET update CSR</span>
<span id="L96"><span class="lineNum">      96</span>              :     output  logic                               exu2csr_mret_instr_o,       // MRET instruction</span>
<span id="L97"><span class="lineNum">      97</span>              :     output  type_scr1_exc_code_e                exu2csr_exc_code_o,         // Exception code (see scr1_arch_types.svh)</span>
<span id="L98"><span class="lineNum">      98</span>              :     output  logic [`SCR1_XLEN-1:0]              exu2csr_trap_val_o,         // Trap value</span>
<span id="L99"><span class="lineNum">      99</span>              :     input   logic [`SCR1_XLEN-1:0]              csr2exu_new_pc_i,           // Exception/IRQ/MRET new PC</span>
<span id="L100"><span class="lineNum">     100</span>              :     input   logic                               csr2exu_irq_i,              // IRQ request</span>
<span id="L101"><span class="lineNum">     101</span>              :     input   logic                               csr2exu_ip_ie_i,            // Some IRQ pending and locally enabled</span>
<span id="L102"><span class="lineNum">     102</span>              :     input   logic                               csr2exu_mstatus_mie_up_i,   // MSTATUS or MIE update in the current cycle</span>
<span id="L103"><span class="lineNum">     103</span>              : </span>
<span id="L104"><span class="lineNum">     104</span>              :     // EXU &lt;-&gt; DMEM interface</span>
<span id="L105"><span class="lineNum">     105</span>              :     output  logic                               exu2dmem_req_o,             // Data memory request</span>
<span id="L106"><span class="lineNum">     106</span>              :     output  type_scr1_mem_cmd_e                 exu2dmem_cmd_o,             // Data memory command</span>
<span id="L107"><span class="lineNum">     107</span>              :     output  type_scr1_mem_width_e               exu2dmem_width_o,           // Data memory width</span>
<span id="L108"><span class="lineNum">     108</span>              :     output  logic [`SCR1_DMEM_AWIDTH-1:0]       exu2dmem_addr_o,            // Data memory address</span>
<span id="L109"><span class="lineNum">     109</span>              :     output  logic [`SCR1_DMEM_DWIDTH-1:0]       exu2dmem_wdata_o,           // Data memory write data</span>
<span id="L110"><span class="lineNum">     110</span>              :     input   logic                               dmem2exu_req_ack_i,         // Data memory request acknowledge</span>
<span id="L111"><span class="lineNum">     111</span>              :     input   logic [`SCR1_DMEM_DWIDTH-1:0]       dmem2exu_rdata_i,           // Data memory read data</span>
<span id="L112"><span class="lineNum">     112</span>              :     input   type_scr1_mem_resp_e                dmem2exu_resp_i,            // Data memory response</span>
<span id="L113"><span class="lineNum">     113</span>              : </span>
<span id="L114"><span class="lineNum">     114</span>              :     // EXU control</span>
<span id="L115"><span class="lineNum">     115</span>              :     output  logic                               exu2pipe_exc_req_o,         // Exception on last instruction</span>
<span id="L116"><span class="lineNum">     116</span>              :     output  logic                               exu2pipe_brkpt_o,           // Software Breakpoint (EBREAK)</span>
<span id="L117"><span class="lineNum">     117</span>              :     output  logic                               exu2pipe_init_pc_o,         // Reset exit</span>
<span id="L118"><span class="lineNum">     118</span>              :     output  logic                               exu2pipe_wfi_run2halt_o,    // Transition to WFI halted state</span>
<span id="L119"><span class="lineNum">     119</span>              :     output  logic                               exu2pipe_instret_o,         // Instruction retired (with or without exception)</span>
<span id="L120"><span class="lineNum">     120</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L121"><span class="lineNum">     121</span>              :     output  logic                               exu2csr_instret_no_exc_o,   // Instruction retired (without exception)</span>
<span id="L122"><span class="lineNum">     122</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L123"><span class="lineNum">     123</span>              :     output  logic                               exu2pipe_exu_busy_o,        // EXU busy</span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L126"><span class="lineNum">     126</span>              :     // EXU &lt;-&gt; HDU interface</span>
<span id="L127"><span class="lineNum">     127</span>              :     input   logic                               hdu2exu_no_commit_i,        // Forbid instruction commitment</span>
<span id="L128"><span class="lineNum">     128</span>              :     input   logic                               hdu2exu_irq_dsbl_i,         // Disable IRQ</span>
<span id="L129"><span class="lineNum">     129</span>              :     input   logic                               hdu2exu_pc_advmt_dsbl_i,    // Forbid PC advancement</span>
<span id="L130"><span class="lineNum">     130</span>              :     input   logic                               hdu2exu_dmode_sstep_en_i,   // Enable single-step</span>
<span id="L131"><span class="lineNum">     131</span>              :     input   logic                               hdu2exu_pbuf_fetch_i,       // Take instructions from Program Buffer</span>
<span id="L132"><span class="lineNum">     132</span>              :     input   logic                               hdu2exu_dbg_halted_i,       // Debug halted state</span>
<span id="L133"><span class="lineNum">     133</span>              :     input   logic                               hdu2exu_dbg_run2halt_i,     // Transition to debug halted state</span>
<span id="L134"><span class="lineNum">     134</span>              :     input   logic                               hdu2exu_dbg_halt2run_i,     // Transition to run state</span>
<span id="L135"><span class="lineNum">     135</span>              :     input   logic                               hdu2exu_dbg_run_start_i,    // First cycle of run state</span>
<span id="L136"><span class="lineNum">     136</span>              :     input   logic [`SCR1_XLEN-1:0]              hdu2exu_dbg_new_pc_i,       // New PC as starting point for HART Resume</span>
<span id="L137"><span class="lineNum">     137</span>              : `endif // SCR1_DBG_EN</span>
<span id="L138"><span class="lineNum">     138</span>              : </span>
<span id="L139"><span class="lineNum">     139</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L140"><span class="lineNum">     140</span>              :     // EXU &lt;-&gt; TDU interface</span>
<span id="L141"><span class="lineNum">     141</span>              :     output type_scr1_brkm_instr_mon_s           exu2tdu_imon_o,             // Instruction monitor</span>
<span id="L142"><span class="lineNum">     142</span>              :     input  logic [SCR1_TDU_ALLTRIG_NUM-1:0]     tdu2exu_ibrkpt_match_i,     // Instruction breakpoint(s) match</span>
<span id="L143"><span class="lineNum">     143</span>              :     input  logic                                tdu2exu_ibrkpt_exc_req_i,   // Instruction breakpoint exception</span>
<span id="L144"><span class="lineNum">     144</span>              :     output type_scr1_brkm_lsu_mon_s             lsu2tdu_dmon_o,             // Data monitor</span>
<span id="L145"><span class="lineNum">     145</span>              :     input  logic                                tdu2lsu_ibrkpt_exc_req_i,   // Instruction breakpoint exception</span>
<span id="L146"><span class="lineNum">     146</span>              :     input  logic [SCR1_TDU_MTRIG_NUM-1:0]       tdu2lsu_dbrkpt_match_i,     // Data breakpoint(s) match</span>
<span id="L147"><span class="lineNum">     147</span>              :     input  logic                                tdu2lsu_dbrkpt_exc_req_i,   // Data breakpoint exception</span>
<span id="L148"><span class="lineNum">     148</span>              :     output logic [SCR1_TDU_ALLTRIG_NUM-1:0]     exu2tdu_ibrkpt_ret_o,       // Instruction with breakpoint flag retire</span>
<span id="L149"><span class="lineNum">     149</span>              :   `ifdef SCR1_DBG_EN</span>
<span id="L150"><span class="lineNum">     150</span>              :     output logic                                exu2hdu_ibrkpt_hw_o,        // Hardware breakpoint on current instruction</span>
<span id="L151"><span class="lineNum">     151</span>              :   `endif // SCR1_DBG_EN</span>
<span id="L152"><span class="lineNum">     152</span>              : `endif // SCR1_TDU_EN</span>
<span id="L153"><span class="lineNum">     153</span>              : </span>
<span id="L154"><span class="lineNum">     154</span>              :     // PC interface</span>
<span id="L155"><span class="lineNum">     155</span>              : `ifdef SCR1_CLKCTRL_EN</span>
<span id="L156"><span class="lineNum">     156</span>              :     output  logic                               exu2pipe_wfi_halted_o,      // WFI halted state</span>
<span id="L157"><span class="lineNum">     157</span>              : `endif // SCR1_CLKCTRL_EN</span>
<span id="L158"><span class="lineNum">     158</span>              :     output  logic [`SCR1_XLEN-1:0]              exu2pipe_pc_curr_o,         // Current PC</span>
<span id="L159"><span class="lineNum">     159</span>              :     output  logic [`SCR1_XLEN-1:0]              exu2csr_pc_next_o,          // Next PC</span>
<span id="L160"><span class="lineNum">     160</span>              :     output  logic                               exu2ifu_pc_new_req_o,       // New PC request</span>
<span id="L161"><span class="lineNum">     161</span>              :     output  logic [`SCR1_XLEN-1:0]              exu2ifu_pc_new_o            // New PC data</span>
<span id="L162"><span class="lineNum">     162</span>              : );</span>
<span id="L163"><span class="lineNum">     163</span>              : </span>
<span id="L164"><span class="lineNum">     164</span>              : //------------------------------------------------------------------------------</span>
<span id="L165"><span class="lineNum">     165</span>              : // Local parameters declaration</span>
<span id="L166"><span class="lineNum">     166</span>              : //------------------------------------------------------------------------------</span>
<span id="L167"><span class="lineNum">     167</span>              : </span>
<span id="L168"><span class="lineNum">     168</span>              : localparam SCR1_JUMP_MASK = `SCR1_XLEN'hFFFF_FFFE;</span>
<span id="L169"><span class="lineNum">     169</span>              : </span>
<span id="L170"><span class="lineNum">     170</span>              : //------------------------------------------------------------------------------</span>
<span id="L171"><span class="lineNum">     171</span>              : // Local types declaration</span>
<span id="L172"><span class="lineNum">     172</span>              : //------------------------------------------------------------------------------</span>
<span id="L173"><span class="lineNum">     173</span>              : </span>
<span id="L174"><span class="lineNum">     174</span>              : typedef enum logic {</span>
<span id="L175"><span class="lineNum">     175</span>              :     SCR1_CSR_INIT,</span>
<span id="L176"><span class="lineNum">     176</span>              :     SCR1_CSR_RDY</span>
<span id="L177"><span class="lineNum">     177</span>              : } scr1_csr_access_e;</span>
<span id="L178"><span class="lineNum">     178</span>              : </span>
<span id="L179"><span class="lineNum">     179</span>              : //------------------------------------------------------------------------------</span>
<span id="L180"><span class="lineNum">     180</span>              : // Local signals declaration</span>
<span id="L181"><span class="lineNum">     181</span>              : //------------------------------------------------------------------------------</span>
<span id="L182"><span class="lineNum">     182</span>              : </span>
<span id="L183"><span class="lineNum">     183</span>              : // Instruction queue signals</span>
<span id="L184"><span class="lineNum">     184</span>              : //------------------------------------------------------------------------------</span>
<span id="L185"><span class="lineNum">     185</span>              : logic                               exu_queue_vd;</span>
<span id="L186"><span class="lineNum">     186</span>              : type_scr1_exu_cmd_s                 exu_queue;</span>
<span id="L187"><span class="lineNum">     187</span>              : logic                               exu_queue_barrier;</span>
<span id="L188"><span class="lineNum">     188</span>              : </span>
<span id="L189"><span class="lineNum">     189</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L190"><span class="lineNum">     190</span>              : logic                               dbg_run_start_npbuf;</span>
<span id="L191"><span class="lineNum">     191</span>              : `endif // SCR1_DBG_EN</span>
<span id="L192"><span class="lineNum">     192</span>              : logic                               exu_queue_en;</span>
<span id="L193"><span class="lineNum">     193</span>              : logic [`SCR1_XLEN-1:0]              exu_illegal_instr;</span>
<span id="L194"><span class="lineNum">     194</span>              : </span>
<span id="L195"><span class="lineNum">     195</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L196"><span class="lineNum">     196</span>              : logic                               idu2exu_use_rs1_ff;</span>
<span id="L197"><span class="lineNum">     197</span>              : logic                               idu2exu_use_rs2_ff;</span>
<span id="L198"><span class="lineNum">     198</span>              : </span>
<span id="L199"><span class="lineNum">     199</span>              : // EXU queue valid flag register signals</span>
<span id="L200"><span class="lineNum">     200</span>              : logic                               exu_queue_vd_upd;</span>
<span id="L201"><span class="lineNum">     201</span>              : logic                               exu_queue_vd_ff;</span>
<span id="L202"><span class="lineNum">     202</span>              : logic                               exu_queue_vd_next;</span>
<span id="L203"><span class="lineNum">     203</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L204"><span class="lineNum">     204</span>              : </span>
<span id="L205"><span class="lineNum">     205</span>              : // IALU signals</span>
<span id="L206"><span class="lineNum">     206</span>              : //------------------------------------------------------------------------------</span>
<span id="L207"><span class="lineNum">     207</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L208"><span class="lineNum">     208</span>              : logic                               ialu_rdy;</span>
<span id="L209"><span class="lineNum">     209</span>              : logic                               ialu_vd;</span>
<span id="L210"><span class="lineNum">     210</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L211"><span class="lineNum">     211</span>              : logic [`SCR1_XLEN-1:0]              ialu_main_op1;</span>
<span id="L212"><span class="lineNum">     212</span>              : logic [`SCR1_XLEN-1:0]              ialu_main_op2;</span>
<span id="L213"><span class="lineNum">     213</span>              : logic [`SCR1_XLEN-1:0]              ialu_main_res;</span>
<span id="L214"><span class="lineNum">     214</span>              : logic [`SCR1_XLEN-1:0]              ialu_addr_op1;</span>
<span id="L215"><span class="lineNum">     215</span>              : logic [`SCR1_XLEN-1:0]              ialu_addr_op2;</span>
<span id="L216"><span class="lineNum">     216</span>              : logic [`SCR1_XLEN-1:0]              ialu_addr_res;</span>
<span id="L217"><span class="lineNum">     217</span>              : logic                               ialu_cmp;</span>
<span id="L218"><span class="lineNum">     218</span>              : </span>
<span id="L219"><span class="lineNum">     219</span>              : // Exceptions signals</span>
<span id="L220"><span class="lineNum">     220</span>              : //------------------------------------------------------------------------------</span>
<span id="L221"><span class="lineNum">     221</span>              : logic                               exu_exc_req;</span>
<span id="L222"><span class="lineNum">     222</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L223"><span class="lineNum">     223</span>              : logic                               exu_exc_req_ff;</span>
<span id="L224"><span class="lineNum">     224</span>              : logic                               exu_exc_req_next;</span>
<span id="L225"><span class="lineNum">     225</span>              : `endif // SCR1_DBG_EN</span>
<span id="L226"><span class="lineNum">     226</span>              : type_scr1_exc_code_e                exc_code;</span>
<span id="L227"><span class="lineNum">     227</span>              : logic [`SCR1_XLEN-1:0]              exc_trap_val;</span>
<span id="L228"><span class="lineNum">     228</span>              : logic                               instr_fault_rvi_hi;</span>
<span id="L229"><span class="lineNum">     229</span>              : </span>
<span id="L230"><span class="lineNum">     230</span>              : // WFI signals</span>
<span id="L231"><span class="lineNum">     231</span>              : //------------------------------------------------------------------------------</span>
<span id="L232"><span class="lineNum">     232</span>              : // WFI control signals</span>
<span id="L233"><span class="lineNum">     233</span>              : logic                               wfi_halt_cond;</span>
<span id="L234"><span class="lineNum">     234</span>              : logic                               wfi_run_req;</span>
<span id="L235"><span class="lineNum">     235</span>              : logic                               wfi_halt_req;</span>
<span id="L236"><span class="lineNum">     236</span>              : </span>
<span id="L237"><span class="lineNum">     237</span>              : // WFI Run Start register</span>
<span id="L238"><span class="lineNum">     238</span>              : logic                               wfi_run_start_ff;</span>
<span id="L239"><span class="lineNum">     239</span>              : logic                               wfi_run_start_next;</span>
<span id="L240"><span class="lineNum">     240</span>              : </span>
<span id="L241"><span class="lineNum">     241</span>              : // WFI halted register</span>
<span id="L242"><span class="lineNum">     242</span>              : logic                               wfi_halted_upd;</span>
<span id="L243"><span class="lineNum">     243</span>              : logic                               wfi_halted_ff;</span>
<span id="L244"><span class="lineNum">     244</span>              : logic                               wfi_halted_next;</span>
<span id="L245"><span class="lineNum">     245</span>              : </span>
<span id="L246"><span class="lineNum">     246</span>              : // PC signals</span>
<span id="L247"><span class="lineNum">     247</span>              : //------------------------------------------------------------------------------</span>
<span id="L248"><span class="lineNum">     248</span>              : logic [3:0]                         init_pc_v;</span>
<span id="L249"><span class="lineNum">     249</span>              : logic                               init_pc;</span>
<span id="L250"><span class="lineNum">     250</span>              : logic [`SCR1_XLEN-1:0]              inc_pc;</span>
<span id="L251"><span class="lineNum">     251</span>              : </span>
<span id="L252"><span class="lineNum">     252</span>              : logic                               branch_taken;</span>
<span id="L253"><span class="lineNum">     253</span>              : logic                               jb_taken;</span>
<span id="L254"><span class="lineNum">     254</span>              : logic [`SCR1_XLEN-1:0]              jb_new_pc;</span>
<span id="L255"><span class="lineNum">     255</span>              : `ifndef SCR1_RVC_EXT</span>
<span id="L256"><span class="lineNum">     256</span>              : logic                               jb_misalign;</span>
<span id="L257"><span class="lineNum">     257</span>              : `endif</span>
<span id="L258"><span class="lineNum">     258</span>              : </span>
<span id="L259"><span class="lineNum">     259</span>              : // Current PC register</span>
<span id="L260"><span class="lineNum">     260</span>              : logic                               pc_curr_upd;</span>
<span id="L261"><span class="lineNum">     261</span>              : logic [`SCR1_XLEN-1:0]              pc_curr_ff;</span>
<span id="L262"><span class="lineNum">     262</span>              : logic [`SCR1_XLEN-1:0]              pc_curr_next;</span>
<span id="L263"><span class="lineNum">     263</span>              : </span>
<span id="L264"><span class="lineNum">     264</span>              : // LSU signals</span>
<span id="L265"><span class="lineNum">     265</span>              : //------------------------------------------------------------------------------</span>
<span id="L266"><span class="lineNum">     266</span>              : logic                               lsu_req;</span>
<span id="L267"><span class="lineNum">     267</span>              : logic                               lsu_rdy;</span>
<span id="L268"><span class="lineNum">     268</span>              : logic [`SCR1_XLEN-1:0]              lsu_l_data;</span>
<span id="L269"><span class="lineNum">     269</span>              : logic                               lsu_exc_req;</span>
<span id="L270"><span class="lineNum">     270</span>              : type_scr1_exc_code_e                lsu_exc_code;</span>
<span id="L271"><span class="lineNum">     271</span>              : </span>
<span id="L272"><span class="lineNum">     272</span>              : // EXU status signals</span>
<span id="L273"><span class="lineNum">     273</span>              : //------------------------------------------------------------------------------</span>
<span id="L274"><span class="lineNum">     274</span>              : logic                               exu_rdy;</span>
<span id="L275"><span class="lineNum">     275</span>              : </span>
<span id="L276"><span class="lineNum">     276</span>              : // MPRF signals</span>
<span id="L277"><span class="lineNum">     277</span>              : //------------------------------------------------------------------------------</span>
<span id="L278"><span class="lineNum">     278</span>              : logic                               mprf_rs1_req;</span>
<span id="L279"><span class="lineNum">     279</span>              : logic                               mprf_rs2_req;</span>
<span id="L280"><span class="lineNum">     280</span>              : </span>
<span id="L281"><span class="lineNum">     281</span>              : logic   [`SCR1_MPRF_AWIDTH-1:0]     mprf_rs1_addr;</span>
<span id="L282"><span class="lineNum">     282</span>              : logic   [`SCR1_MPRF_AWIDTH-1:0]     mprf_rs2_addr;</span>
<span id="L283"><span class="lineNum">     283</span>              : </span>
<span id="L284"><span class="lineNum">     284</span>              : // CSR signals</span>
<span id="L285"><span class="lineNum">     285</span>              : //------------------------------------------------------------------------------</span>
<span id="L286"><span class="lineNum">     286</span>              : // CSR access register</span>
<span id="L287"><span class="lineNum">     287</span>              : scr1_csr_access_e                   csr_access_ff;</span>
<span id="L288"><span class="lineNum">     288</span>              : scr1_csr_access_e                   csr_access_next;</span>
<span id="L289"><span class="lineNum">     289</span>              : logic                               csr_access_init;</span>
<span id="L290"><span class="lineNum">     290</span>              : </span>
<span id="L291"><span class="lineNum">     291</span>              : //------------------------------------------------------------------------------</span>
<span id="L292"><span class="lineNum">     292</span>              : // Instruction execution queue</span>
<span id="L293"><span class="lineNum">     293</span>              : //------------------------------------------------------------------------------</span>
<span id="L294"><span class="lineNum">     294</span>              : //</span>
<span id="L295"><span class="lineNum">     295</span>              :  // Instruction execution queue consists of the following functional units:</span>
<span id="L296"><span class="lineNum">     296</span>              :  // - EXU queue control logic</span>
<span id="L297"><span class="lineNum">     297</span>              :  // - EXU queue valid flag register</span>
<span id="L298"><span class="lineNum">     298</span>              :  // - EXU queue register</span>
<span id="L299"><span class="lineNum">     299</span>              :  // - EXU queue status logic</span>
<span id="L300"><span class="lineNum">     300</span>              : //</span>
<span id="L301"><span class="lineNum">     301</span>              : </span>
<span id="L302"><span class="lineNum">     302</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L303"><span class="lineNum">     303</span>              : assign dbg_run_start_npbuf = hdu2exu_dbg_run_start_i &amp; ~hdu2exu_pbuf_fetch_i;</span>
<span id="L304"><span class="lineNum">     304</span>              : `endif // SCR1_DBG_EN</span>
<span id="L305"><span class="lineNum">     305</span>              : </span>
<span id="L306"><span class="lineNum">     306</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L307"><span class="lineNum">     307</span>              : </span>
<span id="L308"><span class="lineNum">     308</span>              : // EXU queue control logic</span>
<span id="L309"><span class="lineNum">     309</span>              : //------------------------------------------------------------------------------</span>
<span id="L310"><span class="lineNum">     310</span>              : </span>
<span id="L311"><span class="lineNum">     311</span>              : assign exu_queue_barrier = wfi_halted_ff | wfi_halt_req | wfi_run_start_ff</span>
<span id="L312"><span class="lineNum">     312</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L313"><span class="lineNum">     313</span>              :                          | hdu2exu_dbg_halted_i  | hdu2exu_dbg_run2halt_i</span>
<span id="L314"><span class="lineNum">     314</span>              :                          | dbg_run_start_npbuf</span>
<span id="L315"><span class="lineNum">     315</span>              : `endif // SCR1_DBG_EN</span>
<span id="L316"><span class="lineNum">     316</span>              : ;</span>
<span id="L317"><span class="lineNum">     317</span>              : </span>
<span id="L318"><span class="lineNum">     318</span>              : assign exu_queue_en = exu2idu_rdy_o &amp; idu2exu_req_i;</span>
<span id="L319"><span class="lineNum">     319</span>              : </span>
<span id="L320"><span class="lineNum">     320</span>              : // EXU queue valid flag register</span>
<span id="L321"><span class="lineNum">     321</span>              : //------------------------------------------------------------------------------</span>
<span id="L322"><span class="lineNum">     322</span>              : </span>
<span id="L323"><span class="lineNum">     323</span>              : assign exu_queue_vd_upd = exu_queue_barrier | exu_rdy;</span>
<span id="L324"><span class="lineNum">     324</span>              : </span>
<span id="L325"><span class="lineNum">     325</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L326"><span class="lineNum">     326</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L327"><span class="lineNum">     327</span> <span class="tlaGNC">        1793 :         exu_queue_vd_ff &lt;= 1'b0;</span></span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaGNC">      314949 :     end else if (exu_queue_vd_upd) begin</span></span>
<span id="L329"><span class="lineNum">     329</span> <span class="tlaGNC">      967754 :         exu_queue_vd_ff &lt;= exu_queue_vd_next;</span></span>
<span id="L330"><span class="lineNum">     330</span>              :     end</span>
<span id="L331"><span class="lineNum">     331</span>              : end</span>
<span id="L332"><span class="lineNum">     332</span>              : </span>
<span id="L333"><span class="lineNum">     333</span>              : assign exu_queue_vd_next = ~exu_queue_barrier &amp; idu2exu_req_i &amp; ~exu2ifu_pc_new_req_o;</span>
<span id="L334"><span class="lineNum">     334</span>              : assign exu_queue_vd      = exu_queue_vd_ff;</span>
<span id="L335"><span class="lineNum">     335</span>              : </span>
<span id="L336"><span class="lineNum">     336</span>              : // EXU queue register</span>
<span id="L337"><span class="lineNum">     337</span>              : //------------------------------------------------------------------------------</span>
<span id="L338"><span class="lineNum">     338</span>              : </span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaGNC">      505000 :     if (exu_queue_en) begin</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaGNC">      779273 :         exu_queue.instr_rvc      &lt;= idu2exu_cmd_i.instr_rvc;</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaGNC">      779273 :         exu_queue.ialu_op        &lt;= idu2exu_cmd_i.ialu_op;</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaGNC">      779273 :         exu_queue.ialu_cmd       &lt;= idu2exu_cmd_i.ialu_cmd;</span></span>
<span id="L344"><span class="lineNum">     344</span> <span class="tlaGNC">      779273 :         exu_queue.sum2_op        &lt;= idu2exu_cmd_i.sum2_op;</span></span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaGNC">      779273 :         exu_queue.lsu_cmd        &lt;= idu2exu_cmd_i.lsu_cmd;</span></span>
<span id="L346"><span class="lineNum">     346</span> <span class="tlaGNC">      779273 :         exu_queue.csr_op         &lt;= idu2exu_cmd_i.csr_op;</span></span>
<span id="L347"><span class="lineNum">     347</span> <span class="tlaGNC">      779273 :         exu_queue.csr_cmd        &lt;= idu2exu_cmd_i.csr_cmd;</span></span>
<span id="L348"><span class="lineNum">     348</span> <span class="tlaGNC">      779273 :         exu_queue.rd_wb_sel      &lt;= idu2exu_cmd_i.rd_wb_sel;</span></span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaGNC">      779273 :         exu_queue.jump_req       &lt;= idu2exu_cmd_i.jump_req;</span></span>
<span id="L350"><span class="lineNum">     350</span> <span class="tlaGNC">      779273 :         exu_queue.branch_req     &lt;= idu2exu_cmd_i.branch_req;</span></span>
<span id="L351"><span class="lineNum">     351</span> <span class="tlaGNC">      779273 :         exu_queue.mret_req       &lt;= idu2exu_cmd_i.mret_req;</span></span>
<span id="L352"><span class="lineNum">     352</span> <span class="tlaGNC">      779273 :         exu_queue.fencei_req     &lt;= idu2exu_cmd_i.fencei_req;</span></span>
<span id="L353"><span class="lineNum">     353</span> <span class="tlaGNC">      779273 :         exu_queue.wfi_req        &lt;= idu2exu_cmd_i.wfi_req;</span></span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaGNC">      779273 :         exu_queue.exc_req        &lt;= idu2exu_cmd_i.exc_req;</span></span>
<span id="L355"><span class="lineNum">     355</span> <span class="tlaGNC">      779273 :         exu_queue.exc_code       &lt;= idu2exu_cmd_i.exc_code;</span></span>
<span id="L356"><span class="lineNum">     356</span> <span class="tlaGNC">      779273 :         idu2exu_use_rs1_ff       &lt;= idu2exu_use_rs1_i;</span></span>
<span id="L357"><span class="lineNum">     357</span> <span class="tlaGNC">      779273 :         idu2exu_use_rs2_ff       &lt;= idu2exu_use_rs2_i;</span></span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaGNC">      114320 :         if (idu2exu_use_rs1_i) begin</span></span>
<span id="L359"><span class="lineNum">     359</span> <span class="tlaGNC">      664953 :             exu_queue.rs1_addr   &lt;= idu2exu_cmd_i.rs1_addr;</span></span>
<span id="L360"><span class="lineNum">     360</span>              :         end</span>
<span id="L361"><span class="lineNum">     361</span> <span class="tlaGNC">      453400 :         if (idu2exu_use_rs2_i) begin</span></span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaGNC">      325873 :             exu_queue.rs2_addr   &lt;= idu2exu_cmd_i.rs2_addr;</span></span>
<span id="L363"><span class="lineNum">     363</span>              :         end</span>
<span id="L364"><span class="lineNum">     364</span> <span class="tlaGNC">      211820 :         if (idu2exu_use_rd_i)  begin</span></span>
<span id="L365"><span class="lineNum">     365</span> <span class="tlaGNC">      567453 :             exu_queue.rd_addr    &lt;= idu2exu_cmd_i.rd_addr;</span></span>
<span id="L366"><span class="lineNum">     366</span>              :         end</span>
<span id="L367"><span class="lineNum">     367</span> <span class="tlaGNC">      101639 :         if (idu2exu_use_imm_i) begin</span></span>
<span id="L368"><span class="lineNum">     368</span> <span class="tlaGNC">      677634 :             exu_queue.imm        &lt;= idu2exu_cmd_i.imm;</span></span>
<span id="L369"><span class="lineNum">     369</span>              :         end</span>
<span id="L370"><span class="lineNum">     370</span>              :     end</span>
<span id="L371"><span class="lineNum">     371</span>              : end</span>
<span id="L372"><span class="lineNum">     372</span>              : </span>
<span id="L373"><span class="lineNum">     373</span>              : `else // ~SCR1_NO_EXE_STAGE</span>
<span id="L374"><span class="lineNum">     374</span>              : </span>
<span id="L375"><span class="lineNum">     375</span>              : assign exu_queue_barrier = wfi_halted_ff | wfi_run_start_ff</span>
<span id="L376"><span class="lineNum">     376</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L377"><span class="lineNum">     377</span>              :                          | hdu2exu_dbg_halted_i  | dbg_run_start_npbuf</span>
<span id="L378"><span class="lineNum">     378</span>              : `endif // SCR1_DBG_EN</span>
<span id="L379"><span class="lineNum">     379</span>              : ;</span>
<span id="L380"><span class="lineNum">     380</span>              : assign exu_queue_vd  = idu2exu_req_i &amp; ~exu_queue_barrier;</span>
<span id="L381"><span class="lineNum">     381</span>              : assign exu_queue     = idu2exu_cmd_i;</span>
<span id="L382"><span class="lineNum">     382</span>              : </span>
<span id="L383"><span class="lineNum">     383</span>              : `endif // ~SCR1_NO_EXE_STAGE</span>
<span id="L384"><span class="lineNum">     384</span>              : </span>
<span id="L385"><span class="lineNum">     385</span>              : //------------------------------------------------------------------------------</span>
<span id="L386"><span class="lineNum">     386</span>              : // Integer Arithmetic Logic Unit (IALU)</span>
<span id="L387"><span class="lineNum">     387</span>              : //------------------------------------------------------------------------------</span>
<span id="L388"><span class="lineNum">     388</span>              :  //</span>
<span id="L389"><span class="lineNum">     389</span>              :  // Functionality:</span>
<span id="L390"><span class="lineNum">     390</span>              :  // - Performs addition/subtraction and arithmetic and branch comparisons</span>
<span id="L391"><span class="lineNum">     391</span>              :  // - Performs logical operations (AND(I), OR(I), XOR(I))</span>
<span id="L392"><span class="lineNum">     392</span>              :  // - Performs address calculation for branch, jump, DMEM load and store and AUIPC</span>
<span id="L393"><span class="lineNum">     393</span>              :  //   instructions</span>
<span id="L394"><span class="lineNum">     394</span>              :  // - Performs shift operations</span>
<span id="L395"><span class="lineNum">     395</span>              :  // - Performs MUL/DIV operations</span>
<span id="L396"><span class="lineNum">     396</span>              :  //</span>
<span id="L397"><span class="lineNum">     397</span>              : //------------------------------------------------------------------------------</span>
<span id="L398"><span class="lineNum">     398</span>              : </span>
<span id="L399"><span class="lineNum">     399</span>              : // IALU main operands fetch</span>
<span id="L400"><span class="lineNum">     400</span>              : //------------------------------------------------------------------------------</span>
<span id="L401"><span class="lineNum">     401</span>              : </span>
<span id="L402"><span class="lineNum">     402</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L403"><span class="lineNum">     403</span>              : assign ialu_vd  = exu_queue_vd &amp; (exu_queue.ialu_cmd != SCR1_IALU_CMD_NONE)</span>
<span id="L404"><span class="lineNum">     404</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L405"><span class="lineNum">     405</span>              :                 &amp; ~tdu2exu_ibrkpt_exc_req_i</span>
<span id="L406"><span class="lineNum">     406</span>              : `endif // SCR1_TDU_EN</span>
<span id="L407"><span class="lineNum">     407</span>              :                 ;</span>
<span id="L408"><span class="lineNum">     408</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L409"><span class="lineNum">     409</span>              : </span>
<span id="L410"><span class="lineNum">     410</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L411"><span class="lineNum">     411</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L412"><span class="lineNum">     412</span> <span class="tlaGNC">      512427 :     if (~ialu_vd) begin</span></span>
<span id="L413"><span class="lineNum">     413</span> <span class="tlaGNC">      772293 :         ialu_main_op1 = '0;</span></span>
<span id="L414"><span class="lineNum">     414</span> <span class="tlaGNC">      772293 :         ialu_main_op2 = '0;</span></span>
<span id="L415"><span class="lineNum">     415</span> <span class="tlaGNC">      512427 :     end else begin</span></span>
<span id="L416"><span class="lineNum">     416</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L417"><span class="lineNum">     417</span> <span class="tlaGNC">      201288 :         if (exu_queue.ialu_op == SCR1_IALU_OP_REG_REG) begin</span></span>
<span id="L418"><span class="lineNum">     418</span> <span class="tlaGNC">      311139 :             ialu_main_op1 = mprf2exu_rs1_data_i;</span></span>
<span id="L419"><span class="lineNum">     419</span> <span class="tlaGNC">      311139 :             ialu_main_op2 = mprf2exu_rs2_data_i;</span></span>
<span id="L420"><span class="lineNum">     420</span> <span class="tlaGNC">      201288 :         end else begin</span></span>
<span id="L421"><span class="lineNum">     421</span> <span class="tlaGNC">      201288 :             ialu_main_op1 = mprf2exu_rs1_data_i;</span></span>
<span id="L422"><span class="lineNum">     422</span> <span class="tlaGNC">      201288 :             ialu_main_op2 = exu_queue.imm;</span></span>
<span id="L423"><span class="lineNum">     423</span>              :         end</span>
<span id="L424"><span class="lineNum">     424</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L425"><span class="lineNum">     425</span>              :     end</span>
<span id="L426"><span class="lineNum">     426</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L427"><span class="lineNum">     427</span>              : end</span>
<span id="L428"><span class="lineNum">     428</span>              : </span>
<span id="L429"><span class="lineNum">     429</span>              : // IALU address operands fetch</span>
<span id="L430"><span class="lineNum">     430</span>              : //------------------------------------------------------------------------------</span>
<span id="L431"><span class="lineNum">     431</span>              : </span>
<span id="L432"><span class="lineNum">     432</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L433"><span class="lineNum">     433</span> <span class="tlaGNC">      824089 :     if (exu_queue.sum2_op == SCR1_SUM2_OP_REG_IMM) begin</span></span>
<span id="L434"><span class="lineNum">     434</span> <span class="tlaGNC">      460185 :         ialu_addr_op1 = mprf2exu_rs1_data_i;</span></span>
<span id="L435"><span class="lineNum">     435</span> <span class="tlaGNC">      460185 :         ialu_addr_op2 = exu_queue.imm;</span></span>
<span id="L436"><span class="lineNum">     436</span> <span class="tlaGNC">      824089 :     end else begin</span></span>
<span id="L437"><span class="lineNum">     437</span> <span class="tlaGNC">      824089 :         ialu_addr_op1 = pc_curr_ff;</span></span>
<span id="L438"><span class="lineNum">     438</span> <span class="tlaGNC">      824089 :         ialu_addr_op2 = exu_queue.imm;</span></span>
<span id="L439"><span class="lineNum">     439</span>              :     end</span>
<span id="L440"><span class="lineNum">     440</span>              : end</span>
<span id="L441"><span class="lineNum">     441</span>              : </span>
<span id="L442"><span class="lineNum">     442</span>              : // IALU module instantiation</span>
<span id="L443"><span class="lineNum">     443</span>              : //------------------------------------------------------------------------------</span>
<span id="L444"><span class="lineNum">     444</span>              : </span>
<span id="L445"><span class="lineNum">     445</span>              : scr1_pipe_ialu i_ialu(</span>
<span id="L446"><span class="lineNum">     446</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L447"><span class="lineNum">     447</span>              :     // Common</span>
<span id="L448"><span class="lineNum">     448</span>              :     .clk                        (clk               ),</span>
<span id="L449"><span class="lineNum">     449</span>              :     .rst_n                      (rst_n             ),</span>
<span id="L450"><span class="lineNum">     450</span>              :     .exu2ialu_rvm_cmd_vd_i      (ialu_vd           ),</span>
<span id="L451"><span class="lineNum">     451</span>              :     .ialu2exu_rvm_res_rdy_o     (ialu_rdy          ),</span>
<span id="L452"><span class="lineNum">     452</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L453"><span class="lineNum">     453</span>              : </span>
<span id="L454"><span class="lineNum">     454</span>              :     // IALU</span>
<span id="L455"><span class="lineNum">     455</span>              :     .exu2ialu_main_op1_i        (ialu_main_op1     ),</span>
<span id="L456"><span class="lineNum">     456</span>              :     .exu2ialu_main_op2_i        (ialu_main_op2     ),</span>
<span id="L457"><span class="lineNum">     457</span>              :     .exu2ialu_cmd_i             (exu_queue.ialu_cmd),</span>
<span id="L458"><span class="lineNum">     458</span>              :     .ialu2exu_main_res_o        (ialu_main_res     ),</span>
<span id="L459"><span class="lineNum">     459</span>              :     .ialu2exu_cmp_res_o         (ialu_cmp          ),</span>
<span id="L460"><span class="lineNum">     460</span>              : </span>
<span id="L461"><span class="lineNum">     461</span>              :     // Address adder signals</span>
<span id="L462"><span class="lineNum">     462</span>              :     .exu2ialu_addr_op1_i        (ialu_addr_op1     ),</span>
<span id="L463"><span class="lineNum">     463</span>              :     .exu2ialu_addr_op2_i        (ialu_addr_op2     ),</span>
<span id="L464"><span class="lineNum">     464</span>              :     .ialu2exu_addr_res_o        (ialu_addr_res     )</span>
<span id="L465"><span class="lineNum">     465</span>              : );</span>
<span id="L466"><span class="lineNum">     466</span>              : </span>
<span id="L467"><span class="lineNum">     467</span>              : //------------------------------------------------------------------------------</span>
<span id="L468"><span class="lineNum">     468</span>              : // Exceptions logic</span>
<span id="L469"><span class="lineNum">     469</span>              : //------------------------------------------------------------------------------</span>
<span id="L470"><span class="lineNum">     470</span>              : //</span>
<span id="L471"><span class="lineNum">     471</span>              :  // Exceptions logic consists of the following functional units:</span>
<span id="L472"><span class="lineNum">     472</span>              :  // - Exception request logic</span>
<span id="L473"><span class="lineNum">     473</span>              :  // - Exception code encoder</span>
<span id="L474"><span class="lineNum">     474</span>              :  // - Exception trap value multiplexer</span>
<span id="L475"><span class="lineNum">     475</span>              :  //</span>
<span id="L476"><span class="lineNum">     476</span>              : //</span>
<span id="L477"><span class="lineNum">     477</span>              : </span>
<span id="L478"><span class="lineNum">     478</span>              : `ifndef SCR1_RVC_EXT</span>
<span id="L479"><span class="lineNum">     479</span>              : assign jb_misalign  = exu_queue_vd  &amp; jb_taken &amp; |jb_new_pc[1:0];</span>
<span id="L480"><span class="lineNum">     480</span>              : `endif // ~SCR1_RVC_EXT</span>
<span id="L481"><span class="lineNum">     481</span>              : </span>
<span id="L482"><span class="lineNum">     482</span>              : // Exception request</span>
<span id="L483"><span class="lineNum">     483</span>              : assign exu_exc_req  = exu_queue_vd &amp; (exu_queue.exc_req | lsu_exc_req</span>
<span id="L484"><span class="lineNum">     484</span>              :                                                         | csr2exu_rw_exc_i</span>
<span id="L485"><span class="lineNum">     485</span>              : `ifndef SCR1_RVC_EXT</span>
<span id="L486"><span class="lineNum">     486</span>              :                                                         | jb_misalign</span>
<span id="L487"><span class="lineNum">     487</span>              : `endif // ~SCR1_RVC_EXT</span>
<span id="L488"><span class="lineNum">     488</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L489"><span class="lineNum">     489</span>              :   `ifdef SCR1_DBG_EN</span>
<span id="L490"><span class="lineNum">     490</span>              :                                                         | exu2hdu_ibrkpt_hw_o</span>
<span id="L491"><span class="lineNum">     491</span>              :   `endif // SCR1_DBG_EN</span>
<span id="L492"><span class="lineNum">     492</span>              : `endif // SCR1_TDU_EN</span>
<span id="L493"><span class="lineNum">     493</span>              :                                                         );</span>
<span id="L494"><span class="lineNum">     494</span>              : </span>
<span id="L495"><span class="lineNum">     495</span>              : // EXU exception request register</span>
<span id="L496"><span class="lineNum">     496</span>              : //------------------------------------------------------------------------------</span>
<span id="L497"><span class="lineNum">     497</span>              : </span>
<span id="L498"><span class="lineNum">     498</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L499"><span class="lineNum">     499</span>              : </span>
<span id="L500"><span class="lineNum">     500</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L501"><span class="lineNum">     501</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L502"><span class="lineNum">     502</span> <span class="tlaGNC">        1793 :         exu_exc_req_ff &lt;= 1'b0;</span></span>
<span id="L503"><span class="lineNum">     503</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L504"><span class="lineNum">     504</span> <span class="tlaGNC">     1282703 :         exu_exc_req_ff &lt;= exu_exc_req_next;</span></span>
<span id="L505"><span class="lineNum">     505</span>              :     end</span>
<span id="L506"><span class="lineNum">     506</span>              : end</span>
<span id="L507"><span class="lineNum">     507</span>              : </span>
<span id="L508"><span class="lineNum">     508</span>              : assign exu_exc_req_next = hdu2exu_dbg_halt2run_i ? 1'b0 : exu_exc_req;</span>
<span id="L509"><span class="lineNum">     509</span>              : `endif // SCR1_DBG_EN</span>
<span id="L510"><span class="lineNum">     510</span>              : </span>
<span id="L511"><span class="lineNum">     511</span>              : // Exception code encoder</span>
<span id="L512"><span class="lineNum">     512</span>              : //------------------------------------------------------------------------------</span>
<span id="L513"><span class="lineNum">     513</span>              : </span>
<span id="L514"><span class="lineNum">     514</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L515"><span class="lineNum">     515</span> <span class="tlaGNC">           1 :     case (1'b1)</span></span>
<span id="L516"><span class="lineNum">     516</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L517"><span class="lineNum">     517</span>              :   `ifdef SCR1_DBG_EN</span>
<span id="L518"><span class="lineNum">     518</span> <span class="tlaUNC tlaBgUNC">           0 :         exu2hdu_ibrkpt_hw_o: exc_code = SCR1_EXC_CODE_BREAKPOINT;</span></span>
<span id="L519"><span class="lineNum">     519</span>              :   `endif // SCR1_DBG_EN</span>
<span id="L520"><span class="lineNum">     520</span>              : `endif // SCR1_TDU_EN</span>
<span id="L521"><span class="lineNum">     521</span> <span class="tlaGNC tlaBgGNC">        2690 :         exu_queue.exc_req  : exc_code = exu_queue.exc_code;</span></span>
<span id="L522"><span class="lineNum">     522</span> <span class="tlaGNC">          36 :         lsu_exc_req        : exc_code = lsu_exc_code;</span></span>
<span id="L523"><span class="lineNum">     523</span> <span class="tlaUNC tlaBgUNC">           0 :         csr2exu_rw_exc_i   : exc_code = SCR1_EXC_CODE_ILLEGAL_INSTR;</span></span>
<span id="L524"><span class="lineNum">     524</span>              : `ifndef SCR1_RVC_EXT</span>
<span id="L525"><span class="lineNum">     525</span>              :         jb_misalign        : exc_code = SCR1_EXC_CODE_INSTR_MISALIGN;</span>
<span id="L526"><span class="lineNum">     526</span>              : `endif // ~SCR1_RVC_EXT</span>
<span id="L527"><span class="lineNum">     527</span> <span class="tlaGNC tlaBgGNC">     2567160 :         default            : exc_code = SCR1_EXC_CODE_ECALL_M;</span></span>
<span id="L528"><span class="lineNum">     528</span>              :     endcase // 1'b1</span>
<span id="L529"><span class="lineNum">     529</span>              : end</span>
<span id="L530"><span class="lineNum">     530</span>              : </span>
<span id="L531"><span class="lineNum">     531</span>              : // Exception trap value multiplexer</span>
<span id="L532"><span class="lineNum">     532</span>              : //------------------------------------------------------------------------------</span>
<span id="L533"><span class="lineNum">     533</span>              : </span>
<span id="L534"><span class="lineNum">     534</span>              : assign instr_fault_rvi_hi = exu_queue.instr_rvc;</span>
<span id="L535"><span class="lineNum">     535</span>              : assign exu_illegal_instr = {exu2csr_rw_addr_o,          // CSR address</span>
<span id="L536"><span class="lineNum">     536</span>              :                             5'(exu_queue.rs1_addr),     // rs1 / zimm</span>
<span id="L537"><span class="lineNum">     537</span>              :                             exu_queue.imm[14:12],       // funct3</span>
<span id="L538"><span class="lineNum">     538</span>              :                             5'(exu_queue.rd_addr),      // rd</span>
<span id="L539"><span class="lineNum">     539</span>              :                             SCR1_OPCODE_SYSTEM,</span>
<span id="L540"><span class="lineNum">     540</span>              :                             SCR1_INSTR_RVI</span>
<span id="L541"><span class="lineNum">     541</span>              :                            };</span>
<span id="L542"><span class="lineNum">     542</span>              : </span>
<span id="L543"><span class="lineNum">     543</span>              : // If Instruction Access Fault occurred on high part of RVI instruction trap</span>
<span id="L544"><span class="lineNum">     544</span>              : // value is set to point on the high part of the instruction (inc_pc=pc+2)</span>
<span id="L545"><span class="lineNum">     545</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L546"><span class="lineNum">     546</span> <span class="tlaGNC">           1 :     case (exc_code)</span></span>
<span id="L547"><span class="lineNum">     547</span>              : `ifndef SCR1_RVC_EXT</span>
<span id="L548"><span class="lineNum">     548</span>              :         SCR1_EXC_CODE_INSTR_MISALIGN    : exc_trap_val = jb_new_pc;</span>
<span id="L549"><span class="lineNum">     549</span>              : `endif // SCR1_RVC_EXT</span>
<span id="L550"><span class="lineNum">     550</span> <span class="tlaUNC tlaBgUNC">           0 :         SCR1_EXC_CODE_INSTR_ACCESS_FAULT: exc_trap_val = instr_fault_rvi_hi</span></span>
<span id="L551"><span class="lineNum">     551</span> <span class="tlaUNC">           0 :                                                        ? inc_pc</span></span>
<span id="L552"><span class="lineNum">     552</span> <span class="tlaUNC">           0 :                                                        : pc_curr_ff;</span></span>
<span id="L553"><span class="lineNum">     553</span>              : `ifdef SCR1_MTVAL_ILLEGAL_INSTR_EN</span>
<span id="L554"><span class="lineNum">     554</span> <span class="tlaGNC tlaBgGNC">        2160 :         SCR1_EXC_CODE_ILLEGAL_INSTR     : exc_trap_val = exu_queue.exc_req</span></span>
<span id="L555"><span class="lineNum">     555</span> <span class="tlaGNC">        1080 :                                                        ? exu_queue.imm</span></span>
<span id="L556"><span class="lineNum">     556</span> <span class="tlaGNC">        1080 :                                                        : exu_illegal_instr;</span></span>
<span id="L557"><span class="lineNum">     557</span>              : `else // SCR1_MTVAL_ILLEGAL_INSTR_EN</span>
<span id="L558"><span class="lineNum">     558</span>              :         SCR1_EXC_CODE_ILLEGAL_INSTR     : exc_trap_val = '0;</span>
<span id="L559"><span class="lineNum">     559</span>              : `endif // SCR1_MTVAL_ILLEGAL_INSTR_EN</span>
<span id="L560"><span class="lineNum">     560</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L561"><span class="lineNum">     561</span> <span class="tlaGNC">           2 :         SCR1_EXC_CODE_BREAKPOINT: begin</span></span>
<span id="L562"><span class="lineNum">     562</span> <span class="tlaGNC">           1 :             case (1'b1)</span></span>
<span id="L563"><span class="lineNum">     563</span> <span class="tlaUNC tlaBgUNC">           0 :                 tdu2exu_ibrkpt_exc_req_i: exc_trap_val = pc_curr_ff;</span></span>
<span id="L564"><span class="lineNum">     564</span> <span class="tlaUNC">           0 :                 tdu2lsu_dbrkpt_exc_req_i: exc_trap_val = ialu_addr_res;</span></span>
<span id="L565"><span class="lineNum">     565</span> <span class="tlaGNC tlaBgGNC">           2 :                 default                 : exc_trap_val = '0;</span></span>
<span id="L566"><span class="lineNum">     566</span>              :             endcase</span>
<span id="L567"><span class="lineNum">     567</span>              :         end</span>
<span id="L568"><span class="lineNum">     568</span>              : `endif // SCR1_TDU_EN</span>
<span id="L569"><span class="lineNum">     569</span>              :         SCR1_EXC_CODE_LD_ADDR_MISALIGN,</span>
<span id="L570"><span class="lineNum">     570</span>              :         SCR1_EXC_CODE_LD_ACCESS_FAULT,</span>
<span id="L571"><span class="lineNum">     571</span>              :         SCR1_EXC_CODE_ST_ADDR_MISALIGN,</span>
<span id="L572"><span class="lineNum">     572</span> <span class="tlaGNC">          36 :         SCR1_EXC_CODE_ST_ACCESS_FAULT   : exc_trap_val = ialu_addr_res;</span></span>
<span id="L573"><span class="lineNum">     573</span> <span class="tlaGNC">     2567688 :         default                         : exc_trap_val = '0;</span></span>
<span id="L574"><span class="lineNum">     574</span>              :     endcase // exc_code</span>
<span id="L575"><span class="lineNum">     575</span>              : end</span>
<span id="L576"><span class="lineNum">     576</span>              : </span>
<span id="L577"><span class="lineNum">     577</span>              : //------------------------------------------------------------------------------</span>
<span id="L578"><span class="lineNum">     578</span>              : // WFI logic</span>
<span id="L579"><span class="lineNum">     579</span>              : //------------------------------------------------------------------------------</span>
<span id="L580"><span class="lineNum">     580</span>              : //</span>
<span id="L581"><span class="lineNum">     581</span>              :  // Wait for interrupt (WFI) logic consists of the following functional units:</span>
<span id="L582"><span class="lineNum">     582</span>              :  // - WFI control logic</span>
<span id="L583"><span class="lineNum">     583</span>              :  // - WFI Run Start register</span>
<span id="L584"><span class="lineNum">     584</span>              :  // - WFI Halted flag register</span>
<span id="L585"><span class="lineNum">     585</span>              :  // - WFI status signals</span>
<span id="L586"><span class="lineNum">     586</span>              : //</span>
<span id="L587"><span class="lineNum">     587</span>              : </span>
<span id="L588"><span class="lineNum">     588</span>              : // WFI control logic</span>
<span id="L589"><span class="lineNum">     589</span>              : //------------------------------------------------------------------------------</span>
<span id="L590"><span class="lineNum">     590</span>              : </span>
<span id="L591"><span class="lineNum">     591</span>              : assign wfi_halt_cond = ~csr2exu_ip_ie_i</span>
<span id="L592"><span class="lineNum">     592</span>              :                      &amp; ((exu_queue_vd &amp; exu_queue.wfi_req) | wfi_run_start_ff)</span>
<span id="L593"><span class="lineNum">     593</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L594"><span class="lineNum">     594</span>              :                      &amp; ~hdu2exu_no_commit_i &amp; ~hdu2exu_dmode_sstep_en_i &amp; ~hdu2exu_dbg_run2halt_i</span>
<span id="L595"><span class="lineNum">     595</span>              : `endif // SCR1_DBG_EN</span>
<span id="L596"><span class="lineNum">     596</span>              :                      ;</span>
<span id="L597"><span class="lineNum">     597</span>              : assign wfi_halt_req  = ~wfi_halted_ff &amp; wfi_halt_cond;</span>
<span id="L598"><span class="lineNum">     598</span>              : </span>
<span id="L599"><span class="lineNum">     599</span>              : // HART will exit WFI halted state if the event that causes the HART to resume</span>
<span id="L600"><span class="lineNum">     600</span>              : // execution occurs even if it doesn't cause an interrupt to be taken</span>
<span id="L601"><span class="lineNum">     601</span>              : assign wfi_run_req   = wfi_halted_ff  &amp; (csr2exu_ip_ie_i</span>
<span id="L602"><span class="lineNum">     602</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L603"><span class="lineNum">     603</span>              :                                       | hdu2exu_dbg_halt2run_i</span>
<span id="L604"><span class="lineNum">     604</span>              : `endif // SCR1_DBG_EN</span>
<span id="L605"><span class="lineNum">     605</span>              :                                       );</span>
<span id="L606"><span class="lineNum">     606</span>              : </span>
<span id="L607"><span class="lineNum">     607</span>              : // WFI Run Start register</span>
<span id="L608"><span class="lineNum">     608</span>              : //------------------------------------------------------------------------------</span>
<span id="L609"><span class="lineNum">     609</span>              : </span>
<span id="L610"><span class="lineNum">     610</span>              : `ifndef SCR1_CLKCTRL_EN</span>
<span id="L611"><span class="lineNum">     611</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L612"><span class="lineNum">     612</span>              : `else // SCR1_CLKCTRL_EN</span>
<span id="L613"><span class="lineNum">     613</span>              : always_ff @(negedge rst_n, posedge clk_alw_on) begin</span>
<span id="L614"><span class="lineNum">     614</span>              : `endif // SCR1_CLKCTRL_EN</span>
<span id="L615"><span class="lineNum">     615</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L616"><span class="lineNum">     616</span> <span class="tlaGNC">        1793 :         wfi_run_start_ff &lt;= 1'b0;</span></span>
<span id="L617"><span class="lineNum">     617</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L618"><span class="lineNum">     618</span> <span class="tlaGNC">     1282703 :         wfi_run_start_ff &lt;= wfi_run_start_next;</span></span>
<span id="L619"><span class="lineNum">     619</span>              :     end</span>
<span id="L620"><span class="lineNum">     620</span>              : end</span>
<span id="L621"><span class="lineNum">     621</span>              : </span>
<span id="L622"><span class="lineNum">     622</span>              : assign wfi_run_start_next = wfi_halted_ff &amp; csr2exu_ip_ie_i &amp; ~exu2csr_take_irq_o;</span>
<span id="L623"><span class="lineNum">     623</span>              : </span>
<span id="L624"><span class="lineNum">     624</span>              : // WFI halted flag register</span>
<span id="L625"><span class="lineNum">     625</span>              : //------------------------------------------------------------------------------</span>
<span id="L626"><span class="lineNum">     626</span>              : </span>
<span id="L627"><span class="lineNum">     627</span>              : assign wfi_halted_upd = wfi_halt_req | wfi_run_req;</span>
<span id="L628"><span class="lineNum">     628</span>              : </span>
<span id="L629"><span class="lineNum">     629</span>              : `ifndef SCR1_CLKCTRL_EN</span>
<span id="L630"><span class="lineNum">     630</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L631"><span class="lineNum">     631</span>              : `else // SCR1_CLKCTRL_EN</span>
<span id="L632"><span class="lineNum">     632</span>              : always_ff @(negedge rst_n, posedge clk_alw_on) begin</span>
<span id="L633"><span class="lineNum">     633</span>              : `endif // SCR1_CLKCTRL_EN</span>
<span id="L634"><span class="lineNum">     634</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L635"><span class="lineNum">     635</span> <span class="tlaGNC">        1793 :         wfi_halted_ff &lt;= 1'b0;</span></span>
<span id="L636"><span class="lineNum">     636</span> <span class="tlaGNC">           4 :     end else if (wfi_halted_upd) begin</span></span>
<span id="L637"><span class="lineNum">     637</span> <span class="tlaGNC">           2 :         wfi_halted_ff &lt;= wfi_halted_next;</span></span>
<span id="L638"><span class="lineNum">     638</span>              :     end</span>
<span id="L639"><span class="lineNum">     639</span>              : end</span>
<span id="L640"><span class="lineNum">     640</span>              : </span>
<span id="L641"><span class="lineNum">     641</span>              : assign wfi_halted_next = wfi_halt_req | ~wfi_run_req;</span>
<span id="L642"><span class="lineNum">     642</span>              : </span>
<span id="L643"><span class="lineNum">     643</span>              : // WFI status signals</span>
<span id="L644"><span class="lineNum">     644</span>              : //------------------------------------------------------------------------------</span>
<span id="L645"><span class="lineNum">     645</span>              : </span>
<span id="L646"><span class="lineNum">     646</span>              : assign exu2pipe_wfi_run2halt_o = wfi_halt_req;</span>
<span id="L647"><span class="lineNum">     647</span>              : `ifdef SCR1_CLKCTRL_EN</span>
<span id="L648"><span class="lineNum">     648</span>              : assign exu2pipe_wfi_halted_o   = wfi_halted_ff;</span>
<span id="L649"><span class="lineNum">     649</span>              : `endif // SCR1_CLKCTRL_EN</span>
<span id="L650"><span class="lineNum">     650</span>              : </span>
<span id="L651"><span class="lineNum">     651</span>              : //------------------------------------------------------------------------------</span>
<span id="L652"><span class="lineNum">     652</span>              : // Program Counter logic</span>
<span id="L653"><span class="lineNum">     653</span>              : //------------------------------------------------------------------------------</span>
<span id="L654"><span class="lineNum">     654</span>              : //</span>
<span id="L655"><span class="lineNum">     655</span>              :  // PC logic consists of the following functional units:</span>
<span id="L656"><span class="lineNum">     656</span>              :  // - PC initialization logic</span>
<span id="L657"><span class="lineNum">     657</span>              :  // - Current PC register</span>
<span id="L658"><span class="lineNum">     658</span>              :  // - New PC multiplexer</span>
<span id="L659"><span class="lineNum">     659</span>              : </span>
<span id="L660"><span class="lineNum">     660</span>              : // PC initialization logic</span>
<span id="L661"><span class="lineNum">     661</span>              : //------------------------------------------------------------------------------</span>
<span id="L662"><span class="lineNum">     662</span>              : // Generates a New PC request to set PC to reset value</span>
<span id="L663"><span class="lineNum">     663</span>              : </span>
<span id="L664"><span class="lineNum">     664</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L665"><span class="lineNum">     665</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L666"><span class="lineNum">     666</span> <span class="tlaGNC">        1793 :         init_pc_v &lt;= '0;</span></span>
<span id="L667"><span class="lineNum">     667</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L668"><span class="lineNum">     668</span> <span class="tlaGNC">        1792 :         if (~&amp;init_pc_v) begin</span></span>
<span id="L669"><span class="lineNum">     669</span> <span class="tlaGNC">         896 :             init_pc_v &lt;= {init_pc_v[2:0], 1'b1};</span></span>
<span id="L670"><span class="lineNum">     670</span>              :         end</span>
<span id="L671"><span class="lineNum">     671</span>              :     end</span>
<span id="L672"><span class="lineNum">     672</span>              : end</span>
<span id="L673"><span class="lineNum">     673</span>              : </span>
<span id="L674"><span class="lineNum">     674</span>              : assign init_pc = ~init_pc_v[3] &amp; init_pc_v[2];</span>
<span id="L675"><span class="lineNum">     675</span>              : </span>
<span id="L676"><span class="lineNum">     676</span>              : // Current PC register</span>
<span id="L677"><span class="lineNum">     677</span>              : //------------------------------------------------------------------------------</span>
<span id="L678"><span class="lineNum">     678</span>              : </span>
<span id="L679"><span class="lineNum">     679</span>              : assign pc_curr_upd = ((exu2pipe_instret_o | exu2csr_take_irq_o</span>
<span id="L680"><span class="lineNum">     680</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L681"><span class="lineNum">     681</span>              :                    | dbg_run_start_npbuf) &amp; ( ~hdu2exu_pc_advmt_dsbl_i</span>
<span id="L682"><span class="lineNum">     682</span>              :                                             &amp; ~hdu2exu_no_commit_i</span>
<span id="L683"><span class="lineNum">     683</span>              : `endif // SCR1_DBG_EN</span>
<span id="L684"><span class="lineNum">     684</span>              :                    ));</span>
<span id="L685"><span class="lineNum">     685</span>              : </span>
<span id="L686"><span class="lineNum">     686</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L687"><span class="lineNum">     687</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L688"><span class="lineNum">     688</span> <span class="tlaGNC">        1793 :         pc_curr_ff &lt;= SCR1_RST_VECTOR;</span></span>
<span id="L689"><span class="lineNum">     689</span> <span class="tlaGNC">      561625 :     end else if (pc_curr_upd) begin</span></span>
<span id="L690"><span class="lineNum">     690</span> <span class="tlaGNC">      721078 :         pc_curr_ff &lt;= pc_curr_next;</span></span>
<span id="L691"><span class="lineNum">     691</span>              :     end</span>
<span id="L692"><span class="lineNum">     692</span>              : end</span>
<span id="L693"><span class="lineNum">     693</span>              : </span>
<span id="L694"><span class="lineNum">     694</span>              : `ifdef SCR1_RVC_EXT</span>
<span id="L695"><span class="lineNum">     695</span>              : assign inc_pc = pc_curr_ff + (exu_queue.instr_rvc ? `SCR1_XLEN'd2 : `SCR1_XLEN'd4);</span>
<span id="L696"><span class="lineNum">     696</span>              : `else // ~SCR1_RVC_EXT</span>
<span id="L697"><span class="lineNum">     697</span>              : assign inc_pc = pc_curr_ff + `SCR1_XLEN'd4;</span>
<span id="L698"><span class="lineNum">     698</span>              : `endif // ~SCR1_RVC_EXT</span>
<span id="L699"><span class="lineNum">     699</span>              : </span>
<span id="L700"><span class="lineNum">     700</span>              : assign pc_curr_next = exu2ifu_pc_new_req_o        ? exu2ifu_pc_new_o</span>
<span id="L701"><span class="lineNum">     701</span>              :                     : (inc_pc[6] ^ pc_curr_ff[6]) ? inc_pc</span>
<span id="L702"><span class="lineNum">     702</span>              :                                                   : {pc_curr_ff[`SCR1_XLEN-1:6], inc_pc[5:0]};</span>
<span id="L703"><span class="lineNum">     703</span>              : </span>
<span id="L704"><span class="lineNum">     704</span>              : // New PC multiplexer</span>
<span id="L705"><span class="lineNum">     705</span>              : //------------------------------------------------------------------------------</span>
<span id="L706"><span class="lineNum">     706</span>              : </span>
<span id="L707"><span class="lineNum">     707</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L708"><span class="lineNum">     708</span> <span class="tlaGNC">           1 :     case (1'b1)</span></span>
<span id="L709"><span class="lineNum">     709</span> <span class="tlaGNC">         448 :         init_pc             : exu2ifu_pc_new_o = SCR1_RST_VECTOR;</span></span>
<span id="L710"><span class="lineNum">     710</span>              :         exu2csr_take_exc_o,</span>
<span id="L711"><span class="lineNum">     711</span>              :         exu2csr_take_irq_o,</span>
<span id="L712"><span class="lineNum">     712</span> <span class="tlaGNC">        1306 :         exu2csr_mret_instr_o: exu2ifu_pc_new_o = csr2exu_new_pc_i;</span></span>
<span id="L713"><span class="lineNum">     713</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L714"><span class="lineNum">     714</span> <span class="tlaUNC tlaBgUNC">           0 :         dbg_run_start_npbuf : exu2ifu_pc_new_o = hdu2exu_dbg_new_pc_i;</span></span>
<span id="L715"><span class="lineNum">     715</span>              : `endif // SCR1_DBG_EN</span>
<span id="L716"><span class="lineNum">     716</span> <span class="tlaUNC">           0 :         wfi_run_start_ff    : exu2ifu_pc_new_o = pc_curr_ff;</span></span>
<span id="L717"><span class="lineNum">     717</span> <span class="tlaGNC tlaBgGNC">           8 :         exu_queue.fencei_req: exu2ifu_pc_new_o = inc_pc;</span></span>
<span id="L718"><span class="lineNum">     718</span> <span class="tlaGNC">     2568124 :         default             : exu2ifu_pc_new_o = ialu_addr_res &amp; SCR1_JUMP_MASK;</span></span>
<span id="L719"><span class="lineNum">     719</span>              :     endcase</span>
<span id="L720"><span class="lineNum">     720</span>              : end</span>
<span id="L721"><span class="lineNum">     721</span>              : </span>
<span id="L722"><span class="lineNum">     722</span>              : assign exu2ifu_pc_new_req_o = init_pc                                        // reset</span>
<span id="L723"><span class="lineNum">     723</span>              :                             | exu2csr_take_irq_o</span>
<span id="L724"><span class="lineNum">     724</span>              :                             | exu2csr_take_exc_o</span>
<span id="L725"><span class="lineNum">     725</span>              :                             | (exu2csr_mret_instr_o &amp; ~csr2exu_mstatus_mie_up_i)</span>
<span id="L726"><span class="lineNum">     726</span>              :                             | (exu_queue_vd &amp; exu_queue.fencei_req)</span>
<span id="L727"><span class="lineNum">     727</span>              :                             | (wfi_run_start_ff</span>
<span id="L728"><span class="lineNum">     728</span>              : `ifdef SCR1_CLKCTRL_EN</span>
<span id="L729"><span class="lineNum">     729</span>              :                             &amp; clk_pipe_en</span>
<span id="L730"><span class="lineNum">     730</span>              : `endif // SCR1_CLKCTRL_EN</span>
<span id="L731"><span class="lineNum">     731</span>              :                             )</span>
<span id="L732"><span class="lineNum">     732</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L733"><span class="lineNum">     733</span>              :                             | dbg_run_start_npbuf</span>
<span id="L734"><span class="lineNum">     734</span>              : `endif // SCR1_DBG_EN</span>
<span id="L735"><span class="lineNum">     735</span>              :                             | (exu_queue_vd &amp; jb_taken);</span>
<span id="L736"><span class="lineNum">     736</span>              : </span>
<span id="L737"><span class="lineNum">     737</span>              : // Jump/branch signals</span>
<span id="L738"><span class="lineNum">     738</span>              : assign branch_taken = exu_queue.branch_req &amp; ialu_cmp;</span>
<span id="L739"><span class="lineNum">     739</span>              : assign jb_taken     = exu_queue.jump_req | branch_taken;</span>
<span id="L740"><span class="lineNum">     740</span>              : assign jb_new_pc    = ialu_addr_res &amp; SCR1_JUMP_MASK;</span>
<span id="L741"><span class="lineNum">     741</span>              : </span>
<span id="L742"><span class="lineNum">     742</span>              : // PC to be loaded on MRET from interrupt trap</span>
<span id="L743"><span class="lineNum">     743</span>              : assign exu2csr_pc_next_o  = ~exu_queue_vd ? pc_curr_ff</span>
<span id="L744"><span class="lineNum">     744</span>              :                           : jb_taken      ? jb_new_pc</span>
<span id="L745"><span class="lineNum">     745</span>              :                                           : inc_pc;</span>
<span id="L746"><span class="lineNum">     746</span>              : assign exu2pipe_pc_curr_o = pc_curr_ff;</span>
<span id="L747"><span class="lineNum">     747</span>              : </span>
<span id="L748"><span class="lineNum">     748</span>              : //------------------------------------------------------------------------------</span>
<span id="L749"><span class="lineNum">     749</span>              : // Load/Store Unit (LSU)</span>
<span id="L750"><span class="lineNum">     750</span>              : //------------------------------------------------------------------------------</span>
<span id="L751"><span class="lineNum">     751</span>              :  //</span>
<span id="L752"><span class="lineNum">     752</span>              :  // Functionality:</span>
<span id="L753"><span class="lineNum">     753</span>              :  // - Performs load and store operations in Data Memory</span>
<span id="L754"><span class="lineNum">     754</span>              :  // - Generates DMEM address misalign and access fault exceptions</span>
<span id="L755"><span class="lineNum">     755</span>              :  // - Passes DMEM operations information to TDU and generates LSU breakpoint exception</span>
<span id="L756"><span class="lineNum">     756</span>              :  //</span>
<span id="L757"><span class="lineNum">     757</span>              : //------------------------------------------------------------------------------</span>
<span id="L758"><span class="lineNum">     758</span>              : </span>
<span id="L759"><span class="lineNum">     759</span>              : assign lsu_req  = ((exu_queue.lsu_cmd != SCR1_LSU_CMD_NONE) &amp; exu_queue_vd);</span>
<span id="L760"><span class="lineNum">     760</span>              : </span>
<span id="L761"><span class="lineNum">     761</span>              : scr1_pipe_lsu i_lsu(</span>
<span id="L762"><span class="lineNum">     762</span>              :     .rst_n                      (rst_n                   ),</span>
<span id="L763"><span class="lineNum">     763</span>              :     .clk                        (clk                     ),</span>
<span id="L764"><span class="lineNum">     764</span>              : </span>
<span id="L765"><span class="lineNum">     765</span>              :     // EXU &lt;-&gt; LSU interface</span>
<span id="L766"><span class="lineNum">     766</span>              :     .exu2lsu_req_i              (lsu_req                 ),       // Request to LSU</span>
<span id="L767"><span class="lineNum">     767</span>              :     .exu2lsu_cmd_i              (exu_queue.lsu_cmd       ),       // LSU command</span>
<span id="L768"><span class="lineNum">     768</span>              :     .exu2lsu_addr_i             (ialu_addr_res           ),       // DMEM address</span>
<span id="L769"><span class="lineNum">     769</span>              :     .exu2lsu_sdata_i            (mprf2exu_rs2_data_i     ),       // Data for store to DMEM</span>
<span id="L770"><span class="lineNum">     770</span>              :     .lsu2exu_rdy_o              (lsu_rdy                 ),       // LSU ready</span>
<span id="L771"><span class="lineNum">     771</span>              :     .lsu2exu_ldata_o            (lsu_l_data              ),       // Loaded data form DMEM</span>
<span id="L772"><span class="lineNum">     772</span>              :     .lsu2exu_exc_o              (lsu_exc_req             ),       // LSU exception</span>
<span id="L773"><span class="lineNum">     773</span>              :     .lsu2exu_exc_code_o         (lsu_exc_code            ),       // LSU exception code</span>
<span id="L774"><span class="lineNum">     774</span>              : </span>
<span id="L775"><span class="lineNum">     775</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L776"><span class="lineNum">     776</span>              :     // TDU &lt;-&gt; LSU interface</span>
<span id="L777"><span class="lineNum">     777</span>              :     .lsu2tdu_dmon_o             (lsu2tdu_dmon_o          ),</span>
<span id="L778"><span class="lineNum">     778</span>              :     .tdu2lsu_ibrkpt_exc_req_i   (tdu2lsu_ibrkpt_exc_req_i),</span>
<span id="L779"><span class="lineNum">     779</span>              :     .tdu2lsu_dbrkpt_exc_req_i   (tdu2lsu_dbrkpt_exc_req_i),</span>
<span id="L780"><span class="lineNum">     780</span>              : `endif // SCR1_TDU_EN</span>
<span id="L781"><span class="lineNum">     781</span>              : </span>
<span id="L782"><span class="lineNum">     782</span>              :     // Data memory interface</span>
<span id="L783"><span class="lineNum">     783</span>              :     .lsu2dmem_req_o             (exu2dmem_req_o          ),       // DMEM request</span>
<span id="L784"><span class="lineNum">     784</span>              :     .lsu2dmem_cmd_o             (exu2dmem_cmd_o          ),       // DMEM command</span>
<span id="L785"><span class="lineNum">     785</span>              :     .lsu2dmem_width_o           (exu2dmem_width_o        ),       // DMEM width</span>
<span id="L786"><span class="lineNum">     786</span>              :     .lsu2dmem_addr_o            (exu2dmem_addr_o         ),       // DMEM address</span>
<span id="L787"><span class="lineNum">     787</span>              :     .lsu2dmem_wdata_o           (exu2dmem_wdata_o        ),       // DMEM write data</span>
<span id="L788"><span class="lineNum">     788</span>              :     .dmem2lsu_req_ack_i         (dmem2exu_req_ack_i      ),       // DMEM request acknowledge</span>
<span id="L789"><span class="lineNum">     789</span>              :     .dmem2lsu_rdata_i           (dmem2exu_rdata_i        ),       // DMEM read data</span>
<span id="L790"><span class="lineNum">     790</span>              :     .dmem2lsu_resp_i            (dmem2exu_resp_i         )        // DMEM response</span>
<span id="L791"><span class="lineNum">     791</span>              : );</span>
<span id="L792"><span class="lineNum">     792</span>              : </span>
<span id="L793"><span class="lineNum">     793</span>              : //------------------------------------------------------------------------------</span>
<span id="L794"><span class="lineNum">     794</span>              : // EXU status logic</span>
<span id="L795"><span class="lineNum">     795</span>              : //------------------------------------------------------------------------------</span>
<span id="L796"><span class="lineNum">     796</span>              : </span>
<span id="L797"><span class="lineNum">     797</span>              : // EXU ready flag</span>
<span id="L798"><span class="lineNum">     798</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L799"><span class="lineNum">     799</span> <span class="tlaGNC">           1 :     case (1'b1)</span></span>
<span id="L800"><span class="lineNum">     800</span> <span class="tlaGNC">      864560 :         lsu_req                 : exu_rdy = lsu_rdy | lsu_exc_req;</span></span>
<span id="L801"><span class="lineNum">     801</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L802"><span class="lineNum">     802</span> <span class="tlaGNC">     1024854 :         ialu_vd                 : exu_rdy = ialu_rdy;</span></span>
<span id="L803"><span class="lineNum">     803</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L804"><span class="lineNum">     804</span> <span class="tlaGNC">        1296 :         csr2exu_mstatus_mie_up_i: exu_rdy = 1'b0;</span></span>
<span id="L805"><span class="lineNum">     805</span> <span class="tlaGNC">      678730 :         default                 : exu_rdy = 1'b1;</span></span>
<span id="L806"><span class="lineNum">     806</span>              :     endcase</span>
<span id="L807"><span class="lineNum">     807</span>              : end</span>
<span id="L808"><span class="lineNum">     808</span>              : </span>
<span id="L809"><span class="lineNum">     809</span>              : assign exu2pipe_init_pc_o       = init_pc;</span>
<span id="L810"><span class="lineNum">     810</span>              : assign exu2idu_rdy_o            = exu_rdy &amp; ~exu_queue_barrier;</span>
<span id="L811"><span class="lineNum">     811</span>              : assign exu2pipe_exu_busy_o      = exu_queue_vd &amp; ~exu_rdy;</span>
<span id="L812"><span class="lineNum">     812</span>              : assign exu2pipe_instret_o       = exu_queue_vd &amp; exu_rdy;</span>
<span id="L813"><span class="lineNum">     813</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L814"><span class="lineNum">     814</span>              : assign exu2csr_instret_no_exc_o = exu2pipe_instret_o &amp; ~exu_exc_req;</span>
<span id="L815"><span class="lineNum">     815</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L816"><span class="lineNum">     816</span>              : </span>
<span id="L817"><span class="lineNum">     817</span>              : // Exceptions</span>
<span id="L818"><span class="lineNum">     818</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L819"><span class="lineNum">     819</span>              : assign exu2pipe_exc_req_o  = exu_queue_vd ? exu_exc_req : exu_exc_req_ff;</span>
<span id="L820"><span class="lineNum">     820</span>              : `else // SCR1_DBG_EN</span>
<span id="L821"><span class="lineNum">     821</span>              : assign exu2pipe_exc_req_o  = exu_exc_req;</span>
<span id="L822"><span class="lineNum">     822</span>              : `endif // SCR1_DBG_EN</span>
<span id="L823"><span class="lineNum">     823</span>              : </span>
<span id="L824"><span class="lineNum">     824</span>              : // Breakpoints</span>
<span id="L825"><span class="lineNum">     825</span>              : assign exu2pipe_brkpt_o    = exu_queue_vd &amp; (exu_queue.exc_code == SCR1_EXC_CODE_BREAKPOINT);</span>
<span id="L826"><span class="lineNum">     826</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L827"><span class="lineNum">     827</span>              :   `ifdef SCR1_DBG_EN</span>
<span id="L828"><span class="lineNum">     828</span>              : assign exu2hdu_ibrkpt_hw_o = tdu2exu_ibrkpt_exc_req_i | tdu2lsu_dbrkpt_exc_req_i;</span>
<span id="L829"><span class="lineNum">     829</span>              :   `endif // SCR1_DBG_EN</span>
<span id="L830"><span class="lineNum">     830</span>              : `endif // SCR1_TDU_EN</span>
<span id="L831"><span class="lineNum">     831</span>              : </span>
<span id="L832"><span class="lineNum">     832</span>              : //------------------------------------------------------------------------------</span>
<span id="L833"><span class="lineNum">     833</span>              : // EXU &lt;-&gt; MPRF interface</span>
<span id="L834"><span class="lineNum">     834</span>              : //------------------------------------------------------------------------------</span>
<span id="L835"><span class="lineNum">     835</span>              : </span>
<span id="L836"><span class="lineNum">     836</span>              : // Operands fetching stage</span>
<span id="L837"><span class="lineNum">     837</span>              : //------------------------------------------------------------------------------</span>
<span id="L838"><span class="lineNum">     838</span>              : </span>
<span id="L839"><span class="lineNum">     839</span>              : `ifdef  SCR1_NO_EXE_STAGE</span>
<span id="L840"><span class="lineNum">     840</span>              : assign mprf_rs1_req = exu_queue_vd &amp; idu2exu_use_rs1_i;</span>
<span id="L841"><span class="lineNum">     841</span>              : assign mprf_rs2_req = exu_queue_vd &amp; idu2exu_use_rs2_i;</span>
<span id="L842"><span class="lineNum">     842</span>              : `else // SCR1_NO_EXE_STAGE</span>
<span id="L843"><span class="lineNum">     843</span>              :  `ifdef  SCR1_MPRF_RAM</span>
<span id="L844"><span class="lineNum">     844</span>              : assign mprf_rs1_req = exu_queue_en</span>
<span id="L845"><span class="lineNum">     845</span>              :                     ? (exu_queue_vd_next &amp; idu2exu_use_rs1_i)</span>
<span id="L846"><span class="lineNum">     846</span>              :                     : (exu_queue_vd      &amp; idu2exu_use_rs1_ff);</span>
<span id="L847"><span class="lineNum">     847</span>              : assign mprf_rs2_req = exu_queue_en</span>
<span id="L848"><span class="lineNum">     848</span>              :                     ? (exu_queue_vd_next &amp; idu2exu_use_rs2_i)</span>
<span id="L849"><span class="lineNum">     849</span>              :                     : (exu_queue_vd      &amp; idu2exu_use_rs2_ff);</span>
<span id="L850"><span class="lineNum">     850</span>              :  `else // SCR1_MPRF_RAM</span>
<span id="L851"><span class="lineNum">     851</span>              : assign mprf_rs1_req = exu_queue_vd &amp; idu2exu_use_rs1_ff;</span>
<span id="L852"><span class="lineNum">     852</span>              : assign mprf_rs2_req = exu_queue_vd &amp; idu2exu_use_rs2_ff;</span>
<span id="L853"><span class="lineNum">     853</span>              :  `endif // SCR1_MPRF_RAM</span>
<span id="L854"><span class="lineNum">     854</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L855"><span class="lineNum">     855</span>              : </span>
<span id="L856"><span class="lineNum">     856</span>              : // If exu_queue isn't enabled we need previous addresses and usage flags because</span>
<span id="L857"><span class="lineNum">     857</span>              : // RAM blocks read operation is SYNCHRONOUS</span>
<span id="L858"><span class="lineNum">     858</span>              : `ifdef SCR1_MPRF_RAM</span>
<span id="L859"><span class="lineNum">     859</span>              : assign mprf_rs1_addr = exu_queue_en ? idu2exu_cmd_i.rs1_addr[`SCR1_MPRF_AWIDTH-1:0] : exu_queue.rs1_addr[`SCR1_MPRF_AWIDTH-1:0];</span>
<span id="L860"><span class="lineNum">     860</span>              : assign mprf_rs2_addr = exu_queue_en ? idu2exu_cmd_i.rs2_addr[`SCR1_MPRF_AWIDTH-1:0] : exu_queue.rs2_addr[`SCR1_MPRF_AWIDTH-1:0];</span>
<span id="L861"><span class="lineNum">     861</span>              : `else // SCR1_MPRF_RAM</span>
<span id="L862"><span class="lineNum">     862</span>              : assign mprf_rs1_addr = exu_queue.rs1_addr[`SCR1_MPRF_AWIDTH-1:0];</span>
<span id="L863"><span class="lineNum">     863</span>              : assign mprf_rs2_addr = exu_queue.rs2_addr[`SCR1_MPRF_AWIDTH-1:0];</span>
<span id="L864"><span class="lineNum">     864</span>              : `endif // SCR1_MPRF_RAM</span>
<span id="L865"><span class="lineNum">     865</span>              : </span>
<span id="L866"><span class="lineNum">     866</span>              : assign exu2mprf_rs1_addr_o = mprf_rs1_req ? mprf_rs1_addr[`SCR1_MPRF_AWIDTH-1:0] : '0;</span>
<span id="L867"><span class="lineNum">     867</span>              : assign exu2mprf_rs2_addr_o = mprf_rs2_req ? mprf_rs2_addr[`SCR1_MPRF_AWIDTH-1:0] : '0;</span>
<span id="L868"><span class="lineNum">     868</span>              : </span>
<span id="L869"><span class="lineNum">     869</span>              : // Write back stage</span>
<span id="L870"><span class="lineNum">     870</span>              : //------------------------------------------------------------------------------</span>
<span id="L871"><span class="lineNum">     871</span>              : </span>
<span id="L872"><span class="lineNum">     872</span>              : assign exu2mprf_w_req_o   = (exu_queue.rd_wb_sel != SCR1_RD_WB_NONE) &amp; exu_queue_vd &amp; ~exu_exc_req</span>
<span id="L873"><span class="lineNum">     873</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L874"><span class="lineNum">     874</span>              :                           &amp; ~hdu2exu_no_commit_i</span>
<span id="L875"><span class="lineNum">     875</span>              : `endif // SCR1_DBG_EN</span>
<span id="L876"><span class="lineNum">     876</span>              :                           &amp; ((exu_queue.rd_wb_sel == SCR1_RD_WB_CSR) ? csr_access_init : exu_rdy);</span>
<span id="L877"><span class="lineNum">     877</span>              : </span>
<span id="L878"><span class="lineNum">     878</span>              : assign exu2mprf_rd_addr_o = `SCR1_MPRF_AWIDTH'(exu_queue.rd_addr);</span>
<span id="L879"><span class="lineNum">     879</span>              : </span>
<span id="L880"><span class="lineNum">     880</span>              : // MRPF RD data multiplexer</span>
<span id="L881"><span class="lineNum">     881</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L882"><span class="lineNum">     882</span> <span class="tlaGNC">           1 :     case (exu_queue.rd_wb_sel)</span></span>
<span id="L883"><span class="lineNum">     883</span> <span class="tlaGNC">       79990 :         SCR1_RD_WB_SUM2  : exu2mprf_rd_data_o = ialu_addr_res;</span></span>
<span id="L884"><span class="lineNum">     884</span> <span class="tlaGNC">      149570 :         SCR1_RD_WB_IMM   : exu2mprf_rd_data_o = exu_queue.imm;</span></span>
<span id="L885"><span class="lineNum">     885</span> <span class="tlaGNC">       37162 :         SCR1_RD_WB_INC_PC: exu2mprf_rd_data_o = inc_pc;</span></span>
<span id="L886"><span class="lineNum">     886</span> <span class="tlaGNC">      503576 :         SCR1_RD_WB_LSU   : exu2mprf_rd_data_o = lsu_l_data;</span></span>
<span id="L887"><span class="lineNum">     887</span> <span class="tlaGNC">        6164 :         SCR1_RD_WB_CSR   : exu2mprf_rd_data_o = csr2exu_r_data_i;</span></span>
<span id="L888"><span class="lineNum">     888</span> <span class="tlaGNC">     1792086 :         default          : exu2mprf_rd_data_o = ialu_main_res;</span></span>
<span id="L889"><span class="lineNum">     889</span>              :     endcase</span>
<span id="L890"><span class="lineNum">     890</span>              : end</span>
<span id="L891"><span class="lineNum">     891</span>              : </span>
<span id="L892"><span class="lineNum">     892</span>              : //------------------------------------------------------------------------------</span>
<span id="L893"><span class="lineNum">     893</span>              : // EXU &lt;-&gt; CSR interface</span>
<span id="L894"><span class="lineNum">     894</span>              : //------------------------------------------------------------------------------</span>
<span id="L895"><span class="lineNum">     895</span>              : //</span>
<span id="L896"><span class="lineNum">     896</span>              :  // EXU &lt;-&gt; CSR interface consists of the following functional units:</span>
<span id="L897"><span class="lineNum">     897</span>              :  // - CSR write/read interface</span>
<span id="L898"><span class="lineNum">     898</span>              :  // - CSR access FSM</span>
<span id="L899"><span class="lineNum">     899</span>              :  // - CSR events interface:</span>
<span id="L900"><span class="lineNum">     900</span>              :  //   - Exceptions signals</span>
<span id="L901"><span class="lineNum">     901</span>              :  //   - Interrupts signals</span>
<span id="L902"><span class="lineNum">     902</span>              :  //   - MRET signals</span>
<span id="L903"><span class="lineNum">     903</span>              : //</span>
<span id="L904"><span class="lineNum">     904</span>              : </span>
<span id="L905"><span class="lineNum">     905</span>              : // CSRs write/read interface</span>
<span id="L906"><span class="lineNum">     906</span>              : //------------------------------------------------------------------------------</span>
<span id="L907"><span class="lineNum">     907</span>              : </span>
<span id="L908"><span class="lineNum">     908</span>              : // CSR write/read request signals calculation</span>
<span id="L909"><span class="lineNum">     909</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L910"><span class="lineNum">     910</span> <span class="tlaGNC">      496496 :     if (~exu_queue_vd</span></span>
<span id="L911"><span class="lineNum">     911</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L912"><span class="lineNum">     912</span>              :        | tdu2exu_ibrkpt_exc_req_i</span>
<span id="L913"><span class="lineNum">     913</span>              : `endif // SCR1_TDU_EN</span>
<span id="L914"><span class="lineNum">     914</span> <span class="tlaGNC">      248248 :     ) begin</span></span>
<span id="L915"><span class="lineNum">     915</span> <span class="tlaGNC">      248248 :         exu2csr_r_req_o = 1'b0;</span></span>
<span id="L916"><span class="lineNum">     916</span> <span class="tlaGNC">      248248 :         exu2csr_w_req_o = 1'b0;</span></span>
<span id="L917"><span class="lineNum">     917</span> <span class="tlaGNC">     1036472 :     end else begin</span></span>
<span id="L918"><span class="lineNum">     918</span> <span class="tlaGNC">     1036472 :         case (exu_queue.csr_cmd)</span></span>
<span id="L919"><span class="lineNum">     919</span> <span class="tlaGNC">        2152 :             SCR1_CSR_CMD_WRITE  : begin</span></span>
<span id="L920"><span class="lineNum">     920</span> <span class="tlaGNC">        1076 :                 exu2csr_r_req_o = |exu_queue.rd_addr;</span></span>
<span id="L921"><span class="lineNum">     921</span> <span class="tlaGNC">        1076 :                 exu2csr_w_req_o = csr_access_init;</span></span>
<span id="L922"><span class="lineNum">     922</span>              :             end</span>
<span id="L923"><span class="lineNum">     923</span>              :             SCR1_CSR_CMD_SET,</span>
<span id="L924"><span class="lineNum">     924</span> <span class="tlaGNC">        2334 :             SCR1_CSR_CMD_CLEAR  : begin</span></span>
<span id="L925"><span class="lineNum">     925</span> <span class="tlaGNC">        1167 :                 exu2csr_r_req_o = 1'b1;</span></span>
<span id="L926"><span class="lineNum">     926</span> <span class="tlaGNC">        1167 :                 exu2csr_w_req_o = |exu_queue.rs1_addr &amp; csr_access_init;</span></span>
<span id="L927"><span class="lineNum">     927</span>              :             end</span>
<span id="L928"><span class="lineNum">     928</span> <span class="tlaGNC">     2068458 :             default : begin</span></span>
<span id="L929"><span class="lineNum">     929</span> <span class="tlaGNC">     1034229 :                 exu2csr_r_req_o = 1'b0;</span></span>
<span id="L930"><span class="lineNum">     930</span> <span class="tlaGNC">     1034229 :                 exu2csr_w_req_o = 1'b0;</span></span>
<span id="L931"><span class="lineNum">     931</span>              :             end</span>
<span id="L932"><span class="lineNum">     932</span>              :         endcase</span>
<span id="L933"><span class="lineNum">     933</span>              :     end</span>
<span id="L934"><span class="lineNum">     934</span>              : end</span>
<span id="L935"><span class="lineNum">     935</span>              : </span>
<span id="L936"><span class="lineNum">     936</span>              : assign exu2csr_w_cmd_o   = exu_queue.csr_cmd;</span>
<span id="L937"><span class="lineNum">     937</span>              : assign exu2csr_rw_addr_o = exu_queue.imm[SCR1_CSR_ADDR_WIDTH-1:0];</span>
<span id="L938"><span class="lineNum">     938</span>              : assign exu2csr_w_data_o  = (exu_queue.csr_op == SCR1_CSR_OP_REG)</span>
<span id="L939"><span class="lineNum">     939</span>              :                          ? mprf2exu_rs1_data_i</span>
<span id="L940"><span class="lineNum">     940</span>              :                          : {'0, exu_queue.rs1_addr}; // zimm</span>
<span id="L941"><span class="lineNum">     941</span>              : </span>
<span id="L942"><span class="lineNum">     942</span>              : </span>
<span id="L943"><span class="lineNum">     943</span>              : // CSR access FSM</span>
<span id="L944"><span class="lineNum">     944</span>              : //------------------------------------------------------------------------------</span>
<span id="L945"><span class="lineNum">     945</span>              : </span>
<span id="L946"><span class="lineNum">     946</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L947"><span class="lineNum">     947</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L948"><span class="lineNum">     948</span> <span class="tlaGNC">        1793 :         csr_access_ff &lt;= SCR1_CSR_INIT;</span></span>
<span id="L949"><span class="lineNum">     949</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L950"><span class="lineNum">     950</span> <span class="tlaGNC">     1282703 :         csr_access_ff &lt;= csr_access_next;</span></span>
<span id="L951"><span class="lineNum">     951</span>              :     end</span>
<span id="L952"><span class="lineNum">     952</span>              : end</span>
<span id="L953"><span class="lineNum">     953</span>              : </span>
<span id="L954"><span class="lineNum">     954</span>              : assign csr_access_next = (csr_access_init &amp; csr2exu_mstatus_mie_up_i)</span>
<span id="L955"><span class="lineNum">     955</span>              :                        ? SCR1_CSR_RDY</span>
<span id="L956"><span class="lineNum">     956</span>              :                        : SCR1_CSR_INIT;</span>
<span id="L957"><span class="lineNum">     957</span>              : </span>
<span id="L958"><span class="lineNum">     958</span>              : assign csr_access_init = (csr_access_ff == SCR1_CSR_INIT);</span>
<span id="L959"><span class="lineNum">     959</span>              : </span>
<span id="L960"><span class="lineNum">     960</span>              : // CSR events interface</span>
<span id="L961"><span class="lineNum">     961</span>              : //------------------------------------------------------------------------------</span>
<span id="L962"><span class="lineNum">     962</span>              : </span>
<span id="L963"><span class="lineNum">     963</span>              : // Exceptions signals</span>
<span id="L964"><span class="lineNum">     964</span>              : assign exu2csr_take_exc_o = exu_exc_req</span>
<span id="L965"><span class="lineNum">     965</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L966"><span class="lineNum">     966</span>              :                           &amp; ~hdu2exu_dbg_halted_i</span>
<span id="L967"><span class="lineNum">     967</span>              : `endif // SCR1_DBG_EN</span>
<span id="L968"><span class="lineNum">     968</span>              :                           ;</span>
<span id="L969"><span class="lineNum">     969</span>              : assign exu2csr_exc_code_o = exc_code;</span>
<span id="L970"><span class="lineNum">     970</span>              : assign exu2csr_trap_val_o = exc_trap_val;</span>
<span id="L971"><span class="lineNum">     971</span>              : </span>
<span id="L972"><span class="lineNum">     972</span>              : // Interrupts signals</span>
<span id="L973"><span class="lineNum">     973</span>              : assign exu2csr_take_irq_o = csr2exu_irq_i &amp; ~exu2pipe_exu_busy_o</span>
<span id="L974"><span class="lineNum">     974</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L975"><span class="lineNum">     975</span>              :                           &amp; ~hdu2exu_irq_dsbl_i</span>
<span id="L976"><span class="lineNum">     976</span>              :                           &amp; ~hdu2exu_dbg_halted_i</span>
<span id="L977"><span class="lineNum">     977</span>              : `endif // SCR1_DBG_EN</span>
<span id="L978"><span class="lineNum">     978</span>              : `ifdef SCR1_CLKCTRL_EN</span>
<span id="L979"><span class="lineNum">     979</span>              :                           &amp; clk_pipe_en</span>
<span id="L980"><span class="lineNum">     980</span>              : `endif // SCR1_CLKCTRL_EN</span>
<span id="L981"><span class="lineNum">     981</span>              :                           ;</span>
<span id="L982"><span class="lineNum">     982</span>              : </span>
<span id="L983"><span class="lineNum">     983</span>              : // MRET signals</span>
<span id="L984"><span class="lineNum">     984</span>              : // MRET instruction flag</span>
<span id="L985"><span class="lineNum">     985</span>              : assign exu2csr_mret_instr_o  = exu_queue_vd &amp; exu_queue.mret_req</span>
<span id="L986"><span class="lineNum">     986</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L987"><span class="lineNum">     987</span>              :                              &amp; ~tdu2exu_ibrkpt_exc_req_i</span>
<span id="L988"><span class="lineNum">     988</span>              : `endif // SCR1_TDU_EN</span>
<span id="L989"><span class="lineNum">     989</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L990"><span class="lineNum">     990</span>              :                              &amp; ~hdu2exu_dbg_halted_i</span>
<span id="L991"><span class="lineNum">     991</span>              : `endif // SCR1_DBG_EN</span>
<span id="L992"><span class="lineNum">     992</span>              :                              ;</span>
<span id="L993"><span class="lineNum">     993</span>              : assign exu2csr_mret_update_o = exu2csr_mret_instr_o &amp; csr_access_init;</span>
<span id="L994"><span class="lineNum">     994</span>              : </span>
<span id="L995"><span class="lineNum">     995</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L996"><span class="lineNum">     996</span>              : //------------------------------------------------------------------------------</span>
<span id="L997"><span class="lineNum">     997</span>              : // EXU &lt;-&gt; TDU interface</span>
<span id="L998"><span class="lineNum">     998</span>              : //------------------------------------------------------------------------------</span>
<span id="L999"><span class="lineNum">     999</span>              : </span>
<span id="L1000"><span class="lineNum">    1000</span>              : // Instruction monitor</span>
<span id="L1001"><span class="lineNum">    1001</span>              : assign exu2tdu_imon_o.vd    = exu_queue_vd;</span>
<span id="L1002"><span class="lineNum">    1002</span>              : assign exu2tdu_imon_o.req   = exu2pipe_instret_o;</span>
<span id="L1003"><span class="lineNum">    1003</span>              : assign exu2tdu_imon_o.addr  = pc_curr_ff;</span>
<span id="L1004"><span class="lineNum">    1004</span>              : </span>
<span id="L1005"><span class="lineNum">    1005</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L1006"><span class="lineNum">    1006</span> <span class="tlaGNC">           1 :     exu2tdu_ibrkpt_ret_o = '0;</span></span>
<span id="L1007"><span class="lineNum">    1007</span> <span class="tlaGNC">      248248 :     if (exu_queue_vd) begin</span></span>
<span id="L1008"><span class="lineNum">    1008</span> <span class="tlaGNC">     1036249 :         exu2tdu_ibrkpt_ret_o = tdu2exu_ibrkpt_match_i;</span></span>
<span id="L1009"><span class="lineNum">    1009</span> <span class="tlaGNC">      603969 :         if (lsu_req) begin</span></span>
<span id="L1010"><span class="lineNum">    1010</span> <span class="tlaGNC">      432280 :             exu2tdu_ibrkpt_ret_o[SCR1_TDU_MTRIG_NUM-1:0] |= tdu2lsu_dbrkpt_match_i;</span></span>
<span id="L1011"><span class="lineNum">    1011</span>              :         end</span>
<span id="L1012"><span class="lineNum">    1012</span>              :     end</span>
<span id="L1013"><span class="lineNum">    1013</span>              : end</span>
<span id="L1014"><span class="lineNum">    1014</span>              : `endif // SCR1_TDU_EN</span>
<span id="L1015"><span class="lineNum">    1015</span>              : </span>
<span id="L1016"><span class="lineNum">    1016</span>              : </span>
<span id="L1017"><span class="lineNum">    1017</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L1018"><span class="lineNum">    1018</span>              : //------------------------------------------------------------------------------</span>
<span id="L1019"><span class="lineNum">    1019</span>              : // Tracelog signals</span>
<span id="L1020"><span class="lineNum">    1020</span>              : //------------------------------------------------------------------------------</span>
<span id="L1021"><span class="lineNum">    1021</span>              : </span>
<span id="L1022"><span class="lineNum">    1022</span>              : logic [`SCR1_XLEN-1:0]      update_pc;</span>
<span id="L1023"><span class="lineNum">    1023</span>              : logic                       update_pc_en;</span>
<span id="L1024"><span class="lineNum">    1024</span>              : </span>
<span id="L1025"><span class="lineNum">    1025</span>              : assign update_pc_en = (init_pc | exu2pipe_instret_o | exu2csr_take_irq_o)</span>
<span id="L1026"><span class="lineNum">    1026</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L1027"><span class="lineNum">    1027</span>              :                     &amp; ~hdu2exu_pc_advmt_dsbl_i &amp; ~hdu2exu_no_commit_i</span>
<span id="L1028"><span class="lineNum">    1028</span>              : `endif // SCR1_DBG_EN</span>
<span id="L1029"><span class="lineNum">    1029</span>              :                     ;</span>
<span id="L1030"><span class="lineNum">    1030</span>              : assign update_pc    = exu2ifu_pc_new_req_o ? exu2ifu_pc_new_o : inc_pc;</span>
<span id="L1031"><span class="lineNum">    1031</span>              : </span>
<span id="L1032"><span class="lineNum">    1032</span>              : </span>
<span id="L1033"><span class="lineNum">    1033</span>              : //------------------------------------------------------------------------------</span>
<span id="L1034"><span class="lineNum">    1034</span>              : // Assertion</span>
<span id="L1035"><span class="lineNum">    1035</span>              : //------------------------------------------------------------------------------</span>
<span id="L1036"><span class="lineNum">    1036</span>              : </span>
<span id="L1037"><span class="lineNum">    1037</span>              : // X checks</span>
<span id="L1038"><span class="lineNum">    1038</span>              : </span>
<span id="L1039"><span class="lineNum">    1039</span>              : SCR1_SVA_EXU_XCHECK_CTRL : assert property (</span>
<span id="L1040"><span class="lineNum">    1040</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1041"><span class="lineNum">    1041</span>              :     !$isunknown({idu2exu_req_i, csr2exu_irq_i, csr2exu_ip_ie_i, lsu_req, lsu_rdy, exu_exc_req})</span>
<span id="L1042"><span class="lineNum">    1042</span>              :     ) else $error(&quot;EXU Error: unknown control values&quot;);</span>
<span id="L1043"><span class="lineNum">    1043</span>              : </span>
<span id="L1044"><span class="lineNum">    1044</span>              : SCR1_SVA_EXU_XCHECK_QUEUE : assert property (</span>
<span id="L1045"><span class="lineNum">    1045</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1046"><span class="lineNum">    1046</span>              :     (idu2exu_req_i &amp; exu_queue_vd) |-&gt; !$isunknown(idu2exu_cmd_i)</span>
<span id="L1047"><span class="lineNum">    1047</span>              :     ) else $error(&quot;EXU Error: unknown values in queue&quot;);</span>
<span id="L1048"><span class="lineNum">    1048</span>              : </span>
<span id="L1049"><span class="lineNum">    1049</span>              : SCR1_SVA_EXU_XCHECK_CSR_RDATA : assert property (</span>
<span id="L1050"><span class="lineNum">    1050</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1051"><span class="lineNum">    1051</span>              :     exu2csr_r_req_o |-&gt; !$isunknown({csr2exu_r_data_i, csr2exu_rw_exc_i})</span>
<span id="L1052"><span class="lineNum">    1052</span>              :     ) else $error(&quot;EXU Error: unknown values from CSR&quot;);</span>
<span id="L1053"><span class="lineNum">    1053</span>              : </span>
<span id="L1054"><span class="lineNum">    1054</span>              : // Behavior checks</span>
<span id="L1055"><span class="lineNum">    1055</span>              : </span>
<span id="L1056"><span class="lineNum">    1056</span>              : SCR1_SVA_EXU_ONEHOT : assert property (</span>
<span id="L1057"><span class="lineNum">    1057</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1058"><span class="lineNum">    1058</span>              :     $onehot0({exu_queue.jump_req, exu_queue.branch_req, lsu_req})</span>
<span id="L1059"><span class="lineNum">    1059</span>              :     ) else $error(&quot;EXU Error: illegal combination of control signals&quot;);</span>
<span id="L1060"><span class="lineNum">    1060</span>              : </span>
<span id="L1061"><span class="lineNum">    1061</span>              : SCR1_SVA_EXU_ONEHOT_EXC : assert property (</span>
<span id="L1062"><span class="lineNum">    1062</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1063"><span class="lineNum">    1063</span>              :     exu_queue_vd |-&gt;</span>
<span id="L1064"><span class="lineNum">    1064</span>              :     $onehot0({exu_queue.exc_req, lsu_exc_req, csr2exu_rw_exc_i</span>
<span id="L1065"><span class="lineNum">    1065</span>              : `ifndef SCR1_RVC_EXT</span>
<span id="L1066"><span class="lineNum">    1066</span>              :     , jb_misalign</span>
<span id="L1067"><span class="lineNum">    1067</span>              : `endif</span>
<span id="L1068"><span class="lineNum">    1068</span>              :     })</span>
<span id="L1069"><span class="lineNum">    1069</span>              :     ) else $error(&quot;EXU Error: exceptions $onehot0 failed&quot;);</span>
<span id="L1070"><span class="lineNum">    1070</span>              : </span>
<span id="L1071"><span class="lineNum">    1071</span>              : // No event can request current PC update before initial reset sequence is done</span>
<span id="L1072"><span class="lineNum">    1072</span>              : SCR1_SVA_EXU_CURR_PC_UPD_BEFORE_INIT : assert property (</span>
<span id="L1073"><span class="lineNum">    1073</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1074"><span class="lineNum">    1074</span>              :     ~&amp;init_pc_v |-&gt; ~( pc_curr_upd &amp; ~init_pc )</span>
<span id="L1075"><span class="lineNum">    1075</span>              :     ) else $error(&quot;EXU Error: current PC updated before been initialized&quot;);</span>
<span id="L1076"><span class="lineNum">    1076</span>              : </span>
<span id="L1077"><span class="lineNum">    1077</span>              : // No event can generate a new PC request to IFU before initial reset sequence</span>
<span id="L1078"><span class="lineNum">    1078</span>              : // is done</span>
<span id="L1079"><span class="lineNum">    1079</span>              : SCR1_SVA_EXU_NEW_PC_REQ_BEFORE_INIT : assert property (</span>
<span id="L1080"><span class="lineNum">    1080</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1081"><span class="lineNum">    1081</span>              :     ~&amp;init_pc_v |-&gt; ~( exu2ifu_pc_new_req_o &amp; ~init_pc )</span>
<span id="L1082"><span class="lineNum">    1082</span>              :     ) else $error(&quot;EXU Error: new PC req generated before reset sequence is done&quot;);</span>
<span id="L1083"><span class="lineNum">    1083</span>              : </span>
<span id="L1084"><span class="lineNum">    1084</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L1085"><span class="lineNum">    1085</span>              : </span>
<span id="L1086"><span class="lineNum">    1086</span>              : endmodule : scr1_pipe_exu</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
