// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Tue Apr  8 21:58:20 2025
// Host        : An-Nguyen running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               D:/University/KLTN/hw_design/coherence_cache/coherence_cache.sim/sim_1/synth/timing/xsim/subsystem_top_tb_time_synth.v
// Design      : subsystem
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tfgg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD21
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD22
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD23
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD24
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD25
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module ACE_Controller_R
   (m_ARID_reg,
    is_other_miss_reg_0,
    \FSM_sequential_r_state_reg[2]_0 ,
    \FSM_sequential_r_state_reg[2]_1 ,
    \FSM_sequential_r_state_reg[0]_0 ,
    \s_RRESP[0] ,
    is_other_miss_reg_1,
    state_reg,
    m_RDATA2__0,
    fetch_done_reg,
    \FSM_sequential_r_state_reg[2]_2 ,
    \FSM_sequential_r_state_reg[2]_3 ,
    \FSM_sequential_r_state_reg[0]_1 ,
    Q,
    \FSM_sequential_r_state_reg[0]_2 ,
    next_state,
    r0_RREADY,
    is_other_miss_reg_2,
    \CRRESP_reg_reg[3]_0 ,
    \m_ARSNOOP_reg_reg[0]_0 ,
    \m_ARADDR_reg_reg[31]_0 ,
    s0_ARREADY,
    \FSM_sequential_r_state_reg[2]_4 ,
    is_other_miss_reg_3,
    \m_ARSNOOP_reg_reg[3]_0 ,
    \FSM_sequential_r_state_reg[2]_5 ,
    \FSM_sequential_r_state_reg[2]_6 ,
    is_E_E_reg,
    SR,
    s0_ARDOMAIN,
    ACLK_IBUF_BUFG,
    s0_ARID,
    m0_CDLAST,
    s_RLAST_IBUF,
    s0_RREADY,
    s_RRESP_IBUF,
    \s_RRESP_reg_reg[0] ,
    fetch_done,
    o_AWREADY1__1_0,
    o_AWREADY1__1,
    s0_WVALID,
    state_reg_0,
    m0_CRVALID,
    r_next_state28_out,
    \FSM_sequential_r_state_reg[1]_0 ,
    m_ARVALID0,
    \FSM_sequential_r_state_reg[1]_1 ,
    state_reg_1,
    r1_ARVALID,
    s_RVALID_IBUF,
    m0_ACREADY,
    s_ARREADY_IBUF,
    m0_CDVALID,
    \FSM_sequential_r_state[1]_i_3_0 ,
    m0_CRRESP,
    s1_AWVALID,
    \FSM_onehot_w_state_reg[1] ,
    is_E_E,
    is_E_E_reg_0,
    is_E_E_reg_1,
    is_E_E_reg_2,
    is_other_miss_reg_4,
    is_E_E_reg_3,
    ARESETn_IBUF,
    m0_done,
    is_E_E_reg_4,
    \FSM_sequential_r_state_reg[2]_7 ,
    \m_ARSNOOP_reg_reg[3]_1 ,
    D);
  output m_ARID_reg;
  output is_other_miss_reg_0;
  output \FSM_sequential_r_state_reg[2]_0 ;
  output \FSM_sequential_r_state_reg[2]_1 ;
  output \FSM_sequential_r_state_reg[0]_0 ;
  output [0:0]\s_RRESP[0] ;
  output is_other_miss_reg_1;
  output state_reg;
  output m_RDATA2__0;
  output fetch_done_reg;
  output \FSM_sequential_r_state_reg[2]_2 ;
  output \FSM_sequential_r_state_reg[2]_3 ;
  output \FSM_sequential_r_state_reg[0]_1 ;
  output [2:0]Q;
  output \FSM_sequential_r_state_reg[0]_2 ;
  output next_state;
  output r0_RREADY;
  output is_other_miss_reg_2;
  output [3:0]\CRRESP_reg_reg[3]_0 ;
  output \m_ARSNOOP_reg_reg[0]_0 ;
  output [25:0]\m_ARADDR_reg_reg[31]_0 ;
  output s0_ARREADY;
  output \FSM_sequential_r_state_reg[2]_4 ;
  output is_other_miss_reg_3;
  output [3:0]\m_ARSNOOP_reg_reg[3]_0 ;
  output \FSM_sequential_r_state_reg[2]_5 ;
  output [25:0]\FSM_sequential_r_state_reg[2]_6 ;
  output is_E_E_reg;
  input [0:0]SR;
  input [0:0]s0_ARDOMAIN;
  input ACLK_IBUF_BUFG;
  input s0_ARID;
  input m0_CDLAST;
  input s_RLAST_IBUF;
  input s0_RREADY;
  input [1:0]s_RRESP_IBUF;
  input \s_RRESP_reg_reg[0] ;
  input fetch_done;
  input o_AWREADY1__1_0;
  input o_AWREADY1__1;
  input s0_WVALID;
  input state_reg_0;
  input m0_CRVALID;
  input r_next_state28_out;
  input \FSM_sequential_r_state_reg[1]_0 ;
  input m_ARVALID0;
  input \FSM_sequential_r_state_reg[1]_1 ;
  input state_reg_1;
  input r1_ARVALID;
  input s_RVALID_IBUF;
  input m0_ACREADY;
  input s_ARREADY_IBUF;
  input m0_CDVALID;
  input [2:0]\FSM_sequential_r_state[1]_i_3_0 ;
  input [1:0]m0_CRRESP;
  input s1_AWVALID;
  input [0:0]\FSM_onehot_w_state_reg[1] ;
  input is_E_E;
  input is_E_E_reg_0;
  input is_E_E_reg_1;
  input is_E_E_reg_2;
  input [0:0]is_other_miss_reg_4;
  input is_E_E_reg_3;
  input ARESETn_IBUF;
  input m0_done;
  input is_E_E_reg_4;
  input [0:0]\FSM_sequential_r_state_reg[2]_7 ;
  input [3:0]\m_ARSNOOP_reg_reg[3]_1 ;
  input [25:0]D;

  wire ACLK_IBUF_BUFG;
  wire ARESETn_IBUF;
  wire \CRRESP_reg[2]_i_1_n_0 ;
  wire \CRRESP_reg[3]_i_1_n_0 ;
  wire [3:0]\CRRESP_reg_reg[3]_0 ;
  wire [25:0]D;
  wire [0:0]\FSM_onehot_w_state_reg[1] ;
  wire \FSM_sequential_r_state[0]_i_1_n_0 ;
  wire \FSM_sequential_r_state[0]_i_2_n_0 ;
  wire \FSM_sequential_r_state[0]_i_4__0_n_0 ;
  wire \FSM_sequential_r_state[0]_i_5_n_0 ;
  wire \FSM_sequential_r_state[1]_i_1_n_0 ;
  wire [2:0]\FSM_sequential_r_state[1]_i_3_0 ;
  wire \FSM_sequential_r_state[1]_i_3_n_0 ;
  wire \FSM_sequential_r_state[1]_i_5__0_n_0 ;
  wire \FSM_sequential_r_state[1]_i_6__0_n_0 ;
  wire \FSM_sequential_r_state_reg[0]_0 ;
  wire \FSM_sequential_r_state_reg[0]_1 ;
  wire \FSM_sequential_r_state_reg[0]_2 ;
  wire \FSM_sequential_r_state_reg[1]_0 ;
  wire \FSM_sequential_r_state_reg[1]_1 ;
  wire \FSM_sequential_r_state_reg[2]_0 ;
  wire \FSM_sequential_r_state_reg[2]_1 ;
  wire \FSM_sequential_r_state_reg[2]_2 ;
  wire \FSM_sequential_r_state_reg[2]_3 ;
  wire \FSM_sequential_r_state_reg[2]_4 ;
  wire \FSM_sequential_r_state_reg[2]_5 ;
  wire [25:0]\FSM_sequential_r_state_reg[2]_6 ;
  wire [0:0]\FSM_sequential_r_state_reg[2]_7 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire fetch_done;
  wire fetch_done_reg;
  wire is_E_E;
  wire is_E_E_i_2_n_0;
  wire is_E_E_reg;
  wire is_E_E_reg_0;
  wire is_E_E_reg_1;
  wire is_E_E_reg_2;
  wire is_E_E_reg_3;
  wire is_E_E_reg_4;
  wire is_other_miss_i_1_n_0;
  wire is_other_miss_i_5__0_n_0;
  wire is_other_miss_reg_0;
  wire is_other_miss_reg_1;
  wire is_other_miss_reg_2;
  wire is_other_miss_reg_3;
  wire [0:0]is_other_miss_reg_4;
  wire is_snoop_trans__3;
  wire m0_ACREADY;
  wire m0_CDLAST;
  wire m0_CDVALID;
  wire [1:0]m0_CRRESP;
  wire m0_CRVALID;
  wire m0_done;
  wire [25:0]\m_ARADDR_reg_reg[31]_0 ;
  wire [1:1]m_ARDOMAIN_reg;
  wire m_ARID_reg;
  wire [3:0]m_ARSNOOP_reg;
  wire \m_ARSNOOP_reg_reg[0]_0 ;
  wire [3:0]\m_ARSNOOP_reg_reg[3]_0 ;
  wire [3:0]\m_ARSNOOP_reg_reg[3]_1 ;
  wire m_ARVALID0;
  wire m_RDATA2__0;
  wire m_ar_buffer_en;
  wire next_state;
  wire o_AWREADY1__1;
  wire o_AWREADY1__1_0;
  wire [3:2]p_0_in;
  wire r0_RREADY;
  wire r1_ARVALID;
  wire [1:0]r_next_state;
  wire r_next_state28_out;
  wire read_no_snoop__0;
  wire [0:0]s0_ARDOMAIN;
  wire s0_ARID;
  wire s0_ARREADY;
  wire s0_RREADY;
  wire s0_WVALID;
  wire s1_AWVALID;
  wire s_ARREADY_IBUF;
  wire s_AWVALID_OBUF_inst_i_6_n_0;
  wire s_RLAST_IBUF;
  wire [0:0]\s_RRESP[0] ;
  wire [1:0]s_RRESP_IBUF;
  wire \s_RRESP_reg[1]_i_2__0_n_0 ;
  wire \s_RRESP_reg[1]_i_3_n_0 ;
  wire \s_RRESP_reg[3]_i_12__0_n_0 ;
  wire \s_RRESP_reg[3]_i_6__0_n_0 ;
  wire \s_RRESP_reg[3]_i_7__0_n_0 ;
  wire \s_RRESP_reg_reg[0] ;
  wire s_RVALID_IBUF;
  wire state_reg;
  wire state_reg_0;
  wire state_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[10]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [4]),
        .O(\FSM_sequential_r_state_reg[2]_6 [4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[11]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [5]),
        .O(\FSM_sequential_r_state_reg[2]_6 [5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[12]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [6]),
        .O(\FSM_sequential_r_state_reg[2]_6 [6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[13]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [7]),
        .O(\FSM_sequential_r_state_reg[2]_6 [7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[14]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [8]),
        .O(\FSM_sequential_r_state_reg[2]_6 [8]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[15]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [9]),
        .O(\FSM_sequential_r_state_reg[2]_6 [9]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[16]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [10]),
        .O(\FSM_sequential_r_state_reg[2]_6 [10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[17]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [11]),
        .O(\FSM_sequential_r_state_reg[2]_6 [11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[18]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [12]),
        .O(\FSM_sequential_r_state_reg[2]_6 [12]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[19]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [13]),
        .O(\FSM_sequential_r_state_reg[2]_6 [13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[20]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [14]),
        .O(\FSM_sequential_r_state_reg[2]_6 [14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[21]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [15]),
        .O(\FSM_sequential_r_state_reg[2]_6 [15]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[22]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [16]),
        .O(\FSM_sequential_r_state_reg[2]_6 [16]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[23]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [17]),
        .O(\FSM_sequential_r_state_reg[2]_6 [17]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[24]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [18]),
        .O(\FSM_sequential_r_state_reg[2]_6 [18]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[25]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [19]),
        .O(\FSM_sequential_r_state_reg[2]_6 [19]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[26]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [20]),
        .O(\FSM_sequential_r_state_reg[2]_6 [20]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[27]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [21]),
        .O(\FSM_sequential_r_state_reg[2]_6 [21]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[28]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [22]),
        .O(\FSM_sequential_r_state_reg[2]_6 [22]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[29]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [23]),
        .O(\FSM_sequential_r_state_reg[2]_6 [23]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[30]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [24]),
        .O(\FSM_sequential_r_state_reg[2]_6 [24]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[31]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [25]),
        .O(\FSM_sequential_r_state_reg[2]_6 [25]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[6]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [0]),
        .O(\FSM_sequential_r_state_reg[2]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[7]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [1]),
        .O(\FSM_sequential_r_state_reg[2]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[8]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [2]),
        .O(\FSM_sequential_r_state_reg[2]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[9]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg[31]_0 [3]),
        .O(\FSM_sequential_r_state_reg[2]_6 [3]));
  LUT6 #(
    .INIT(64'hFFFF200000000000)) 
    \ACSNOOP_reg[0]_i_1 
       (.I0(m_ARSNOOP_reg[2]),
        .I1(m_ARSNOOP_reg[1]),
        .I2(m_ARDOMAIN_reg),
        .I3(m_ARSNOOP_reg[3]),
        .I4(m_ARSNOOP_reg[0]),
        .I5(\FSM_sequential_r_state_reg[2]_5 ),
        .O(\m_ARSNOOP_reg_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ACSNOOP_reg[1]_i_1 
       (.I0(\FSM_sequential_r_state_reg[2]_5 ),
        .I1(m_ARSNOOP_reg[1]),
        .O(\m_ARSNOOP_reg_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ACSNOOP_reg[2]_i_1 
       (.I0(m_ARSNOOP_reg[2]),
        .I1(\FSM_sequential_r_state_reg[2]_5 ),
        .O(\m_ARSNOOP_reg_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ACSNOOP_reg[3]_i_1 
       (.I0(m_ARSNOOP_reg[3]),
        .I1(\FSM_sequential_r_state_reg[2]_5 ),
        .O(\m_ARSNOOP_reg_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ACSNOOP_reg[3]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_sequential_r_state_reg[2]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \CRRESP_reg[2]_i_1 
       (.I0(m0_CRRESP[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(p_0_in[2]),
        .O(\CRRESP_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \CRRESP_reg[3]_i_1 
       (.I0(m0_CRRESP[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(p_0_in[3]),
        .O(\CRRESP_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CRRESP_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\CRRESP_reg[2]_i_1_n_0 ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CRRESP_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\CRRESP_reg[3]_i_1_n_0 ),
        .Q(p_0_in[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00EA00EA00FF00EA)) 
    \FSM_sequential_r_state[0]_i_1 
       (.I0(\FSM_sequential_r_state[0]_i_2_n_0 ),
        .I1(m0_CRVALID),
        .I2(\FSM_sequential_r_state_reg[0]_1 ),
        .I3(\FSM_sequential_r_state[0]_i_4__0_n_0 ),
        .I4(\FSM_sequential_r_state_reg[2]_1 ),
        .I5(r_next_state28_out),
        .O(\FSM_sequential_r_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000700C7000400C4)) 
    \FSM_sequential_r_state[0]_i_2 
       (.I0(\FSM_sequential_r_state[0]_i_5_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(m0_ACREADY),
        .I5(m_ARVALID0),
        .O(\FSM_sequential_r_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \FSM_sequential_r_state[0]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\m_ARSNOOP_reg_reg[0]_0 ),
        .I3(m0_CRRESP[1]),
        .O(\FSM_sequential_r_state[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h2020FCEC20202020)) 
    \FSM_sequential_r_state[0]_i_5 
       (.I0(\s_RRESP_reg[1]_i_2__0_n_0 ),
        .I1(is_other_miss_reg_0),
        .I2(m_ARVALID0),
        .I3(read_no_snoop__0),
        .I4(\s_RRESP_reg_reg[0] ),
        .I5(s_ARREADY_IBUF),
        .O(\FSM_sequential_r_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCECFCECCCECECECC)) 
    \FSM_sequential_r_state[1]_i_1 
       (.I0(\FSM_sequential_r_state_reg[1]_0 ),
        .I1(\FSM_sequential_r_state[1]_i_3_n_0 ),
        .I2(\FSM_sequential_r_state_reg[0]_2 ),
        .I3(is_other_miss_reg_0),
        .I4(m_ARVALID0),
        .I5(\FSM_sequential_r_state[1]_i_5__0_n_0 ),
        .O(\FSM_sequential_r_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0FDF0000)) 
    \FSM_sequential_r_state[1]_i_3 
       (.I0(\FSM_sequential_r_state_reg[1]_1 ),
        .I1(\s_RRESP_reg_reg[0] ),
        .I2(s0_RREADY),
        .I3(\s_RRESP_reg[1]_i_2__0_n_0 ),
        .I4(\s_RRESP_reg[1]_i_3_n_0 ),
        .I5(\FSM_sequential_r_state[1]_i_6__0_n_0 ),
        .O(\FSM_sequential_r_state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_r_state[1]_i_5__0 
       (.I0(m_ARSNOOP_reg[3]),
        .I1(m_ARDOMAIN_reg),
        .I2(m_ARSNOOP_reg[2]),
        .I3(m_ARSNOOP_reg[1]),
        .I4(m_ARSNOOP_reg[0]),
        .O(\FSM_sequential_r_state[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0808080808000808)) 
    \FSM_sequential_r_state[1]_i_6__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\FSM_sequential_r_state[1]_i_3_0 [2]),
        .I4(\FSM_sequential_r_state[1]_i_3_0 [0]),
        .I5(\FSM_sequential_r_state[1]_i_3_0 [1]),
        .O(\FSM_sequential_r_state[1]_i_6__0_n_0 ));
  (* FSM_ENCODED_STATES = "S_R_DATA:010,AC_ADDR:011,S_R_ADDR:001,CR_RESP:100,CD_DATA:101,IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_state_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_r_state[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "S_R_DATA:010,AC_ADDR:011,S_R_ADDR:001,CR_RESP:100,CD_DATA:101,IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_state_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_r_state[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "S_R_DATA:010,AC_ADDR:011,S_R_ADDR:001,CR_RESP:100,CD_DATA:101,IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_state_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_r_state_reg[2]_7 ),
        .Q(Q[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0004000400040000)) 
    cache_reg_i_56__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\s_RRESP_reg_reg[0] ),
        .I4(is_other_miss_reg_0),
        .I5(read_no_snoop__0),
        .O(\FSM_sequential_r_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCFFF0F3FCFFF4F7F)) 
    cache_reg_i_59
       (.I0(s_RRESP_IBUF[1]),
        .I1(m_RDATA2__0),
        .I2(\s_RRESP_reg[1]_i_3_n_0 ),
        .I3(\s_RRESP_reg[1]_i_2__0_n_0 ),
        .I4(\s_RRESP_reg_reg[0] ),
        .I5(s_RRESP_IBUF[0]),
        .O(state_reg));
  LUT3 #(
    .INIT(8'hF4)) 
    fetch_done_i_2
       (.I0(\FSM_sequential_r_state_reg[2]_0 ),
        .I1(is_other_miss_reg_1),
        .I2(fetch_done),
        .O(fetch_done_reg));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    is_E_E_i_1
       (.I0(is_E_E),
        .I1(is_E_E_i_2_n_0),
        .I2(is_E_E_reg_3),
        .I3(ARESETn_IBUF),
        .I4(m0_done),
        .I5(is_E_E_reg_4),
        .O(is_E_E_reg));
  LUT6 #(
    .INIT(64'h0000000000000600)) 
    is_E_E_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(is_E_E_reg_0),
        .I4(is_E_E_reg_1),
        .I5(is_E_E_reg_2),
        .O(is_E_E_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFA0040)) 
    is_other_miss_i_1
       (.I0(is_other_miss_reg_4),
        .I1(\FSM_sequential_r_state_reg[0]_1 ),
        .I2(r_next_state[0]),
        .I3(r_next_state[1]),
        .I4(is_other_miss_reg_0),
        .O(is_other_miss_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAFFEAEAAAAAAAAA)) 
    is_other_miss_i_3
       (.I0(\FSM_sequential_r_state[0]_i_2_n_0 ),
        .I1(m0_CRVALID),
        .I2(is_other_miss_i_5__0_n_0),
        .I3(r_next_state28_out),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(r_next_state[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFAAEAA)) 
    is_other_miss_i_4
       (.I0(\FSM_sequential_r_state[1]_i_3_n_0 ),
        .I1(\FSM_sequential_r_state[1]_i_5__0_n_0 ),
        .I2(is_other_miss_reg_0),
        .I3(m_ARVALID0),
        .I4(\FSM_sequential_r_state_reg[1]_0 ),
        .I5(\FSM_sequential_r_state_reg[0]_2 ),
        .O(r_next_state[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    is_other_miss_i_5__0
       (.I0(m0_CRRESP[1]),
        .I1(m_ARSNOOP_reg[3]),
        .I2(m_ARDOMAIN_reg),
        .I3(m_ARSNOOP_reg[1]),
        .I4(m_ARSNOOP_reg[2]),
        .I5(m_ARSNOOP_reg[0]),
        .O(is_other_miss_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_other_miss_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(is_other_miss_i_1_n_0),
        .Q(is_other_miss_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[4]),
        .Q(\m_ARADDR_reg_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[5]),
        .Q(\m_ARADDR_reg_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[6]),
        .Q(\m_ARADDR_reg_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[7]),
        .Q(\m_ARADDR_reg_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[8]),
        .Q(\m_ARADDR_reg_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[9]),
        .Q(\m_ARADDR_reg_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[10]),
        .Q(\m_ARADDR_reg_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[11]),
        .Q(\m_ARADDR_reg_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[12]),
        .Q(\m_ARADDR_reg_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[13]),
        .Q(\m_ARADDR_reg_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[14]),
        .Q(\m_ARADDR_reg_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[15]),
        .Q(\m_ARADDR_reg_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[16]),
        .Q(\m_ARADDR_reg_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[17]),
        .Q(\m_ARADDR_reg_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[18]),
        .Q(\m_ARADDR_reg_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[19]),
        .Q(\m_ARADDR_reg_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[20]),
        .Q(\m_ARADDR_reg_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[21]),
        .Q(\m_ARADDR_reg_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[22]),
        .Q(\m_ARADDR_reg_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[23]),
        .Q(\m_ARADDR_reg_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[24]),
        .Q(\m_ARADDR_reg_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[25]),
        .Q(\m_ARADDR_reg_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[0]),
        .Q(\m_ARADDR_reg_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[1]),
        .Q(\m_ARADDR_reg_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[2]),
        .Q(\m_ARADDR_reg_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(D[3]),
        .Q(\m_ARADDR_reg_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARDOMAIN_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(s0_ARDOMAIN),
        .Q(m_ARDOMAIN_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARID_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(s0_ARID),
        .Q(m_ARID_reg),
        .R(SR));
  LUT3 #(
    .INIT(8'h01)) 
    \m_ARSNOOP_reg[3]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(m_ar_buffer_en));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARSNOOP_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARSNOOP_reg_reg[3]_1 [0]),
        .Q(m_ARSNOOP_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARSNOOP_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARSNOOP_reg_reg[3]_1 [1]),
        .Q(m_ARSNOOP_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARSNOOP_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARSNOOP_reg_reg[3]_1 [2]),
        .Q(m_ARSNOOP_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARSNOOP_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARSNOOP_reg_reg[3]_1 [3]),
        .Q(m_ARSNOOP_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0010001000100000)) 
    \s_ARADDR_OBUF[31]_inst_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\s_RRESP_reg_reg[0] ),
        .I4(is_other_miss_reg_0),
        .I5(read_no_snoop__0),
        .O(\FSM_sequential_r_state_reg[2]_4 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \s_ARID_OBUF[0]_inst_i_4 
       (.I0(read_no_snoop__0),
        .I1(is_other_miss_reg_0),
        .I2(\s_RRESP_reg_reg[0] ),
        .O(is_other_miss_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \s_ARID_OBUF[0]_inst_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\FSM_sequential_r_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \s_ARLEN_OBUF[3]_inst_i_2 
       (.I0(is_other_miss_reg_0),
        .I1(m_ARSNOOP_reg[3]),
        .I2(m_ARDOMAIN_reg),
        .I3(m_ARSNOOP_reg[2]),
        .I4(m_ARSNOOP_reg[1]),
        .I5(m_ARSNOOP_reg[0]),
        .O(m_RDATA2__0));
  LUT6 #(
    .INIT(64'hFFFFFF1DFFFFFFFF)) 
    s_ARVALID_OBUF_inst_i_3
       (.I0(is_other_miss_reg_0),
        .I1(read_no_snoop__0),
        .I2(m_ARVALID0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(is_other_miss_reg_2));
  LUT6 #(
    .INIT(64'h40F0F0F0F0F040F0)) 
    s_AWVALID_OBUF_inst_i_3
       (.I0(Q[2]),
        .I1(s_AWVALID_OBUF_inst_i_6_n_0),
        .I2(s1_AWVALID),
        .I3(m_ARDOMAIN_reg),
        .I4(\FSM_onehot_w_state_reg[1] ),
        .I5(\m_ARADDR_reg_reg[31]_0 [0]),
        .O(\FSM_sequential_r_state_reg[2]_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    s_AWVALID_OBUF_inst_i_6
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(s_AWVALID_OBUF_inst_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000A80000)) 
    s_RREADY_OBUF_inst_i_3
       (.I0(s0_RREADY),
        .I1(is_other_miss_reg_0),
        .I2(read_no_snoop__0),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(r0_RREADY));
  LUT6 #(
    .INIT(64'h220022002200F000)) 
    \s_RRESP_reg[0]_i_1__0 
       (.I0(s_RRESP_IBUF[0]),
        .I1(\s_RRESP_reg_reg[0] ),
        .I2(\s_RRESP_reg[1]_i_2__0_n_0 ),
        .I3(\s_RRESP_reg[1]_i_3_n_0 ),
        .I4(read_no_snoop__0),
        .I5(is_other_miss_reg_0),
        .O(\CRRESP_reg_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h220022002200F000)) 
    \s_RRESP_reg[1]_i_1__0 
       (.I0(s_RRESP_IBUF[1]),
        .I1(\s_RRESP_reg_reg[0] ),
        .I2(\s_RRESP_reg[1]_i_2__0_n_0 ),
        .I3(\s_RRESP_reg[1]_i_3_n_0 ),
        .I4(read_no_snoop__0),
        .I5(is_other_miss_reg_0),
        .O(\CRRESP_reg_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hBFFBFF7E)) 
    \s_RRESP_reg[1]_i_2__0 
       (.I0(m_ARSNOOP_reg[3]),
        .I1(m_ARDOMAIN_reg),
        .I2(m_ARSNOOP_reg[2]),
        .I3(m_ARSNOOP_reg[1]),
        .I4(m_ARSNOOP_reg[0]),
        .O(\s_RRESP_reg[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \s_RRESP_reg[1]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\s_RRESP_reg[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \s_RRESP_reg[1]_i_4 
       (.I0(m_ARSNOOP_reg[0]),
        .I1(m_ARSNOOP_reg[1]),
        .I2(m_ARSNOOP_reg[2]),
        .I3(m_ARDOMAIN_reg),
        .I4(m_ARSNOOP_reg[3]),
        .O(read_no_snoop__0));
  LUT6 #(
    .INIT(64'h00A000C000A00000)) 
    \s_RRESP_reg[2]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(\m_ARSNOOP_reg_reg[0]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m0_CRRESP[0]),
        .O(\CRRESP_reg_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \s_RRESP_reg[3]_i_10 
       (.I0(m_ARSNOOP_reg[0]),
        .I1(m_ARSNOOP_reg[2]),
        .I2(m_ARSNOOP_reg[1]),
        .I3(m_ARDOMAIN_reg),
        .I4(m_ARSNOOP_reg[3]),
        .O(\m_ARSNOOP_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF001000100010)) 
    \s_RRESP_reg[3]_i_12__0 
       (.I0(is_snoop_trans__3),
        .I1(is_other_miss_reg_0),
        .I2(\s_RRESP_reg[1]_i_3_n_0 ),
        .I3(read_no_snoop__0),
        .I4(\m_ARSNOOP_reg_reg[0]_0 ),
        .I5(\FSM_sequential_r_state_reg[0]_1 ),
        .O(\s_RRESP_reg[3]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h40040800)) 
    \s_RRESP_reg[3]_i_14 
       (.I0(m_ARSNOOP_reg[3]),
        .I1(m_ARDOMAIN_reg),
        .I2(m_ARSNOOP_reg[1]),
        .I3(m_ARSNOOP_reg[2]),
        .I4(m_ARSNOOP_reg[0]),
        .O(is_snoop_trans__3));
  LUT5 #(
    .INIT(32'hAAA0AA80)) 
    \s_RRESP_reg[3]_i_2 
       (.I0(is_other_miss_reg_1),
        .I1(s_RRESP_IBUF[0]),
        .I2(\FSM_sequential_r_state_reg[0]_0 ),
        .I3(\s_RRESP_reg[3]_i_6__0_n_0 ),
        .I4(s_RRESP_IBUF[1]),
        .O(\s_RRESP[0] ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \s_RRESP_reg[3]_i_3__0 
       (.I0(\s_RRESP_reg[3]_i_7__0_n_0 ),
        .I1(m0_CRRESP[1]),
        .I2(\FSM_sequential_r_state_reg[0]_1 ),
        .I3(\m_ARSNOOP_reg_reg[0]_0 ),
        .I4(p_0_in[3]),
        .I5(\FSM_sequential_r_state_reg[2]_1 ),
        .O(\CRRESP_reg_reg[3]_0 [3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \s_RRESP_reg[3]_i_5__0 
       (.I0(\s_RRESP_reg[3]_i_12__0_n_0 ),
        .I1(\FSM_sequential_r_state_reg[0]_0 ),
        .I2(s_RVALID_IBUF),
        .I3(m0_CDVALID),
        .I4(\FSM_sequential_r_state_reg[2]_1 ),
        .O(is_other_miss_reg_1));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \s_RRESP_reg[3]_i_6__0 
       (.I0(is_other_miss_reg_0),
        .I1(read_no_snoop__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_RRESP_reg[1]_i_2__0_n_0 ),
        .O(\s_RRESP_reg[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000A80000)) 
    \s_RRESP_reg[3]_i_7__0 
       (.I0(is_E_E),
        .I1(is_other_miss_reg_0),
        .I2(read_no_snoop__0),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\s_RRESP_reg[3]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_RRESP_reg[3]_i_9__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\FSM_sequential_r_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \sent_word_cnt[3]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\FSM_sequential_r_state_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h00040004000C0004)) 
    \state[0]_i_10__0 
       (.I0(read_no_snoop__0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(s_ARREADY_IBUF),
        .I5(\s_RRESP_reg_reg[0] ),
        .O(s0_ARREADY));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFEEAEA)) 
    state_i_1__0
       (.I0(state_reg_1),
        .I1(r1_ARVALID),
        .I2(\s_RRESP_reg_reg[0] ),
        .I3(r0_RREADY),
        .I4(is_other_miss_reg_2),
        .I5(s_RVALID_IBUF),
        .O(next_state));
  LUT5 #(
    .INIT(32'h20A020FF)) 
    state_i_5
       (.I0(\FSM_sequential_r_state_reg[2]_3 ),
        .I1(o_AWREADY1__1_0),
        .I2(o_AWREADY1__1),
        .I3(s0_WVALID),
        .I4(state_reg_0),
        .O(\FSM_sequential_r_state_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h00000777FFFFFFFF)) 
    state_tag_ram_reg_i_61
       (.I0(\FSM_sequential_r_state_reg[2]_1 ),
        .I1(m0_CDLAST),
        .I2(s_RLAST_IBUF),
        .I3(\FSM_sequential_r_state_reg[0]_0 ),
        .I4(\s_RRESP_reg[3]_i_12__0_n_0 ),
        .I5(s0_RREADY),
        .O(\FSM_sequential_r_state_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "ACE_Controller_R" *) 
module ACE_Controller_R_1
   (\FSM_sequential_r_state_reg[1]_0 ,
    \FSM_sequential_r_state_reg[1]_1 ,
    \FSM_sequential_r_state_reg[0]_0 ,
    \s_RRESP[0] ,
    is_other_miss_reg_0,
    \s_RRESP[1] ,
    fetch_done_reg,
    s_ARVALID_OBUF,
    r1_ARVALID,
    \FSM_sequential_r_state_reg[0]_1 ,
    Q,
    s_RLAST,
    \CRRESP_reg_reg[3]_0 ,
    \m_ARSNOOP_reg_reg[0]_0 ,
    i_AWVALID02_out,
    s1_ARREADY,
    s_ARADDR_OBUF,
    s_ARID_OBUF,
    s_ARBURST_OBUF,
    is_other_miss_reg_1,
    \m_ARSNOOP_reg_reg[3]_0 ,
    \FSM_sequential_r_state_reg[2]_0 ,
    \FSM_sequential_r_state_reg[2]_1 ,
    m0_done_reg,
    SR,
    s1_ARDOMAIN,
    ACLK_IBUF_BUFG,
    s1_ARID,
    m1_CDLAST,
    s_RLAST_IBUF,
    s1_RREADY,
    s_RRESP_IBUF,
    fetch_done_1,
    \s_RRESP_reg_reg[0] ,
    s_ARVALID,
    m1_CRVALID,
    r_next_state28_out_2,
    s_RVALID_IBUF,
    m1_CDVALID,
    \FSM_sequential_r_state_reg[1]_2 ,
    m_ARVALID01_out,
    m1_ACREADY,
    \FSM_sequential_r_state[1]_i_3__0_0 ,
    m1_CRRESP,
    s0_AWVALID,
    D,
    s_ARREADY_IBUF,
    is_E_E,
    \s_ARADDR[31] ,
    \s_ARADDR[6] ,
    \s_ARID[0] ,
    m_ARID_reg,
    \s_ARID[0]_0 ,
    m_RDATA2__0,
    is_E_E_i_2,
    is_other_miss_reg_2,
    ARESETn_IBUF,
    m0_done,
    m1_done_reg,
    \FSM_sequential_r_state_reg[2]_2 ,
    \m_ARSNOOP_reg_reg[3]_1 ,
    \m_ARADDR_reg_reg[31]_0 );
  output \FSM_sequential_r_state_reg[1]_0 ;
  output \FSM_sequential_r_state_reg[1]_1 ;
  output \FSM_sequential_r_state_reg[0]_0 ;
  output [0:0]\s_RRESP[0] ;
  output is_other_miss_reg_0;
  output \s_RRESP[1] ;
  output fetch_done_reg;
  output s_ARVALID_OBUF;
  output r1_ARVALID;
  output \FSM_sequential_r_state_reg[0]_1 ;
  output [2:0]Q;
  output s_RLAST;
  output [3:0]\CRRESP_reg_reg[3]_0 ;
  output \m_ARSNOOP_reg_reg[0]_0 ;
  output i_AWVALID02_out;
  output s1_ARREADY;
  output [25:0]s_ARADDR_OBUF;
  output [0:0]s_ARID_OBUF;
  output [0:0]s_ARBURST_OBUF;
  output is_other_miss_reg_1;
  output [3:0]\m_ARSNOOP_reg_reg[3]_0 ;
  output \FSM_sequential_r_state_reg[2]_0 ;
  output [25:0]\FSM_sequential_r_state_reg[2]_1 ;
  output m0_done_reg;
  input [0:0]SR;
  input [0:0]s1_ARDOMAIN;
  input ACLK_IBUF_BUFG;
  input s1_ARID;
  input m1_CDLAST;
  input s_RLAST_IBUF;
  input s1_RREADY;
  input [1:0]s_RRESP_IBUF;
  input fetch_done_1;
  input \s_RRESP_reg_reg[0] ;
  input s_ARVALID;
  input m1_CRVALID;
  input r_next_state28_out_2;
  input s_RVALID_IBUF;
  input m1_CDVALID;
  input \FSM_sequential_r_state_reg[1]_2 ;
  input m_ARVALID01_out;
  input m1_ACREADY;
  input [2:0]\FSM_sequential_r_state[1]_i_3__0_0 ;
  input [1:0]m1_CRRESP;
  input s0_AWVALID;
  input [0:0]D;
  input s_ARREADY_IBUF;
  input is_E_E;
  input [25:0]\s_ARADDR[31] ;
  input \s_ARADDR[6] ;
  input \s_ARID[0] ;
  input m_ARID_reg;
  input \s_ARID[0]_0 ;
  input m_RDATA2__0;
  input is_E_E_i_2;
  input [0:0]is_other_miss_reg_2;
  input ARESETn_IBUF;
  input m0_done;
  input m1_done_reg;
  input [0:0]\FSM_sequential_r_state_reg[2]_2 ;
  input [3:0]\m_ARSNOOP_reg_reg[3]_1 ;
  input [25:0]\m_ARADDR_reg_reg[31]_0 ;

  wire ACLK_IBUF_BUFG;
  wire ARESETn_IBUF;
  wire \CRRESP_reg[2]_i_1__0_n_0 ;
  wire \CRRESP_reg[3]_i_1__0_n_0 ;
  wire [3:0]\CRRESP_reg_reg[3]_0 ;
  wire [0:0]D;
  wire \FSM_sequential_r_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_r_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_r_state[0]_i_4_n_0 ;
  wire \FSM_sequential_r_state[0]_i_5__0_n_0 ;
  wire \FSM_sequential_r_state[1]_i_1__0_n_0 ;
  wire [2:0]\FSM_sequential_r_state[1]_i_3__0_0 ;
  wire \FSM_sequential_r_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_r_state[1]_i_5_n_0 ;
  wire \FSM_sequential_r_state[1]_i_6_n_0 ;
  wire \FSM_sequential_r_state_reg[0]_0 ;
  wire \FSM_sequential_r_state_reg[0]_1 ;
  wire \FSM_sequential_r_state_reg[1]_0 ;
  wire \FSM_sequential_r_state_reg[1]_1 ;
  wire \FSM_sequential_r_state_reg[1]_2 ;
  wire \FSM_sequential_r_state_reg[2]_0 ;
  wire [25:0]\FSM_sequential_r_state_reg[2]_1 ;
  wire [0:0]\FSM_sequential_r_state_reg[2]_2 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire fetch_done_1;
  wire fetch_done_reg;
  wire i_AWVALID02_out;
  wire is_E_E;
  wire is_E_E_i_2;
  wire is_other_miss_i_1__0_n_0;
  wire is_other_miss_i_5_n_0;
  wire is_other_miss_reg_0;
  wire is_other_miss_reg_1;
  wire [0:0]is_other_miss_reg_2;
  wire is_other_miss_reg_n_0;
  wire is_snoop_trans__3;
  wire m0_done;
  wire m0_done_reg;
  wire m1_ACREADY;
  wire m1_CDLAST;
  wire m1_CDVALID;
  wire [1:0]m1_CRRESP;
  wire m1_CRVALID;
  wire [6:6]m1_current_shareable_ARADDR;
  wire m1_done_reg;
  wire [25:0]\m_ARADDR_reg_reg[31]_0 ;
  wire \m_ARADDR_reg_reg_n_0_[10] ;
  wire \m_ARADDR_reg_reg_n_0_[11] ;
  wire \m_ARADDR_reg_reg_n_0_[12] ;
  wire \m_ARADDR_reg_reg_n_0_[13] ;
  wire \m_ARADDR_reg_reg_n_0_[14] ;
  wire \m_ARADDR_reg_reg_n_0_[15] ;
  wire \m_ARADDR_reg_reg_n_0_[16] ;
  wire \m_ARADDR_reg_reg_n_0_[17] ;
  wire \m_ARADDR_reg_reg_n_0_[18] ;
  wire \m_ARADDR_reg_reg_n_0_[19] ;
  wire \m_ARADDR_reg_reg_n_0_[20] ;
  wire \m_ARADDR_reg_reg_n_0_[21] ;
  wire \m_ARADDR_reg_reg_n_0_[22] ;
  wire \m_ARADDR_reg_reg_n_0_[23] ;
  wire \m_ARADDR_reg_reg_n_0_[24] ;
  wire \m_ARADDR_reg_reg_n_0_[25] ;
  wire \m_ARADDR_reg_reg_n_0_[26] ;
  wire \m_ARADDR_reg_reg_n_0_[27] ;
  wire \m_ARADDR_reg_reg_n_0_[28] ;
  wire \m_ARADDR_reg_reg_n_0_[29] ;
  wire \m_ARADDR_reg_reg_n_0_[30] ;
  wire \m_ARADDR_reg_reg_n_0_[31] ;
  wire \m_ARADDR_reg_reg_n_0_[7] ;
  wire \m_ARADDR_reg_reg_n_0_[8] ;
  wire \m_ARADDR_reg_reg_n_0_[9] ;
  wire [1:1]m_ARDOMAIN_reg;
  wire m_ARID_reg;
  wire m_ARID_reg_0;
  wire [3:0]m_ARSNOOP_reg;
  wire \m_ARSNOOP_reg_reg[0]_0 ;
  wire [3:0]\m_ARSNOOP_reg_reg[3]_0 ;
  wire [3:0]\m_ARSNOOP_reg_reg[3]_1 ;
  wire m_ARVALID01_out;
  wire m_RDATA2__0;
  wire m_ar_buffer_en;
  wire [3:2]p_0_in;
  wire r1_ARVALID;
  wire [1:0]r_next_state;
  wire r_next_state28_out_2;
  wire read_no_snoop__0;
  wire s0_AWVALID;
  wire [0:0]s1_ARDOMAIN;
  wire s1_ARID;
  wire s1_ARREADY;
  wire s1_RREADY;
  wire [25:0]\s_ARADDR[31] ;
  wire \s_ARADDR[6] ;
  wire [25:0]s_ARADDR_OBUF;
  wire \s_ARADDR_OBUF[31]_inst_i_2_n_0 ;
  wire [0:0]s_ARBURST_OBUF;
  wire \s_ARID[0] ;
  wire \s_ARID[0]_0 ;
  wire [0:0]s_ARID_OBUF;
  wire \s_ARID_OBUF[0]_inst_i_2_n_0 ;
  wire \s_ARID_OBUF[0]_inst_i_3_n_0 ;
  wire s_ARREADY_IBUF;
  wire s_ARVALID;
  wire s_ARVALID_OBUF;
  wire s_AWVALID_OBUF_inst_i_4_n_0;
  wire s_RLAST;
  wire s_RLAST_IBUF;
  wire [0:0]\s_RRESP[0] ;
  wire \s_RRESP[1] ;
  wire [1:0]s_RRESP_IBUF;
  wire \s_RRESP_reg[1]_i_2_n_0 ;
  wire \s_RRESP_reg[1]_i_3__0_n_0 ;
  wire \s_RRESP_reg[3]_i_12_n_0 ;
  wire \s_RRESP_reg[3]_i_6_n_0 ;
  wire \s_RRESP_reg[3]_i_7_n_0 ;
  wire \s_RRESP_reg_reg[0] ;
  wire s_RVALID_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[10]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[10] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[11]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[11] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[12]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[12] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[13]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[13] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[14]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[14] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[15]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[15] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[16]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[16] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[17]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[17] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[18]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[18] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[19]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[19] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[20]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[20] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[21]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[21] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[22]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[22] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[23]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[23] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[24]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[24] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[25]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[25] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[26]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[26] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[27]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[27] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[28]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[28] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[29]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[29] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[30]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[30] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[31]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[31] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[6]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m1_current_shareable_ARADDR),
        .O(\FSM_sequential_r_state_reg[2]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[7]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[7] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[8]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[8] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ACADDR_reg[9]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\m_ARADDR_reg_reg_n_0_[9] ),
        .O(\FSM_sequential_r_state_reg[2]_1 [3]));
  LUT6 #(
    .INIT(64'hFFFF200000000000)) 
    \ACSNOOP_reg[0]_i_1__0 
       (.I0(m_ARSNOOP_reg[2]),
        .I1(m_ARSNOOP_reg[1]),
        .I2(m_ARDOMAIN_reg),
        .I3(m_ARSNOOP_reg[3]),
        .I4(m_ARSNOOP_reg[0]),
        .I5(\FSM_sequential_r_state_reg[2]_0 ),
        .O(\m_ARSNOOP_reg_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ACSNOOP_reg[1]_i_1__0 
       (.I0(\FSM_sequential_r_state_reg[2]_0 ),
        .I1(m_ARSNOOP_reg[1]),
        .O(\m_ARSNOOP_reg_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ACSNOOP_reg[2]_i_1__0 
       (.I0(m_ARSNOOP_reg[2]),
        .I1(\FSM_sequential_r_state_reg[2]_0 ),
        .O(\m_ARSNOOP_reg_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ACSNOOP_reg[3]_i_1__0 
       (.I0(m_ARSNOOP_reg[3]),
        .I1(\FSM_sequential_r_state_reg[2]_0 ),
        .O(\m_ARSNOOP_reg_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ACSNOOP_reg[3]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_sequential_r_state_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \CRRESP_reg[2]_i_1__0 
       (.I0(m1_CRRESP[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(p_0_in[2]),
        .O(\CRRESP_reg[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \CRRESP_reg[3]_i_1__0 
       (.I0(m1_CRRESP[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(p_0_in[3]),
        .O(\CRRESP_reg[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CRRESP_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\CRRESP_reg[2]_i_1__0_n_0 ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CRRESP_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\CRRESP_reg[3]_i_1__0_n_0 ),
        .Q(p_0_in[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00EA00EA00FF00EA)) 
    \FSM_sequential_r_state[0]_i_1__0 
       (.I0(\FSM_sequential_r_state[0]_i_2__0_n_0 ),
        .I1(m1_CRVALID),
        .I2(\FSM_sequential_r_state_reg[0]_1 ),
        .I3(\FSM_sequential_r_state[0]_i_4_n_0 ),
        .I4(\FSM_sequential_r_state_reg[1]_1 ),
        .I5(r_next_state28_out_2),
        .O(\FSM_sequential_r_state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000700C7000400C4)) 
    \FSM_sequential_r_state[0]_i_2__0 
       (.I0(\FSM_sequential_r_state[0]_i_5__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(m1_ACREADY),
        .I5(m_ARVALID01_out),
        .O(\FSM_sequential_r_state[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \FSM_sequential_r_state[0]_i_4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\m_ARSNOOP_reg_reg[0]_0 ),
        .I3(m1_CRRESP[1]),
        .O(\FSM_sequential_r_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCEC202020202020)) 
    \FSM_sequential_r_state[0]_i_5__0 
       (.I0(\s_RRESP_reg[1]_i_2_n_0 ),
        .I1(is_other_miss_reg_n_0),
        .I2(m_ARVALID01_out),
        .I3(read_no_snoop__0),
        .I4(\s_RRESP_reg_reg[0] ),
        .I5(s_ARREADY_IBUF),
        .O(\FSM_sequential_r_state[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFECCCCCEEECCCCC)) 
    \FSM_sequential_r_state[1]_i_1__0 
       (.I0(\FSM_sequential_r_state_reg[1]_2 ),
        .I1(\FSM_sequential_r_state[1]_i_3__0_n_0 ),
        .I2(is_other_miss_reg_n_0),
        .I3(m_ARVALID01_out),
        .I4(\s_ARID_OBUF[0]_inst_i_3_n_0 ),
        .I5(\FSM_sequential_r_state[1]_i_5_n_0 ),
        .O(\FSM_sequential_r_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F7F0000)) 
    \FSM_sequential_r_state[1]_i_3__0 
       (.I0(s_RLAST),
        .I1(\s_RRESP_reg_reg[0] ),
        .I2(s1_RREADY),
        .I3(\s_RRESP_reg[1]_i_2_n_0 ),
        .I4(\s_RRESP_reg[1]_i_3__0_n_0 ),
        .I5(\FSM_sequential_r_state[1]_i_6_n_0 ),
        .O(\FSM_sequential_r_state[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_r_state[1]_i_5 
       (.I0(m_ARSNOOP_reg[3]),
        .I1(m_ARDOMAIN_reg),
        .I2(m_ARSNOOP_reg[2]),
        .I3(m_ARSNOOP_reg[1]),
        .I4(m_ARSNOOP_reg[0]),
        .O(\FSM_sequential_r_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0808080808000808)) 
    \FSM_sequential_r_state[1]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\FSM_sequential_r_state[1]_i_3__0_0 [2]),
        .I4(\FSM_sequential_r_state[1]_i_3__0_0 [0]),
        .I5(\FSM_sequential_r_state[1]_i_3__0_0 [1]),
        .O(\FSM_sequential_r_state[1]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "S_R_DATA:010,AC_ADDR:011,S_R_ADDR:001,CR_RESP:100,CD_DATA:101,IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_state_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_r_state[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "S_R_DATA:010,AC_ADDR:011,S_R_ADDR:001,CR_RESP:100,CD_DATA:101,IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_state_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_r_state[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "S_R_DATA:010,AC_ADDR:011,S_R_ADDR:001,CR_RESP:100,CD_DATA:101,IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_state_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_r_state_reg[2]_2 ),
        .Q(Q[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0313)) 
    cache_reg_i_58
       (.I0(s_RRESP_IBUF[1]),
        .I1(\s_RRESP_reg[3]_i_6_n_0 ),
        .I2(\FSM_sequential_r_state_reg[0]_0 ),
        .I3(s_RRESP_IBUF[0]),
        .O(\s_RRESP[1] ));
  LUT3 #(
    .INIT(8'hF4)) 
    fetch_done_i_2__0
       (.I0(\FSM_sequential_r_state_reg[1]_0 ),
        .I1(is_other_miss_reg_0),
        .I2(fetch_done_1),
        .O(fetch_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h00080800)) 
    is_E_E_i_4
       (.I0(is_E_E_i_2),
        .I1(is_other_miss_reg_n_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(is_other_miss_reg_1));
  LUT5 #(
    .INIT(32'hFFFA0040)) 
    is_other_miss_i_1__0
       (.I0(is_other_miss_reg_2),
        .I1(\FSM_sequential_r_state_reg[0]_1 ),
        .I2(r_next_state[0]),
        .I3(r_next_state[1]),
        .I4(is_other_miss_reg_n_0),
        .O(is_other_miss_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAAFFEAEAAAAAAAAA)) 
    is_other_miss_i_3__0
       (.I0(\FSM_sequential_r_state[0]_i_2__0_n_0 ),
        .I1(m1_CRVALID),
        .I2(is_other_miss_i_5_n_0),
        .I3(r_next_state28_out_2),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(r_next_state[0]));
  LUT6 #(
    .INIT(64'hFFFAAEAAAAAAAAAA)) 
    is_other_miss_i_4__0
       (.I0(\FSM_sequential_r_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_r_state[1]_i_5_n_0 ),
        .I2(is_other_miss_reg_n_0),
        .I3(m_ARVALID01_out),
        .I4(\FSM_sequential_r_state_reg[1]_2 ),
        .I5(\s_ARID_OBUF[0]_inst_i_3_n_0 ),
        .O(r_next_state[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    is_other_miss_i_5
       (.I0(m1_CRRESP[1]),
        .I1(m_ARSNOOP_reg[3]),
        .I2(m_ARDOMAIN_reg),
        .I3(m_ARSNOOP_reg[1]),
        .I4(m_ARSNOOP_reg[2]),
        .I5(m_ARSNOOP_reg[0]),
        .O(is_other_miss_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_other_miss_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(is_other_miss_i_1__0_n_0),
        .Q(is_other_miss_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000FF0080008000)) 
    m1_done_i_1
       (.I0(s1_RREADY),
        .I1(s_RLAST),
        .I2(\FSM_sequential_r_state_reg[0]_0 ),
        .I3(ARESETn_IBUF),
        .I4(m0_done),
        .I5(m1_done_reg),
        .O(m0_done_reg));
  LUT2 #(
    .INIT(4'h8)) 
    m1_done_i_2
       (.I0(s_RLAST_IBUF),
        .I1(s_RVALID_IBUF),
        .O(s_RLAST));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [4]),
        .Q(\m_ARADDR_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [5]),
        .Q(\m_ARADDR_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [6]),
        .Q(\m_ARADDR_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [7]),
        .Q(\m_ARADDR_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [8]),
        .Q(\m_ARADDR_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [9]),
        .Q(\m_ARADDR_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [10]),
        .Q(\m_ARADDR_reg_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [11]),
        .Q(\m_ARADDR_reg_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [12]),
        .Q(\m_ARADDR_reg_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [13]),
        .Q(\m_ARADDR_reg_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [14]),
        .Q(\m_ARADDR_reg_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [15]),
        .Q(\m_ARADDR_reg_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [16]),
        .Q(\m_ARADDR_reg_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [17]),
        .Q(\m_ARADDR_reg_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [18]),
        .Q(\m_ARADDR_reg_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [19]),
        .Q(\m_ARADDR_reg_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [20]),
        .Q(\m_ARADDR_reg_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [21]),
        .Q(\m_ARADDR_reg_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [22]),
        .Q(\m_ARADDR_reg_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [23]),
        .Q(\m_ARADDR_reg_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [24]),
        .Q(\m_ARADDR_reg_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [25]),
        .Q(\m_ARADDR_reg_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [0]),
        .Q(m1_current_shareable_ARADDR),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [1]),
        .Q(\m_ARADDR_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [2]),
        .Q(\m_ARADDR_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARADDR_reg_reg[31]_0 [3]),
        .Q(\m_ARADDR_reg_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARDOMAIN_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(s1_ARDOMAIN),
        .Q(m_ARDOMAIN_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARID_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(s1_ARID),
        .Q(m_ARID_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h01)) 
    \m_ARSNOOP_reg[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(m_ar_buffer_en));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARSNOOP_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARSNOOP_reg_reg[3]_1 [0]),
        .Q(m_ARSNOOP_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARSNOOP_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARSNOOP_reg_reg[3]_1 [1]),
        .Q(m_ARSNOOP_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARSNOOP_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARSNOOP_reg_reg[3]_1 [2]),
        .Q(m_ARSNOOP_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARSNOOP_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m_ar_buffer_en),
        .D(\m_ARSNOOP_reg_reg[3]_1 [3]),
        .Q(m_ARSNOOP_reg[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[10]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[10] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [4]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[11]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[11] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [5]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[12]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[12] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [6]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[13]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[13] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [7]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[14]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[14] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [8]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[15]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[15] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [9]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[16]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[16] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [10]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[17]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[17] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [11]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[18]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[18] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [12]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[19]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[19] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [13]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[20]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[20] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [14]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[21]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[21] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [15]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[22]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[22] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [16]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[23]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[23] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [17]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[24]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[24] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [18]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[25]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[25] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [19]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[26]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[26] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [20]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[27]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[27] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [21]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[28]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[28] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [22]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[29]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[29] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [23]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[30]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[30] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [24]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[31]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[31] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [25]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[25]));
  LUT6 #(
    .INIT(64'h1010100000000000)) 
    \s_ARADDR_OBUF[31]_inst_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(is_other_miss_reg_n_0),
        .I4(read_no_snoop__0),
        .I5(\s_RRESP_reg_reg[0] ),
        .O(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[6]_inst_i_1 
       (.I0(m1_current_shareable_ARADDR),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [0]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[7]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[7] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [1]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[8]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[8] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [2]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_ARADDR_OBUF[9]_inst_i_1 
       (.I0(\m_ARADDR_reg_reg_n_0_[9] ),
        .I1(\s_ARADDR_OBUF[31]_inst_i_2_n_0 ),
        .I2(\s_ARADDR[31] [3]),
        .I3(\s_ARADDR[6] ),
        .O(s_ARADDR_OBUF[3]));
  LUT6 #(
    .INIT(64'h80808080FF808080)) 
    \s_ARID_OBUF[0]_inst_i_1 
       (.I0(\s_ARID_OBUF[0]_inst_i_2_n_0 ),
        .I1(\s_ARID_OBUF[0]_inst_i_3_n_0 ),
        .I2(m_ARID_reg_0),
        .I3(\s_ARID[0] ),
        .I4(m_ARID_reg),
        .I5(\s_ARID[0]_0 ),
        .O(s_ARID_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \s_ARID_OBUF[0]_inst_i_2 
       (.I0(\s_RRESP_reg_reg[0] ),
        .I1(read_no_snoop__0),
        .I2(is_other_miss_reg_n_0),
        .O(\s_ARID_OBUF[0]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \s_ARID_OBUF[0]_inst_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\s_ARID_OBUF[0]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F40404040404)) 
    \s_ARLEN_OBUF[3]_inst_i_1 
       (.I0(\s_ARID[0]_0 ),
        .I1(m_RDATA2__0),
        .I2(\s_RRESP_reg_reg[0] ),
        .I3(read_no_snoop__0),
        .I4(is_other_miss_reg_n_0),
        .I5(\s_ARID_OBUF[0]_inst_i_3_n_0 ),
        .O(s_ARBURST_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \s_ARLEN_OBUF[3]_inst_i_3 
       (.I0(m_ARSNOOP_reg[0]),
        .I1(m_ARSNOOP_reg[1]),
        .I2(m_ARSNOOP_reg[2]),
        .I3(m_ARDOMAIN_reg),
        .I4(m_ARSNOOP_reg[3]),
        .O(read_no_snoop__0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    s_ARVALID_OBUF_inst_i_1
       (.I0(r1_ARVALID),
        .I1(\s_RRESP_reg_reg[0] ),
        .I2(s_ARVALID),
        .O(s_ARVALID_OBUF));
  LUT6 #(
    .INIT(64'h00000B0000000800)) 
    s_ARVALID_OBUF_inst_i_2
       (.I0(m_ARVALID01_out),
        .I1(read_no_snoop__0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(is_other_miss_reg_n_0),
        .O(r1_ARVALID));
  LUT6 #(
    .INIT(64'h40F0F0F0F0F040F0)) 
    s_AWVALID_OBUF_inst_i_2
       (.I0(Q[2]),
        .I1(s_AWVALID_OBUF_inst_i_4_n_0),
        .I2(s0_AWVALID),
        .I3(m_ARDOMAIN_reg),
        .I4(D),
        .I5(m1_current_shareable_ARADDR),
        .O(i_AWVALID02_out));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_AWVALID_OBUF_inst_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(s_AWVALID_OBUF_inst_i_4_n_0));
  LUT6 #(
    .INIT(64'h0404040000000000)) 
    s_RREADY_OBUF_inst_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(is_other_miss_reg_n_0),
        .I4(read_no_snoop__0),
        .I5(\s_RRESP_reg_reg[0] ),
        .O(\FSM_sequential_r_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h880088008800F000)) 
    \s_RRESP_reg[0]_i_1 
       (.I0(s_RRESP_IBUF[0]),
        .I1(\s_RRESP_reg_reg[0] ),
        .I2(\s_RRESP_reg[1]_i_2_n_0 ),
        .I3(\s_RRESP_reg[1]_i_3__0_n_0 ),
        .I4(read_no_snoop__0),
        .I5(is_other_miss_reg_n_0),
        .O(\CRRESP_reg_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h880088008800F000)) 
    \s_RRESP_reg[1]_i_1 
       (.I0(s_RRESP_IBUF[1]),
        .I1(\s_RRESP_reg_reg[0] ),
        .I2(\s_RRESP_reg[1]_i_2_n_0 ),
        .I3(\s_RRESP_reg[1]_i_3__0_n_0 ),
        .I4(read_no_snoop__0),
        .I5(is_other_miss_reg_n_0),
        .O(\CRRESP_reg_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hBFFBFF7E)) 
    \s_RRESP_reg[1]_i_2 
       (.I0(m_ARSNOOP_reg[3]),
        .I1(m_ARDOMAIN_reg),
        .I2(m_ARSNOOP_reg[2]),
        .I3(m_ARSNOOP_reg[1]),
        .I4(m_ARSNOOP_reg[0]),
        .O(\s_RRESP_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \s_RRESP_reg[1]_i_3__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\s_RRESP_reg[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00A000C000A00000)) 
    \s_RRESP_reg[2]_i_1 
       (.I0(p_0_in[2]),
        .I1(\m_ARSNOOP_reg_reg[0]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m1_CRRESP[0]),
        .O(\CRRESP_reg_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \s_RRESP_reg[3]_i_10__0 
       (.I0(m_ARSNOOP_reg[0]),
        .I1(m_ARSNOOP_reg[2]),
        .I2(m_ARSNOOP_reg[1]),
        .I3(m_ARDOMAIN_reg),
        .I4(m_ARSNOOP_reg[3]),
        .O(\m_ARSNOOP_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF001000100010)) 
    \s_RRESP_reg[3]_i_12 
       (.I0(is_snoop_trans__3),
        .I1(is_other_miss_reg_n_0),
        .I2(\s_RRESP_reg[1]_i_3__0_n_0 ),
        .I3(read_no_snoop__0),
        .I4(\m_ARSNOOP_reg_reg[0]_0 ),
        .I5(\FSM_sequential_r_state_reg[0]_1 ),
        .O(\s_RRESP_reg[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h40040800)) 
    \s_RRESP_reg[3]_i_14__0 
       (.I0(m_ARSNOOP_reg[3]),
        .I1(m_ARDOMAIN_reg),
        .I2(m_ARSNOOP_reg[1]),
        .I3(m_ARSNOOP_reg[2]),
        .I4(m_ARSNOOP_reg[0]),
        .O(is_snoop_trans__3));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hAAA0AA80)) 
    \s_RRESP_reg[3]_i_2__0 
       (.I0(is_other_miss_reg_0),
        .I1(s_RRESP_IBUF[0]),
        .I2(\FSM_sequential_r_state_reg[0]_0 ),
        .I3(\s_RRESP_reg[3]_i_6_n_0 ),
        .I4(s_RRESP_IBUF[1]),
        .O(\s_RRESP[0] ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \s_RRESP_reg[3]_i_3 
       (.I0(\s_RRESP_reg[3]_i_7_n_0 ),
        .I1(m1_CRRESP[1]),
        .I2(\FSM_sequential_r_state_reg[0]_1 ),
        .I3(\m_ARSNOOP_reg_reg[0]_0 ),
        .I4(p_0_in[3]),
        .I5(\FSM_sequential_r_state_reg[1]_1 ),
        .O(\CRRESP_reg_reg[3]_0 [3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \s_RRESP_reg[3]_i_5 
       (.I0(\s_RRESP_reg[3]_i_12_n_0 ),
        .I1(\FSM_sequential_r_state_reg[0]_0 ),
        .I2(s_RVALID_IBUF),
        .I3(m1_CDVALID),
        .I4(\FSM_sequential_r_state_reg[1]_1 ),
        .O(is_other_miss_reg_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \s_RRESP_reg[3]_i_6 
       (.I0(is_other_miss_reg_n_0),
        .I1(read_no_snoop__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_RRESP_reg[1]_i_2_n_0 ),
        .O(\s_RRESP_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000A80000)) 
    \s_RRESP_reg[3]_i_7 
       (.I0(is_E_E),
        .I1(is_other_miss_reg_n_0),
        .I2(read_no_snoop__0),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\s_RRESP_reg[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_RRESP_reg[3]_i_9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\FSM_sequential_r_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sent_word_cnt[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\FSM_sequential_r_state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0030001000100010)) 
    \state[0]_i_10 
       (.I0(read_no_snoop__0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(s_ARREADY_IBUF),
        .I5(\s_RRESP_reg_reg[0] ),
        .O(s1_ARREADY));
  LUT6 #(
    .INIT(64'h00000777FFFFFFFF)) 
    state_tag_ram_reg_i_59__0
       (.I0(\FSM_sequential_r_state_reg[1]_1 ),
        .I1(m1_CDLAST),
        .I2(s_RLAST_IBUF),
        .I3(\FSM_sequential_r_state_reg[0]_0 ),
        .I4(\s_RRESP_reg[3]_i_12_n_0 ),
        .I5(s1_RREADY),
        .O(\FSM_sequential_r_state_reg[1]_0 ));
endmodule

module ACE_Controller_W
   (s_AWSIZE_OBUF,
    state_reg,
    next_state,
    Q,
    s_AWVALID_OBUF,
    m_ARVALID01_out,
    s_WSTRB_OBUF,
    \FSM_onehot_w_state_reg[2]_0 ,
    o_AWREADY1__1,
    state_reg_0,
    SR,
    ACLK_IBUF_BUFG,
    s0_AWLEN,
    \s_WSTRB[0] ,
    s1_AWLEN,
    state_reg_1,
    state_reg_2,
    s_WREADY_IBUF,
    state_reg_3,
    m1_wgrnt_w,
    \FSM_onehot_w_state_reg[0]_0 ,
    i_AWVALID02_out,
    s_AWREADY_IBUF,
    \FSM_onehot_w_state_reg[2]_1 ,
    s_AWVALID,
    \FSM_sequential_r_state_reg[1] ,
    \FSM_sequential_r_state_reg[1]_0 ,
    \AWSNOOP_reg_reg[0]_0 ,
    s0_RVALID,
    \FSM_onehot_w_state_reg[3]_0 ,
    D);
  output [0:0]s_AWSIZE_OBUF;
  output state_reg;
  output next_state;
  output [1:0]Q;
  output s_AWVALID_OBUF;
  output m_ARVALID01_out;
  output [0:0]s_WSTRB_OBUF;
  output \FSM_onehot_w_state_reg[2]_0 ;
  output o_AWREADY1__1;
  output [0:0]state_reg_0;
  input [0:0]SR;
  input ACLK_IBUF_BUFG;
  input [0:0]s0_AWLEN;
  input \s_WSTRB[0] ;
  input [0:0]s1_AWLEN;
  input state_reg_1;
  input state_reg_2;
  input s_WREADY_IBUF;
  input state_reg_3;
  input m1_wgrnt_w;
  input \FSM_onehot_w_state_reg[0]_0 ;
  input i_AWVALID02_out;
  input s_AWREADY_IBUF;
  input \FSM_onehot_w_state_reg[2]_1 ;
  input s_AWVALID;
  input [0:0]\FSM_sequential_r_state_reg[1] ;
  input [0:0]\FSM_sequential_r_state_reg[1]_0 ;
  input \AWSNOOP_reg_reg[0]_0 ;
  input s0_RVALID;
  input [0:0]\FSM_onehot_w_state_reg[3]_0 ;
  input [0:0]D;

  wire ACLK_IBUF_BUFG;
  wire \AWADDR_reg[6]_i_1_n_0 ;
  wire [0:0]AWSNOOP_reg;
  wire \AWSNOOP_reg[0]_i_1_n_0 ;
  wire \AWSNOOP_reg_reg[0]_0 ;
  wire [0:0]D;
  wire \FSM_onehot_w_state[0]_i_1_n_0 ;
  wire \FSM_onehot_w_state[1]_i_1_n_0 ;
  wire \FSM_onehot_w_state[2]_i_1_n_0 ;
  wire \FSM_onehot_w_state_reg[0]_0 ;
  wire \FSM_onehot_w_state_reg[2]_0 ;
  wire \FSM_onehot_w_state_reg[2]_1 ;
  wire [0:0]\FSM_onehot_w_state_reg[3]_0 ;
  wire \FSM_onehot_w_state_reg_n_0_[0] ;
  wire \FSM_onehot_w_state_reg_n_0_[1] ;
  wire [0:0]\FSM_sequential_r_state_reg[1] ;
  wire [0:0]\FSM_sequential_r_state_reg[1]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire i_AWVALID02_out;
  wire [6:6]m0_current_shareable_AWADDR;
  wire m1_wgrnt_w;
  wire m_ARVALID01_out;
  wire next_state;
  wire o_AWREADY1__1;
  wire [0:0]s0_AWLEN;
  wire s0_RVALID;
  wire [0:0]s1_AWLEN;
  wire s_AWREADY_IBUF;
  wire [0:0]s_AWSIZE_OBUF;
  wire s_AWVALID;
  wire s_AWVALID_OBUF;
  wire s_WREADY_IBUF;
  wire \s_WSTRB[0] ;
  wire [0:0]s_WSTRB_OBUF;
  wire state_reg;
  wire [0:0]state_reg_0;
  wire state_reg_1;
  wire state_reg_2;
  wire state_reg_3;
  wire \uAXI_Interconnect/u_AXI_Arbiter_W/next_state3_in ;

  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \AWADDR_reg[6]_i_1 
       (.I0(D),
        .I1(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m0_current_shareable_AWADDR),
        .O(\AWADDR_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AWADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\AWADDR_reg[6]_i_1_n_0 ),
        .Q(m0_current_shareable_AWADDR),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFF200000002)) 
    \AWSNOOP_reg[0]_i_1 
       (.I0(s0_AWLEN),
        .I1(\AWSNOOP_reg_reg[0]_0 ),
        .I2(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(AWSNOOP_reg),
        .O(\AWSNOOP_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AWSNOOP_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\AWSNOOP_reg[0]_i_1_n_0 ),
        .Q(AWSNOOP_reg),
        .R(SR));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_w_state[0]_i_1 
       (.I0(\FSM_onehot_w_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(i_AWVALID02_out),
        .I3(\FSM_onehot_w_state_reg_n_0_[0] ),
        .O(\FSM_onehot_w_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEAECCCC)) 
    \FSM_onehot_w_state[1]_i_1 
       (.I0(\FSM_onehot_w_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I2(s_AWREADY_IBUF),
        .I3(state_reg),
        .I4(i_AWVALID02_out),
        .O(\FSM_onehot_w_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF200020002000)) 
    \FSM_onehot_w_state[2]_i_1 
       (.I0(s_AWREADY_IBUF),
        .I1(state_reg),
        .I2(i_AWVALID02_out),
        .I3(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I4(Q[0]),
        .I5(\FSM_onehot_w_state_reg[2]_1 ),
        .O(\FSM_onehot_w_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFF01FFFF)) 
    \FSM_onehot_w_state[3]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I3(m1_wgrnt_w),
        .I4(s_WREADY_IBUF),
        .O(\FSM_onehot_w_state_reg[2]_0 ));
  (* FSM_ENCODED_STATES = "S_W_ADDR:0010,S_W_DATA:0100,S_W_RESP:1000,IDLE:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_w_state_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_w_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_w_state_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "S_W_ADDR:0010,S_W_DATA:0100,S_W_RESP:1000,IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_w_state_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_w_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_w_state_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "S_W_ADDR:0010,S_W_DATA:0100,S_W_RESP:1000,IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_w_state_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_w_state[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "S_W_ADDR:0010,S_W_DATA:0100,S_W_RESP:1000,IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_w_state_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_w_state_reg[3]_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF060F0F0)) 
    \FSM_sequential_r_state[1]_i_4__0 
       (.I0(\FSM_sequential_r_state_reg[1] ),
        .I1(m0_current_shareable_AWADDR),
        .I2(\FSM_sequential_r_state_reg[1]_0 ),
        .I3(\FSM_onehot_w_state_reg_n_0_[0] ),
        .I4(AWSNOOP_reg),
        .O(m_ARVALID01_out));
  LUT5 #(
    .INIT(32'h00FEFFFF)) 
    \s_AWBURST_OBUF[0]_inst_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I3(m1_wgrnt_w),
        .I4(\s_WSTRB[0] ),
        .O(s_WSTRB_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \s_AWID_OBUF[0]_inst_i_4 
       (.I0(m1_wgrnt_w),
        .I1(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(state_reg));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWLEN_OBUF[3]_inst_i_1 
       (.I0(state_reg),
        .I1(s0_AWLEN),
        .I2(\s_WSTRB[0] ),
        .I3(s1_AWLEN),
        .O(s_AWSIZE_OBUF));
  LUT4 #(
    .INIT(16'h44F4)) 
    s_AWVALID_OBUF_inst_i_1
       (.I0(state_reg),
        .I1(i_AWVALID02_out),
        .I2(s_AWVALID),
        .I3(\s_WSTRB[0] ),
        .O(s_AWVALID_OBUF));
  LUT6 #(
    .INIT(64'hFFFCFEFCCFCCCCCC)) 
    state_i_1
       (.I0(state_reg_1),
        .I1(state_reg_2),
        .I2(s_WREADY_IBUF),
        .I3(\uAXI_Interconnect/u_AXI_Arbiter_W/next_state3_in ),
        .I4(state_reg_3),
        .I5(m1_wgrnt_w),
        .O(next_state));
  LUT4 #(
    .INIT(16'h01FF)) 
    state_i_4
       (.I0(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(i_AWVALID02_out),
        .O(\uAXI_Interconnect/u_AXI_Arbiter_W/next_state3_in ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    state_i_7
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\FSM_onehot_w_state_reg_n_0_[1] ),
        .O(o_AWREADY1__1));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEAEAA)) 
    \word_cnt[3]_i_1__0 
       (.I0(s0_RVALID),
        .I1(s_WREADY_IBUF),
        .I2(m1_wgrnt_w),
        .I3(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(state_reg_0));
endmodule

(* ORIG_REF_NAME = "ACE_Controller_W" *) 
module ACE_Controller_W_2
   (\FSM_onehot_w_state_reg[1]_0 ,
    s_AWID_OBUF,
    \FSM_onehot_w_state_reg[1]_1 ,
    s_WLAST_OBUF,
    m_ARVALID0,
    s_WDATA_OBUF,
    s_AWADDR_OBUF,
    o_AWREADY1__1,
    SR,
    ACLK_IBUF_BUFG,
    s1_RVALID,
    m1_wgrnt_w,
    s_WREADY_IBUF,
    m1_BID_OBUF,
    s1_AWLEN,
    \s_AWADDR[31] ,
    m0_BID_OBUF,
    s0_AWLEN,
    s1_WLAST,
    s0_WLAST,
    D,
    E,
    s_BVALID_IBUF,
    s1_BREADY,
    \FSM_onehot_w_state_reg[1]_2 ,
    \FSM_onehot_w_state_reg[2]_0 ,
    s_AWREADY_IBUF,
    DOADO,
    \s_WDATA[31] ,
    \s_AWADDR[9] ,
    \s_AWADDR[31]_0 ,
    \s_AWADDR[31]_1 ,
    \AWSNOOP_reg_reg[0]_0 );
  output [0:0]\FSM_onehot_w_state_reg[1]_0 ;
  output [0:0]s_AWID_OBUF;
  output \FSM_onehot_w_state_reg[1]_1 ;
  output s_WLAST_OBUF;
  output m_ARVALID0;
  output [31:0]s_WDATA_OBUF;
  output [25:0]s_AWADDR_OBUF;
  output o_AWREADY1__1;
  input [0:0]SR;
  input ACLK_IBUF_BUFG;
  input s1_RVALID;
  input m1_wgrnt_w;
  input s_WREADY_IBUF;
  input [0:0]m1_BID_OBUF;
  input [0:0]s1_AWLEN;
  input \s_AWADDR[31] ;
  input [0:0]m0_BID_OBUF;
  input [0:0]s0_AWLEN;
  input s1_WLAST;
  input s0_WLAST;
  input [3:0]D;
  input [0:0]E;
  input s_BVALID_IBUF;
  input s1_BREADY;
  input \FSM_onehot_w_state_reg[1]_2 ;
  input \FSM_onehot_w_state_reg[2]_0 ;
  input s_AWREADY_IBUF;
  input [31:0]DOADO;
  input [31:0]\s_WDATA[31] ;
  input [3:0]\s_AWADDR[9] ;
  input [21:0]\s_AWADDR[31]_0 ;
  input [21:0]\s_AWADDR[31]_1 ;
  input \AWSNOOP_reg_reg[0]_0 ;

  wire ACLK_IBUF_BUFG;
  wire \AWADDR_reg[6]_i_1__0_n_0 ;
  wire [0:0]AWSNOOP_reg;
  wire \AWSNOOP_reg[0]_i_1__0_n_0 ;
  wire \AWSNOOP_reg_reg[0]_0 ;
  wire [3:0]D;
  wire [31:0]DOADO;
  wire [0:0]E;
  wire \FSM_onehot_w_state[0]_i_1__0_n_0 ;
  wire \FSM_onehot_w_state[1]_i_1__0_n_0 ;
  wire \FSM_onehot_w_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_w_state[3]_i_1__0_n_0 ;
  wire [0:0]\FSM_onehot_w_state_reg[1]_0 ;
  wire \FSM_onehot_w_state_reg[1]_1 ;
  wire \FSM_onehot_w_state_reg[1]_2 ;
  wire \FSM_onehot_w_state_reg[2]_0 ;
  wire \FSM_onehot_w_state_reg_n_0_[0] ;
  wire \FSM_onehot_w_state_reg_n_0_[1] ;
  wire \FSM_onehot_w_state_reg_n_0_[2] ;
  wire \FSM_onehot_w_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire [0:0]m0_BID_OBUF;
  wire [0:0]m1_BID_OBUF;
  wire [6:6]m1_current_shareable_AWADDR;
  wire m1_wgrnt_w;
  wire m_ARVALID0;
  wire o_AWREADY1__1;
  wire [0:0]s0_AWLEN;
  wire s0_WLAST;
  wire [0:0]s1_AWLEN;
  wire s1_BREADY;
  wire s1_RVALID;
  wire s1_WLAST;
  wire \s_AWADDR[31] ;
  wire [21:0]\s_AWADDR[31]_0 ;
  wire [21:0]\s_AWADDR[31]_1 ;
  wire [3:0]\s_AWADDR[9] ;
  wire [25:0]s_AWADDR_OBUF;
  wire [0:0]s_AWID_OBUF;
  wire s_AWREADY_IBUF;
  wire s_BVALID_IBUF;
  wire [31:0]\s_WDATA[31] ;
  wire [31:0]s_WDATA_OBUF;
  wire s_WLAST_OBUF;
  wire s_WREADY_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \AWADDR_reg[6]_i_1__0 
       (.I0(\s_AWADDR[9] [0]),
        .I1(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_w_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_w_state_reg_n_0_[2] ),
        .I4(m1_current_shareable_AWADDR),
        .O(\AWADDR_reg[6]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AWADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\AWADDR_reg[6]_i_1__0_n_0 ),
        .Q(m1_current_shareable_AWADDR),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFF200000002)) 
    \AWSNOOP_reg[0]_i_1__0 
       (.I0(s1_AWLEN),
        .I1(\AWSNOOP_reg_reg[0]_0 ),
        .I2(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_w_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_w_state_reg_n_0_[2] ),
        .I5(AWSNOOP_reg),
        .O(\AWSNOOP_reg[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AWSNOOP_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\AWSNOOP_reg[0]_i_1__0_n_0 ),
        .Q(AWSNOOP_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \FSM_onehot_w_state[0]_i_1__0 
       (.I0(s_BVALID_IBUF),
        .I1(s1_BREADY),
        .I2(\FSM_onehot_w_state_reg[1]_1 ),
        .I3(\FSM_onehot_w_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_w_state_reg[1]_2 ),
        .I5(\FSM_onehot_w_state_reg_n_0_[0] ),
        .O(\FSM_onehot_w_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF8AAAAA)) 
    \FSM_onehot_w_state[1]_i_1__0 
       (.I0(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_w_state_reg[1]_1 ),
        .I2(s_AWREADY_IBUF),
        .I3(\FSM_onehot_w_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_w_state_reg[1]_2 ),
        .O(\FSM_onehot_w_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF200020002000)) 
    \FSM_onehot_w_state[2]_i_1__0 
       (.I0(\FSM_onehot_w_state_reg[1]_2 ),
        .I1(\FSM_onehot_w_state_reg[1]_1 ),
        .I2(s_AWREADY_IBUF),
        .I3(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_w_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_w_state_reg[2]_0 ),
        .O(\FSM_onehot_w_state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F444F4F4F4)) 
    \FSM_onehot_w_state[3]_i_1__0 
       (.I0(\FSM_onehot_w_state_reg[2]_0 ),
        .I1(\FSM_onehot_w_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_w_state_reg_n_0_[3] ),
        .I3(s_BVALID_IBUF),
        .I4(s1_BREADY),
        .I5(\FSM_onehot_w_state_reg[1]_1 ),
        .O(\FSM_onehot_w_state[3]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "S_W_ADDR:0010,S_W_DATA:0100,S_W_RESP:1000,IDLE:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_w_state_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_w_state[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_w_state_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "S_W_ADDR:0010,S_W_DATA:0100,S_W_RESP:1000,IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_w_state_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_w_state[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_w_state_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "S_W_ADDR:0010,S_W_DATA:0100,S_W_RESP:1000,IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_w_state_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_w_state[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_w_state_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "S_W_ADDR:0010,S_W_DATA:0100,S_W_RESP:1000,IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_w_state_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_w_state[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_w_state_reg_n_0_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF060F0F0)) 
    \FSM_sequential_r_state[1]_i_4 
       (.I0(D[0]),
        .I1(m1_current_shareable_AWADDR),
        .I2(E),
        .I3(\FSM_onehot_w_state_reg_n_0_[0] ),
        .I4(AWSNOOP_reg),
        .O(m_ARVALID0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[10]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [0]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [0]),
        .O(s_AWADDR_OBUF[4]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[11]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [1]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [1]),
        .O(s_AWADDR_OBUF[5]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[12]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [2]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [2]),
        .O(s_AWADDR_OBUF[6]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[13]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [3]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [3]),
        .O(s_AWADDR_OBUF[7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[14]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [4]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [4]),
        .O(s_AWADDR_OBUF[8]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[15]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [5]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [5]),
        .O(s_AWADDR_OBUF[9]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[16]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [6]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [6]),
        .O(s_AWADDR_OBUF[10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[17]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [7]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [7]),
        .O(s_AWADDR_OBUF[11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[18]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [8]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [8]),
        .O(s_AWADDR_OBUF[12]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[19]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [9]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [9]),
        .O(s_AWADDR_OBUF[13]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[20]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [10]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [10]),
        .O(s_AWADDR_OBUF[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[21]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [11]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [11]),
        .O(s_AWADDR_OBUF[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[22]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [12]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [12]),
        .O(s_AWADDR_OBUF[16]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[23]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [13]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [13]),
        .O(s_AWADDR_OBUF[17]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[24]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [14]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [14]),
        .O(s_AWADDR_OBUF[18]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[25]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [15]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [15]),
        .O(s_AWADDR_OBUF[19]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[26]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [16]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [16]),
        .O(s_AWADDR_OBUF[20]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[27]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [17]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [17]),
        .O(s_AWADDR_OBUF[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[28]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [18]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [18]),
        .O(s_AWADDR_OBUF[22]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[29]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [19]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [19]),
        .O(s_AWADDR_OBUF[23]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[30]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [20]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [20]),
        .O(s_AWADDR_OBUF[24]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[31]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[31]_0 [21]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_AWADDR[31]_1 [21]),
        .O(s_AWADDR_OBUF[25]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[6]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[9] [0]),
        .I2(\s_AWADDR[31] ),
        .I3(D[0]),
        .O(s_AWADDR_OBUF[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[7]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[9] [1]),
        .I2(\s_AWADDR[31] ),
        .I3(D[1]),
        .O(s_AWADDR_OBUF[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[8]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[9] [2]),
        .I2(\s_AWADDR[31] ),
        .I3(D[2]),
        .O(s_AWADDR_OBUF[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_AWADDR_OBUF[9]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(\s_AWADDR[9] [3]),
        .I2(\s_AWADDR[31] ),
        .I3(D[3]),
        .O(s_AWADDR_OBUF[3]));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \s_AWID_OBUF[0]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(m1_BID_OBUF),
        .I2(s1_AWLEN),
        .I3(\s_AWADDR[31] ),
        .I4(m0_BID_OBUF),
        .I5(s0_AWLEN),
        .O(s_AWID_OBUF));
  LUT4 #(
    .INIT(16'h01FF)) 
    \s_AWID_OBUF[0]_inst_i_2 
       (.I0(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_w_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_w_state_reg_n_0_[2] ),
        .I3(m1_wgrnt_w),
        .O(\FSM_onehot_w_state_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[0]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[0]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [0]),
        .O(s_WDATA_OBUF[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[10]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[10]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [10]),
        .O(s_WDATA_OBUF[10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[11]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[11]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [11]),
        .O(s_WDATA_OBUF[11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[12]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[12]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [12]),
        .O(s_WDATA_OBUF[12]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[13]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[13]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [13]),
        .O(s_WDATA_OBUF[13]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[14]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[14]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [14]),
        .O(s_WDATA_OBUF[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[15]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[15]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [15]),
        .O(s_WDATA_OBUF[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[16]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[16]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [16]),
        .O(s_WDATA_OBUF[16]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[17]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[17]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [17]),
        .O(s_WDATA_OBUF[17]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[18]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[18]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [18]),
        .O(s_WDATA_OBUF[18]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[19]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[19]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [19]),
        .O(s_WDATA_OBUF[19]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[1]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[1]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [1]),
        .O(s_WDATA_OBUF[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[20]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[20]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [20]),
        .O(s_WDATA_OBUF[20]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[21]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[21]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [21]),
        .O(s_WDATA_OBUF[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[22]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[22]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [22]),
        .O(s_WDATA_OBUF[22]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[23]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[23]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [23]),
        .O(s_WDATA_OBUF[23]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[24]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[24]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [24]),
        .O(s_WDATA_OBUF[24]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[25]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[25]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [25]),
        .O(s_WDATA_OBUF[25]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[26]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[26]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [26]),
        .O(s_WDATA_OBUF[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[27]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[27]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [27]),
        .O(s_WDATA_OBUF[27]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[28]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[28]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [28]),
        .O(s_WDATA_OBUF[28]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[29]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[29]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [29]),
        .O(s_WDATA_OBUF[29]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[2]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[2]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [2]),
        .O(s_WDATA_OBUF[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[30]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[30]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [30]),
        .O(s_WDATA_OBUF[30]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[31]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[31]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [31]),
        .O(s_WDATA_OBUF[31]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[3]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[3]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [3]),
        .O(s_WDATA_OBUF[3]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[4]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[4]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [4]),
        .O(s_WDATA_OBUF[4]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[5]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[5]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [5]),
        .O(s_WDATA_OBUF[5]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[6]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[6]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [6]),
        .O(s_WDATA_OBUF[6]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[7]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[7]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [7]),
        .O(s_WDATA_OBUF[7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[8]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[8]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [8]),
        .O(s_WDATA_OBUF[8]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_WDATA_OBUF[9]_inst_i_1 
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(DOADO[9]),
        .I2(\s_AWADDR[31] ),
        .I3(\s_WDATA[31] [9]),
        .O(s_WDATA_OBUF[9]));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_WLAST_OBUF_inst_i_1
       (.I0(\FSM_onehot_w_state_reg[1]_1 ),
        .I1(s1_WLAST),
        .I2(\s_AWADDR[31] ),
        .I3(s0_WLAST),
        .O(s_WLAST_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    state_i_6
       (.I0(\FSM_onehot_w_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_w_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_w_state_reg_n_0_[1] ),
        .O(o_AWREADY1__1));
  LUT6 #(
    .INIT(64'hFFFEAAAAAAAAAAAA)) 
    \word_cnt[3]_i_1 
       (.I0(s1_RVALID),
        .I1(\FSM_onehot_w_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_w_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_w_state_reg_n_0_[2] ),
        .I4(m1_wgrnt_w),
        .I5(s_WREADY_IBUF),
        .O(\FSM_onehot_w_state_reg[1]_0 ));
endmodule

module ACE_Interconnect
   (m1_wgrnt_r,
    \FSM_sequential_r_state_reg[2] ,
    m0_CDREADY,
    \FSM_sequential_r_state_reg[0] ,
    \s_RRESP[0] ,
    s0_RVALID,
    state_reg,
    fetch_done_reg,
    \FSM_sequential_r_state_reg[1] ,
    m1_CDREADY,
    \FSM_sequential_r_state_reg[0]_0 ,
    \FSM_onehot_w_state_reg[1] ,
    s1_RVALID,
    \s_RRESP[0]_0 ,
    \s_RRESP[1] ,
    fetch_done_reg_0,
    s_AWID_OBUF,
    \FSM_onehot_w_state_reg[1]_0 ,
    state_reg_0,
    s_AWSIZE_OBUF,
    i_AWVALID0,
    o_AWREADY1__1,
    Q,
    m0_CRREADY,
    \FSM_sequential_r_state_reg[2]_0 ,
    r0_RREADY,
    s_WLAST_OBUF,
    s_ARVALID_OBUF,
    m1_CRREADY,
    \FSM_sequential_r_state_reg[2]_1 ,
    \CRRESP_reg_reg[3] ,
    make_unique__0,
    s_AWVALID_OBUF,
    \CRRESP_reg_reg[3]_0 ,
    make_unique__0_0,
    s_WDATA_OBUF,
    s_AWADDR_OBUF,
    s_WSTRB_OBUF,
    \FSM_onehot_w_state_reg[2] ,
    s1_ARREADY,
    s_ARADDR_OBUF,
    s_ARID_OBUF,
    s_ARBURST_OBUF,
    s0_ARREADY,
    \m_ARSNOOP_reg_reg[3] ,
    m0_ACVALID,
    \FSM_sequential_r_state_reg[2]_2 ,
    \m_ARSNOOP_reg_reg[3]_0 ,
    m1_ACVALID,
    \FSM_sequential_r_state_reg[2]_3 ,
    state_reg_1,
    SR,
    s0_ARDOMAIN,
    ACLK_IBUF_BUFG,
    s0_ARID,
    s1_ARDOMAIN,
    s1_ARID,
    m0_CDLAST,
    s_RLAST_IBUF,
    s0_RREADY,
    s_RRESP_IBUF,
    fetch_done,
    m1_CDLAST,
    s1_RREADY,
    s_WREADY_IBUF,
    fetch_done_1,
    m1_BID_OBUF,
    s1_AWLEN,
    m0_BID_OBUF,
    s0_AWLEN,
    state_reg_2,
    state_reg_3,
    s0_WVALID,
    \FSM_onehot_w_state_reg[0] ,
    m0_CRVALID,
    r_next_state28_out,
    is_other_miss_reg,
    state_reg_4,
    s_RVALID_IBUF,
    s_AWREADY_IBUF,
    \FSM_onehot_w_state_reg[2]_0 ,
    s1_WLAST,
    s0_WLAST,
    m0_ACREADY,
    s_ARREADY_IBUF,
    D,
    E,
    m1_CRVALID,
    r_next_state28_out_2,
    is_other_miss_reg_0,
    m1_CDVALID,
    m1_ACREADY,
    \FSM_sequential_r_state[1]_i_3__0 ,
    m1_CRRESP,
    s0_AWVALID,
    s_BVALID_IBUF,
    s1_BREADY,
    \FSM_onehot_w_state_reg[2]_1 ,
    \m_ARADDR_reg_reg[31] ,
    \r1_ARADDR_reg_reg[31]_0 ,
    m0_CDVALID,
    \FSM_sequential_r_state[1]_i_3 ,
    m0_CRRESP,
    s1_AWVALID,
    DOADO,
    \s_WDATA[31] ,
    \s_AWADDR[31] ,
    \s_AWADDR[31]_0 ,
    \AWSNOOP_reg_reg[0] ,
    \AWSNOOP_reg_reg[0]_0 ,
    \FSM_sequential_r_state_reg[2]_4 ,
    \m_ARSNOOP_reg_reg[3]_1 ,
    \FSM_sequential_r_state_reg[2]_5 ,
    \m_ARSNOOP_reg_reg[3]_2 ,
    \FSM_onehot_w_state_reg[3] ,
    ARESETn_IBUF);
  output m1_wgrnt_r;
  output \FSM_sequential_r_state_reg[2] ;
  output m0_CDREADY;
  output \FSM_sequential_r_state_reg[0] ;
  output [0:0]\s_RRESP[0] ;
  output s0_RVALID;
  output state_reg;
  output fetch_done_reg;
  output \FSM_sequential_r_state_reg[1] ;
  output m1_CDREADY;
  output \FSM_sequential_r_state_reg[0]_0 ;
  output [0:0]\FSM_onehot_w_state_reg[1] ;
  output s1_RVALID;
  output [0:0]\s_RRESP[0]_0 ;
  output \s_RRESP[1] ;
  output fetch_done_reg_0;
  output [0:0]s_AWID_OBUF;
  output \FSM_onehot_w_state_reg[1]_0 ;
  output state_reg_0;
  output [0:0]s_AWSIZE_OBUF;
  output i_AWVALID0;
  output o_AWREADY1__1;
  output [1:0]Q;
  output m0_CRREADY;
  output [2:0]\FSM_sequential_r_state_reg[2]_0 ;
  output r0_RREADY;
  output s_WLAST_OBUF;
  output s_ARVALID_OBUF;
  output m1_CRREADY;
  output [2:0]\FSM_sequential_r_state_reg[2]_1 ;
  output [3:0]\CRRESP_reg_reg[3] ;
  output make_unique__0;
  output s_AWVALID_OBUF;
  output [3:0]\CRRESP_reg_reg[3]_0 ;
  output make_unique__0_0;
  output [31:0]s_WDATA_OBUF;
  output [25:0]s_AWADDR_OBUF;
  output [0:0]s_WSTRB_OBUF;
  output \FSM_onehot_w_state_reg[2] ;
  output s1_ARREADY;
  output [25:0]s_ARADDR_OBUF;
  output [0:0]s_ARID_OBUF;
  output [0:0]s_ARBURST_OBUF;
  output s0_ARREADY;
  output [3:0]\m_ARSNOOP_reg_reg[3] ;
  output m0_ACVALID;
  output [25:0]\FSM_sequential_r_state_reg[2]_2 ;
  output [3:0]\m_ARSNOOP_reg_reg[3]_0 ;
  output m1_ACVALID;
  output [25:0]\FSM_sequential_r_state_reg[2]_3 ;
  output [0:0]state_reg_1;
  input [0:0]SR;
  input [0:0]s0_ARDOMAIN;
  input ACLK_IBUF_BUFG;
  input s0_ARID;
  input [0:0]s1_ARDOMAIN;
  input s1_ARID;
  input m0_CDLAST;
  input s_RLAST_IBUF;
  input s0_RREADY;
  input [1:0]s_RRESP_IBUF;
  input fetch_done;
  input m1_CDLAST;
  input s1_RREADY;
  input s_WREADY_IBUF;
  input fetch_done_1;
  input [0:0]m1_BID_OBUF;
  input [0:0]s1_AWLEN;
  input [0:0]m0_BID_OBUF;
  input [0:0]s0_AWLEN;
  input state_reg_2;
  input state_reg_3;
  input s0_WVALID;
  input \FSM_onehot_w_state_reg[0] ;
  input m0_CRVALID;
  input r_next_state28_out;
  input [0:0]is_other_miss_reg;
  input state_reg_4;
  input s_RVALID_IBUF;
  input s_AWREADY_IBUF;
  input \FSM_onehot_w_state_reg[2]_0 ;
  input s1_WLAST;
  input s0_WLAST;
  input m0_ACREADY;
  input s_ARREADY_IBUF;
  input [25:0]D;
  input [0:0]E;
  input m1_CRVALID;
  input r_next_state28_out_2;
  input [0:0]is_other_miss_reg_0;
  input m1_CDVALID;
  input m1_ACREADY;
  input [2:0]\FSM_sequential_r_state[1]_i_3__0 ;
  input [1:0]m1_CRRESP;
  input s0_AWVALID;
  input s_BVALID_IBUF;
  input s1_BREADY;
  input \FSM_onehot_w_state_reg[2]_1 ;
  input [25:0]\m_ARADDR_reg_reg[31] ;
  input [0:0]\r1_ARADDR_reg_reg[31]_0 ;
  input m0_CDVALID;
  input [2:0]\FSM_sequential_r_state[1]_i_3 ;
  input [1:0]m0_CRRESP;
  input s1_AWVALID;
  input [31:0]DOADO;
  input [31:0]\s_WDATA[31] ;
  input [21:0]\s_AWADDR[31] ;
  input [21:0]\s_AWADDR[31]_0 ;
  input \AWSNOOP_reg_reg[0] ;
  input \AWSNOOP_reg_reg[0]_0 ;
  input [0:0]\FSM_sequential_r_state_reg[2]_4 ;
  input [3:0]\m_ARSNOOP_reg_reg[3]_1 ;
  input [0:0]\FSM_sequential_r_state_reg[2]_5 ;
  input [3:0]\m_ARSNOOP_reg_reg[3]_2 ;
  input [0:0]\FSM_onehot_w_state_reg[3] ;
  input ARESETn_IBUF;

  wire ACLK_IBUF_BUFG;
  wire ARESETn_IBUF;
  wire \AWSNOOP_reg_reg[0] ;
  wire \AWSNOOP_reg_reg[0]_0 ;
  wire [3:0]\CRRESP_reg_reg[3] ;
  wire [3:0]\CRRESP_reg_reg[3]_0 ;
  wire [25:0]D;
  wire [31:0]DOADO;
  wire [0:0]E;
  wire \FSM_onehot_w_state_reg[0] ;
  wire [0:0]\FSM_onehot_w_state_reg[1] ;
  wire \FSM_onehot_w_state_reg[1]_0 ;
  wire \FSM_onehot_w_state_reg[2] ;
  wire \FSM_onehot_w_state_reg[2]_0 ;
  wire \FSM_onehot_w_state_reg[2]_1 ;
  wire [0:0]\FSM_onehot_w_state_reg[3] ;
  wire [2:0]\FSM_sequential_r_state[1]_i_3 ;
  wire [2:0]\FSM_sequential_r_state[1]_i_3__0 ;
  wire \FSM_sequential_r_state_reg[0] ;
  wire \FSM_sequential_r_state_reg[0]_0 ;
  wire \FSM_sequential_r_state_reg[1] ;
  wire \FSM_sequential_r_state_reg[2] ;
  wire [2:0]\FSM_sequential_r_state_reg[2]_0 ;
  wire [2:0]\FSM_sequential_r_state_reg[2]_1 ;
  wire [25:0]\FSM_sequential_r_state_reg[2]_2 ;
  wire [25:0]\FSM_sequential_r_state_reg[2]_3 ;
  wire [0:0]\FSM_sequential_r_state_reg[2]_4 ;
  wire [0:0]\FSM_sequential_r_state_reg[2]_5 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire fetch_done;
  wire fetch_done_1;
  wire fetch_done_reg;
  wire fetch_done_reg_0;
  wire i_AWVALID0;
  wire i_AWVALID02_out;
  wire is_E_E;
  wire is_E_E_i_10_n_0;
  wire is_E_E_i_11_n_0;
  wire is_E_E_i_12_n_0;
  wire is_E_E_i_13_n_0;
  wire is_E_E_i_14_n_0;
  wire is_E_E_i_15_n_0;
  wire is_E_E_i_3_n_0;
  wire is_E_E_i_5_n_0;
  wire is_E_E_i_6_n_0;
  wire is_E_E_i_7_n_0;
  wire is_E_E_i_8_n_0;
  wire is_E_E_i_9_n_0;
  wire [0:0]is_other_miss_reg;
  wire [0:0]is_other_miss_reg_0;
  wire m0_ACREADY;
  wire m0_ACVALID;
  wire [0:0]m0_BID_OBUF;
  wire m0_CDLAST;
  wire m0_CDREADY;
  wire m0_CDVALID;
  wire m0_CRREADY;
  wire [1:0]m0_CRRESP;
  wire m0_CRVALID;
  wire [6:6]m0_current_shareable_ARADDR;
  wire m0_done;
  wire m1_ACREADY;
  wire m1_ACVALID;
  wire [0:0]m1_BID_OBUF;
  wire m1_CDLAST;
  wire m1_CDREADY;
  wire m1_CDVALID;
  wire m1_CRREADY;
  wire [1:0]m1_CRRESP;
  wire m1_CRVALID;
  wire m1_done_reg_n_0;
  wire m1_wgrnt_r;
  wire m1_wgrnt_w;
  wire [25:0]\m_ARADDR_reg_reg[31] ;
  wire m_ARID_reg;
  wire [3:0]\m_ARSNOOP_reg_reg[3] ;
  wire [3:0]\m_ARSNOOP_reg_reg[3]_0 ;
  wire [3:0]\m_ARSNOOP_reg_reg[3]_1 ;
  wire [3:0]\m_ARSNOOP_reg_reg[3]_2 ;
  wire m_ARVALID0;
  wire m_ARVALID01_out;
  wire m_RDATA2__0;
  wire make_unique__0;
  wire make_unique__0_0;
  wire o_AWREADY1__1;
  wire o_AWREADY1__1_0;
  wire [25:0]p_0_in;
  wire [25:0]p_1_in;
  wire r0_RREADY;
  wire [0:0]\r1_ARADDR_reg_reg[31]_0 ;
  wire r1_ARVALID;
  wire r_next_state28_out;
  wire r_next_state28_out_2;
  wire [0:0]s0_ARDOMAIN;
  wire s0_ARID;
  wire s0_ARREADY;
  wire [0:0]s0_AWLEN;
  wire s0_AWVALID;
  wire s0_RREADY;
  wire s0_RVALID;
  wire s0_WLAST;
  wire s0_WVALID;
  wire [0:0]s1_ARDOMAIN;
  wire s1_ARID;
  wire s1_ARREADY;
  wire [0:0]s1_AWLEN;
  wire s1_AWVALID;
  wire s1_BREADY;
  wire s1_RREADY;
  wire s1_RVALID;
  wire s1_WLAST;
  wire [25:0]s_ARADDR_OBUF;
  wire [0:0]s_ARBURST_OBUF;
  wire [0:0]s_ARID_OBUF;
  wire s_ARREADY_IBUF;
  wire s_ARVALID_OBUF;
  wire [21:0]\s_AWADDR[31] ;
  wire [21:0]\s_AWADDR[31]_0 ;
  wire [25:0]s_AWADDR_OBUF;
  wire [0:0]s_AWID_OBUF;
  wire s_AWREADY_IBUF;
  wire [0:0]s_AWSIZE_OBUF;
  wire s_AWVALID_OBUF;
  wire s_BVALID_IBUF;
  wire s_RLAST_IBUF;
  wire [0:0]\s_RRESP[0] ;
  wire [0:0]\s_RRESP[0]_0 ;
  wire \s_RRESP[1] ;
  wire [1:0]s_RRESP_IBUF;
  wire s_RVALID_IBUF;
  wire [31:0]\s_WDATA[31] ;
  wire [31:0]s_WDATA_OBUF;
  wire s_WLAST_OBUF;
  wire s_WREADY_IBUF;
  wire [0:0]s_WSTRB_OBUF;
  wire state_reg;
  wire state_reg_0;
  wire [0:0]state_reg_1;
  wire state_reg_2;
  wire state_reg_3;
  wire state_reg_4;
  wire uACE_Controller_R_coreA_n_1;
  wire uACE_Controller_R_coreA_n_10;
  wire uACE_Controller_R_coreA_n_16;
  wire uACE_Controller_R_coreA_n_19;
  wire uACE_Controller_R_coreA_n_25;
  wire uACE_Controller_R_coreA_n_26;
  wire uACE_Controller_R_coreA_n_27;
  wire uACE_Controller_R_coreA_n_28;
  wire uACE_Controller_R_coreA_n_29;
  wire uACE_Controller_R_coreA_n_30;
  wire uACE_Controller_R_coreA_n_31;
  wire uACE_Controller_R_coreA_n_32;
  wire uACE_Controller_R_coreA_n_33;
  wire uACE_Controller_R_coreA_n_34;
  wire uACE_Controller_R_coreA_n_35;
  wire uACE_Controller_R_coreA_n_36;
  wire uACE_Controller_R_coreA_n_37;
  wire uACE_Controller_R_coreA_n_38;
  wire uACE_Controller_R_coreA_n_39;
  wire uACE_Controller_R_coreA_n_40;
  wire uACE_Controller_R_coreA_n_41;
  wire uACE_Controller_R_coreA_n_42;
  wire uACE_Controller_R_coreA_n_43;
  wire uACE_Controller_R_coreA_n_44;
  wire uACE_Controller_R_coreA_n_45;
  wire uACE_Controller_R_coreA_n_46;
  wire uACE_Controller_R_coreA_n_47;
  wire uACE_Controller_R_coreA_n_48;
  wire uACE_Controller_R_coreA_n_49;
  wire uACE_Controller_R_coreA_n_52;
  wire uACE_Controller_R_coreA_n_53;
  wire uACE_Controller_R_coreA_n_85;
  wire uACE_Controller_R_coreB_n_13;
  wire uACE_Controller_R_coreB_n_49;
  wire uACE_Controller_R_coreB_n_81;
  wire uAXI_Interconnect_n_2;
  wire uAXI_Interconnect_n_3;
  wire uAXI_Interconnect_n_4;
  wire \u_AXI_Arbiter_R/next_state ;
  wire \u_AXI_Arbiter_W/next_state ;

  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_E_E_i_10
       (.I0(p_0_in[3]),
        .I1(p_1_in[3]),
        .I2(p_0_in[4]),
        .I3(p_1_in[4]),
        .I4(p_1_in[9]),
        .I5(p_0_in[9]),
        .O(is_E_E_i_10_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_E_E_i_11
       (.I0(p_0_in[19]),
        .I1(p_1_in[19]),
        .I2(p_0_in[20]),
        .I3(p_1_in[20]),
        .I4(p_1_in[25]),
        .I5(p_0_in[25]),
        .O(is_E_E_i_11_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    is_E_E_i_12
       (.I0(p_1_in[13]),
        .I1(p_0_in[13]),
        .I2(p_1_in[12]),
        .I3(p_0_in[12]),
        .O(is_E_E_i_12_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    is_E_E_i_13
       (.I0(p_1_in[11]),
        .I1(p_0_in[11]),
        .I2(p_1_in[10]),
        .I3(p_0_in[10]),
        .O(is_E_E_i_13_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    is_E_E_i_14
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .I2(p_1_in[16]),
        .I3(p_0_in[16]),
        .O(is_E_E_i_14_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    is_E_E_i_15
       (.I0(p_1_in[15]),
        .I1(p_0_in[15]),
        .I2(p_1_in[14]),
        .I3(p_0_in[14]),
        .O(is_E_E_i_15_n_0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    is_E_E_i_3
       (.I0(is_E_E_i_7_n_0),
        .I1(is_E_E_i_8_n_0),
        .I2(p_1_in[22]),
        .I3(p_0_in[22]),
        .I4(p_1_in[21]),
        .I5(p_0_in[21]),
        .O(is_E_E_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    is_E_E_i_5
       (.I0(p_0_in[5]),
        .I1(p_1_in[5]),
        .I2(p_0_in[6]),
        .I3(p_1_in[6]),
        .I4(is_E_E_i_9_n_0),
        .O(is_E_E_i_5_n_0));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    is_E_E_i_6
       (.I0(is_E_E_i_10_n_0),
        .I1(p_0_in[7]),
        .I2(p_1_in[7]),
        .I3(p_0_in[8]),
        .I4(p_1_in[8]),
        .O(is_E_E_i_6_n_0));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    is_E_E_i_7
       (.I0(is_E_E_i_11_n_0),
        .I1(p_0_in[23]),
        .I2(p_1_in[23]),
        .I3(p_0_in[24]),
        .I4(p_1_in[24]),
        .O(is_E_E_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF6)) 
    is_E_E_i_8
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .I2(is_E_E_i_12_n_0),
        .I3(is_E_E_i_13_n_0),
        .I4(is_E_E_i_14_n_0),
        .I5(is_E_E_i_15_n_0),
        .O(is_E_E_i_8_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_E_E_i_9
       (.I0(p_1_in[2]),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(p_1_in[0]),
        .I4(p_0_in[1]),
        .I5(p_1_in[1]),
        .O(is_E_E_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_E_E_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(uACE_Controller_R_coreA_n_85),
        .Q(is_E_E),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m0_done_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(uAXI_Interconnect_n_4),
        .Q(m0_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m1_done_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(uACE_Controller_R_coreB_n_81),
        .Q(m1_done_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[4]),
        .Q(p_1_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[5]),
        .Q(p_1_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[6]),
        .Q(p_1_in[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[7]),
        .Q(p_1_in[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[8]),
        .Q(p_1_in[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[9]),
        .Q(p_1_in[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[10]),
        .Q(p_1_in[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[11]),
        .Q(p_1_in[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[12]),
        .Q(p_1_in[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[13]),
        .Q(p_1_in[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[14]),
        .Q(p_1_in[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[15]),
        .Q(p_1_in[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[16]),
        .Q(p_1_in[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[17]),
        .Q(p_1_in[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[18]),
        .Q(p_1_in[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[19]),
        .Q(p_1_in[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[20]),
        .Q(p_1_in[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[21]),
        .Q(p_1_in[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[22]),
        .Q(p_1_in[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[23]),
        .Q(p_1_in[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[24]),
        .Q(p_1_in[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[25]),
        .Q(p_1_in[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[0]),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[1]),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[2]),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r0_ARADDR_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(D[3]),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [4]),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [5]),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [6]),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [7]),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [8]),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [9]),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [10]),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [11]),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [12]),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [13]),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [14]),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [15]),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [16]),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [17]),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [18]),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [19]),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [20]),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [21]),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [22]),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [23]),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [24]),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [25]),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [0]),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [1]),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [2]),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r1_ARADDR_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\r1_ARADDR_reg_reg[31]_0 ),
        .D(\m_ARADDR_reg_reg[31] [3]),
        .Q(p_0_in[3]),
        .R(SR));
  ACE_Controller_R uACE_Controller_R_coreA
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .ARESETn_IBUF(ARESETn_IBUF),
        .\CRRESP_reg_reg[3]_0 (\CRRESP_reg_reg[3]_0 ),
        .D(D),
        .\FSM_onehot_w_state_reg[1] (\m_ARADDR_reg_reg[31] [0]),
        .\FSM_sequential_r_state[1]_i_3_0 (\FSM_sequential_r_state[1]_i_3 ),
        .\FSM_sequential_r_state_reg[0]_0 (\FSM_sequential_r_state_reg[0] ),
        .\FSM_sequential_r_state_reg[0]_1 (m0_CRREADY),
        .\FSM_sequential_r_state_reg[0]_2 (uACE_Controller_R_coreA_n_16),
        .\FSM_sequential_r_state_reg[1]_0 (uAXI_Interconnect_n_2),
        .\FSM_sequential_r_state_reg[1]_1 (uACE_Controller_R_coreB_n_13),
        .\FSM_sequential_r_state_reg[2]_0 (\FSM_sequential_r_state_reg[2] ),
        .\FSM_sequential_r_state_reg[2]_1 (m0_CDREADY),
        .\FSM_sequential_r_state_reg[2]_2 (uACE_Controller_R_coreA_n_10),
        .\FSM_sequential_r_state_reg[2]_3 (i_AWVALID0),
        .\FSM_sequential_r_state_reg[2]_4 (uACE_Controller_R_coreA_n_52),
        .\FSM_sequential_r_state_reg[2]_5 (m0_ACVALID),
        .\FSM_sequential_r_state_reg[2]_6 (\FSM_sequential_r_state_reg[2]_2 ),
        .\FSM_sequential_r_state_reg[2]_7 (\FSM_sequential_r_state_reg[2]_4 ),
        .Q(\FSM_sequential_r_state_reg[2]_0 ),
        .SR(SR),
        .fetch_done(fetch_done),
        .fetch_done_reg(fetch_done_reg),
        .is_E_E(is_E_E),
        .is_E_E_reg(uACE_Controller_R_coreA_n_85),
        .is_E_E_reg_0(uACE_Controller_R_coreB_n_49),
        .is_E_E_reg_1(is_E_E_i_5_n_0),
        .is_E_E_reg_2(is_E_E_i_6_n_0),
        .is_E_E_reg_3(is_E_E_i_3_n_0),
        .is_E_E_reg_4(m1_done_reg_n_0),
        .is_other_miss_reg_0(uACE_Controller_R_coreA_n_1),
        .is_other_miss_reg_1(s0_RVALID),
        .is_other_miss_reg_2(uACE_Controller_R_coreA_n_19),
        .is_other_miss_reg_3(uACE_Controller_R_coreA_n_53),
        .is_other_miss_reg_4(is_other_miss_reg),
        .m0_ACREADY(m0_ACREADY),
        .m0_CDLAST(m0_CDLAST),
        .m0_CDVALID(m0_CDVALID),
        .m0_CRRESP(m0_CRRESP),
        .m0_CRVALID(m0_CRVALID),
        .m0_done(m0_done),
        .\m_ARADDR_reg_reg[31]_0 ({uACE_Controller_R_coreA_n_25,uACE_Controller_R_coreA_n_26,uACE_Controller_R_coreA_n_27,uACE_Controller_R_coreA_n_28,uACE_Controller_R_coreA_n_29,uACE_Controller_R_coreA_n_30,uACE_Controller_R_coreA_n_31,uACE_Controller_R_coreA_n_32,uACE_Controller_R_coreA_n_33,uACE_Controller_R_coreA_n_34,uACE_Controller_R_coreA_n_35,uACE_Controller_R_coreA_n_36,uACE_Controller_R_coreA_n_37,uACE_Controller_R_coreA_n_38,uACE_Controller_R_coreA_n_39,uACE_Controller_R_coreA_n_40,uACE_Controller_R_coreA_n_41,uACE_Controller_R_coreA_n_42,uACE_Controller_R_coreA_n_43,uACE_Controller_R_coreA_n_44,uACE_Controller_R_coreA_n_45,uACE_Controller_R_coreA_n_46,uACE_Controller_R_coreA_n_47,uACE_Controller_R_coreA_n_48,uACE_Controller_R_coreA_n_49,m0_current_shareable_ARADDR}),
        .m_ARID_reg(m_ARID_reg),
        .\m_ARSNOOP_reg_reg[0]_0 (make_unique__0_0),
        .\m_ARSNOOP_reg_reg[3]_0 (\m_ARSNOOP_reg_reg[3] ),
        .\m_ARSNOOP_reg_reg[3]_1 (\m_ARSNOOP_reg_reg[3]_1 ),
        .m_ARVALID0(m_ARVALID0),
        .m_RDATA2__0(m_RDATA2__0),
        .next_state(\u_AXI_Arbiter_R/next_state ),
        .o_AWREADY1__1(o_AWREADY1__1),
        .o_AWREADY1__1_0(o_AWREADY1__1_0),
        .r0_RREADY(r0_RREADY),
        .r1_ARVALID(r1_ARVALID),
        .r_next_state28_out(r_next_state28_out),
        .s0_ARDOMAIN(s0_ARDOMAIN),
        .s0_ARID(s0_ARID),
        .s0_ARREADY(s0_ARREADY),
        .s0_RREADY(s0_RREADY),
        .s0_WVALID(s0_WVALID),
        .s1_AWVALID(s1_AWVALID),
        .s_ARREADY_IBUF(s_ARREADY_IBUF),
        .s_RLAST_IBUF(s_RLAST_IBUF),
        .\s_RRESP[0] (\s_RRESP[0] ),
        .s_RRESP_IBUF(s_RRESP_IBUF),
        .\s_RRESP_reg_reg[0] (m1_wgrnt_r),
        .s_RVALID_IBUF(s_RVALID_IBUF),
        .state_reg(state_reg),
        .state_reg_0(\FSM_onehot_w_state_reg[0] ),
        .state_reg_1(state_reg_4));
  ACE_Controller_R_1 uACE_Controller_R_coreB
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .ARESETn_IBUF(ARESETn_IBUF),
        .\CRRESP_reg_reg[3]_0 (\CRRESP_reg_reg[3] ),
        .D(D[0]),
        .\FSM_sequential_r_state[1]_i_3__0_0 (\FSM_sequential_r_state[1]_i_3__0 ),
        .\FSM_sequential_r_state_reg[0]_0 (\FSM_sequential_r_state_reg[0]_0 ),
        .\FSM_sequential_r_state_reg[0]_1 (m1_CRREADY),
        .\FSM_sequential_r_state_reg[1]_0 (\FSM_sequential_r_state_reg[1] ),
        .\FSM_sequential_r_state_reg[1]_1 (m1_CDREADY),
        .\FSM_sequential_r_state_reg[1]_2 (uAXI_Interconnect_n_3),
        .\FSM_sequential_r_state_reg[2]_0 (m1_ACVALID),
        .\FSM_sequential_r_state_reg[2]_1 (\FSM_sequential_r_state_reg[2]_3 ),
        .\FSM_sequential_r_state_reg[2]_2 (\FSM_sequential_r_state_reg[2]_5 ),
        .Q(\FSM_sequential_r_state_reg[2]_1 ),
        .SR(SR),
        .fetch_done_1(fetch_done_1),
        .fetch_done_reg(fetch_done_reg_0),
        .i_AWVALID02_out(i_AWVALID02_out),
        .is_E_E(is_E_E),
        .is_E_E_i_2(uACE_Controller_R_coreA_n_1),
        .is_other_miss_reg_0(s1_RVALID),
        .is_other_miss_reg_1(uACE_Controller_R_coreB_n_49),
        .is_other_miss_reg_2(is_other_miss_reg_0),
        .m0_done(m0_done),
        .m0_done_reg(uACE_Controller_R_coreB_n_81),
        .m1_ACREADY(m1_ACREADY),
        .m1_CDLAST(m1_CDLAST),
        .m1_CDVALID(m1_CDVALID),
        .m1_CRRESP(m1_CRRESP),
        .m1_CRVALID(m1_CRVALID),
        .m1_done_reg(m1_done_reg_n_0),
        .\m_ARADDR_reg_reg[31]_0 (\m_ARADDR_reg_reg[31] ),
        .m_ARID_reg(m_ARID_reg),
        .\m_ARSNOOP_reg_reg[0]_0 (make_unique__0),
        .\m_ARSNOOP_reg_reg[3]_0 (\m_ARSNOOP_reg_reg[3]_0 ),
        .\m_ARSNOOP_reg_reg[3]_1 (\m_ARSNOOP_reg_reg[3]_2 ),
        .m_ARVALID01_out(m_ARVALID01_out),
        .m_RDATA2__0(m_RDATA2__0),
        .r1_ARVALID(r1_ARVALID),
        .r_next_state28_out_2(r_next_state28_out_2),
        .s0_AWVALID(s0_AWVALID),
        .s1_ARDOMAIN(s1_ARDOMAIN),
        .s1_ARID(s1_ARID),
        .s1_ARREADY(s1_ARREADY),
        .s1_RREADY(s1_RREADY),
        .\s_ARADDR[31] ({uACE_Controller_R_coreA_n_25,uACE_Controller_R_coreA_n_26,uACE_Controller_R_coreA_n_27,uACE_Controller_R_coreA_n_28,uACE_Controller_R_coreA_n_29,uACE_Controller_R_coreA_n_30,uACE_Controller_R_coreA_n_31,uACE_Controller_R_coreA_n_32,uACE_Controller_R_coreA_n_33,uACE_Controller_R_coreA_n_34,uACE_Controller_R_coreA_n_35,uACE_Controller_R_coreA_n_36,uACE_Controller_R_coreA_n_37,uACE_Controller_R_coreA_n_38,uACE_Controller_R_coreA_n_39,uACE_Controller_R_coreA_n_40,uACE_Controller_R_coreA_n_41,uACE_Controller_R_coreA_n_42,uACE_Controller_R_coreA_n_43,uACE_Controller_R_coreA_n_44,uACE_Controller_R_coreA_n_45,uACE_Controller_R_coreA_n_46,uACE_Controller_R_coreA_n_47,uACE_Controller_R_coreA_n_48,uACE_Controller_R_coreA_n_49,m0_current_shareable_ARADDR}),
        .\s_ARADDR[6] (uACE_Controller_R_coreA_n_52),
        .s_ARADDR_OBUF(s_ARADDR_OBUF),
        .s_ARBURST_OBUF(s_ARBURST_OBUF),
        .\s_ARID[0] (uACE_Controller_R_coreA_n_53),
        .\s_ARID[0]_0 (uACE_Controller_R_coreA_n_16),
        .s_ARID_OBUF(s_ARID_OBUF),
        .s_ARREADY_IBUF(s_ARREADY_IBUF),
        .s_ARVALID(uACE_Controller_R_coreA_n_19),
        .s_ARVALID_OBUF(s_ARVALID_OBUF),
        .s_RLAST(uACE_Controller_R_coreB_n_13),
        .s_RLAST_IBUF(s_RLAST_IBUF),
        .\s_RRESP[0] (\s_RRESP[0]_0 ),
        .\s_RRESP[1] (\s_RRESP[1] ),
        .s_RRESP_IBUF(s_RRESP_IBUF),
        .\s_RRESP_reg_reg[0] (m1_wgrnt_r),
        .s_RVALID_IBUF(s_RVALID_IBUF));
  ACE_Controller_W uACE_Controller_W_coreA
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .\AWSNOOP_reg_reg[0]_0 (\AWSNOOP_reg_reg[0] ),
        .D(D[0]),
        .\FSM_onehot_w_state_reg[0]_0 (\FSM_onehot_w_state_reg[0] ),
        .\FSM_onehot_w_state_reg[2]_0 (\FSM_onehot_w_state_reg[2] ),
        .\FSM_onehot_w_state_reg[2]_1 (\FSM_onehot_w_state_reg[2]_0 ),
        .\FSM_onehot_w_state_reg[3]_0 (\FSM_onehot_w_state_reg[3] ),
        .\FSM_sequential_r_state_reg[1] (\m_ARADDR_reg_reg[31] [0]),
        .\FSM_sequential_r_state_reg[1]_0 (\r1_ARADDR_reg_reg[31]_0 ),
        .Q(Q),
        .SR(SR),
        .i_AWVALID02_out(i_AWVALID02_out),
        .m1_wgrnt_w(m1_wgrnt_w),
        .m_ARVALID01_out(m_ARVALID01_out),
        .next_state(\u_AXI_Arbiter_W/next_state ),
        .o_AWREADY1__1(o_AWREADY1__1_0),
        .s0_AWLEN(s0_AWLEN),
        .s0_RVALID(s0_RVALID),
        .s1_AWLEN(s1_AWLEN),
        .s_AWREADY_IBUF(s_AWREADY_IBUF),
        .s_AWSIZE_OBUF(s_AWSIZE_OBUF),
        .s_AWVALID(i_AWVALID0),
        .s_AWVALID_OBUF(s_AWVALID_OBUF),
        .s_WREADY_IBUF(s_WREADY_IBUF),
        .\s_WSTRB[0] (\FSM_onehot_w_state_reg[1]_0 ),
        .s_WSTRB_OBUF(s_WSTRB_OBUF),
        .state_reg(state_reg_0),
        .state_reg_0(state_reg_1),
        .state_reg_1(state_reg_2),
        .state_reg_2(state_reg_3),
        .state_reg_3(uACE_Controller_R_coreA_n_10));
  ACE_Controller_W_2 uACE_Controller_W_coreB
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .\AWSNOOP_reg_reg[0]_0 (\AWSNOOP_reg_reg[0]_0 ),
        .D(D[3:0]),
        .DOADO(DOADO),
        .E(E),
        .\FSM_onehot_w_state_reg[1]_0 (\FSM_onehot_w_state_reg[1] ),
        .\FSM_onehot_w_state_reg[1]_1 (\FSM_onehot_w_state_reg[1]_0 ),
        .\FSM_onehot_w_state_reg[1]_2 (i_AWVALID0),
        .\FSM_onehot_w_state_reg[2]_0 (\FSM_onehot_w_state_reg[2]_1 ),
        .SR(SR),
        .m0_BID_OBUF(m0_BID_OBUF),
        .m1_BID_OBUF(m1_BID_OBUF),
        .m1_wgrnt_w(m1_wgrnt_w),
        .m_ARVALID0(m_ARVALID0),
        .o_AWREADY1__1(o_AWREADY1__1),
        .s0_AWLEN(s0_AWLEN),
        .s0_WLAST(s0_WLAST),
        .s1_AWLEN(s1_AWLEN),
        .s1_BREADY(s1_BREADY),
        .s1_RVALID(s1_RVALID),
        .s1_WLAST(s1_WLAST),
        .\s_AWADDR[31] (state_reg_0),
        .\s_AWADDR[31]_0 (\s_AWADDR[31] ),
        .\s_AWADDR[31]_1 (\s_AWADDR[31]_0 ),
        .\s_AWADDR[9] (\m_ARADDR_reg_reg[31] [3:0]),
        .s_AWADDR_OBUF(s_AWADDR_OBUF),
        .s_AWID_OBUF(s_AWID_OBUF),
        .s_AWREADY_IBUF(s_AWREADY_IBUF),
        .s_BVALID_IBUF(s_BVALID_IBUF),
        .\s_WDATA[31] (\s_WDATA[31] ),
        .s_WDATA_OBUF(s_WDATA_OBUF),
        .s_WLAST_OBUF(s_WLAST_OBUF),
        .s_WREADY_IBUF(s_WREADY_IBUF));
  AXI_Interconnect uAXI_Interconnect
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .ARESETn_IBUF(ARESETn_IBUF),
        .SR(SR),
        .m0_done(m0_done),
        .m0_done_reg(uACE_Controller_R_coreB_n_13),
        .m0_done_reg_0(m1_done_reg_n_0),
        .m1_wgrnt_w(m1_wgrnt_w),
        .next_state(\u_AXI_Arbiter_W/next_state ),
        .next_state_0(\u_AXI_Arbiter_R/next_state ),
        .r0_RREADY(r0_RREADY),
        .s_ARREADY_IBUF(s_ARREADY_IBUF),
        .state_reg(m1_wgrnt_r),
        .state_reg_0(uAXI_Interconnect_n_2),
        .state_reg_1(uAXI_Interconnect_n_3),
        .state_reg_2(uAXI_Interconnect_n_4));
endmodule

module AXI_Arbiter_R
   (state_reg_0,
    state_reg_1,
    state_reg_2,
    state_reg_3,
    SR,
    next_state_0,
    ACLK_IBUF_BUFG,
    s_ARREADY_IBUF,
    m0_done_reg,
    r0_RREADY,
    ARESETn_IBUF,
    m0_done,
    m0_done_reg_0);
  output state_reg_0;
  output state_reg_1;
  output state_reg_2;
  output state_reg_3;
  input [0:0]SR;
  input next_state_0;
  input ACLK_IBUF_BUFG;
  input s_ARREADY_IBUF;
  input m0_done_reg;
  input r0_RREADY;
  input ARESETn_IBUF;
  input m0_done;
  input m0_done_reg_0;

  wire ACLK_IBUF_BUFG;
  wire ARESETn_IBUF;
  wire [0:0]SR;
  wire m0_done;
  wire m0_done_reg;
  wire m0_done_reg_0;
  wire next_state_0;
  wire r0_RREADY;
  wire s_ARREADY_IBUF;
  wire state_reg_0;
  wire state_reg_1;
  wire state_reg_2;
  wire state_reg_3;

  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_r_state[1]_i_2 
       (.I0(s_ARREADY_IBUF),
        .I1(state_reg_0),
        .O(state_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_r_state[1]_i_2__0 
       (.I0(s_ARREADY_IBUF),
        .I1(state_reg_0),
        .O(state_reg_2));
  LUT6 #(
    .INIT(64'h00004000FF004000)) 
    m0_done_i_1
       (.I0(state_reg_0),
        .I1(m0_done_reg),
        .I2(r0_RREADY),
        .I3(ARESETn_IBUF),
        .I4(m0_done),
        .I5(m0_done_reg_0),
        .O(state_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(next_state_0),
        .Q(state_reg_0),
        .R(SR));
endmodule

module AXI_Arbiter_W
   (m1_wgrnt_w,
    SR,
    next_state,
    ACLK_IBUF_BUFG);
  output m1_wgrnt_w;
  input [0:0]SR;
  input next_state;
  input ACLK_IBUF_BUFG;

  wire ACLK_IBUF_BUFG;
  wire [0:0]SR;
  wire m1_wgrnt_w;
  wire next_state;

  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(next_state),
        .Q(m1_wgrnt_w),
        .R(SR));
endmodule

module AXI_Interconnect
   (m1_wgrnt_w,
    state_reg,
    state_reg_0,
    state_reg_1,
    state_reg_2,
    SR,
    next_state,
    ACLK_IBUF_BUFG,
    next_state_0,
    s_ARREADY_IBUF,
    m0_done_reg,
    r0_RREADY,
    ARESETn_IBUF,
    m0_done,
    m0_done_reg_0);
  output m1_wgrnt_w;
  output state_reg;
  output state_reg_0;
  output state_reg_1;
  output state_reg_2;
  input [0:0]SR;
  input next_state;
  input ACLK_IBUF_BUFG;
  input next_state_0;
  input s_ARREADY_IBUF;
  input m0_done_reg;
  input r0_RREADY;
  input ARESETn_IBUF;
  input m0_done;
  input m0_done_reg_0;

  wire ACLK_IBUF_BUFG;
  wire ARESETn_IBUF;
  wire [0:0]SR;
  wire m0_done;
  wire m0_done_reg;
  wire m0_done_reg_0;
  wire m1_wgrnt_w;
  wire next_state;
  wire next_state_0;
  wire r0_RREADY;
  wire s_ARREADY_IBUF;
  wire state_reg;
  wire state_reg_0;
  wire state_reg_1;
  wire state_reg_2;

  AXI_Arbiter_R u_AXI_Arbiter_R
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .ARESETn_IBUF(ARESETn_IBUF),
        .SR(SR),
        .m0_done(m0_done),
        .m0_done_reg(m0_done_reg),
        .m0_done_reg_0(m0_done_reg_0),
        .next_state_0(next_state_0),
        .r0_RREADY(r0_RREADY),
        .s_ARREADY_IBUF(s_ARREADY_IBUF),
        .state_reg_0(state_reg),
        .state_reg_1(state_reg_0),
        .state_reg_2(state_reg_1),
        .state_reg_3(state_reg_2));
  AXI_Arbiter_W u_AXI_Arbiter_W
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .SR(SR),
        .m1_wgrnt_w(m1_wgrnt_w),
        .next_state(next_state));
endmodule

module cache_controller
   (fetch_done_reg_0,
    SR,
    \state_reg[0]_0 ,
    WEA,
    DIADI,
    s1_AWLEN,
    s1_BREADY,
    DIBDI,
    s1_RREADY,
    ADDRARDADDR,
    \state_reg[0]_1 ,
    s1_WLAST,
    E,
    \state_reg[0]_2 ,
    m1_CACHE_HIT_OBUF,
    instr_type_reg,
    \s_ARADDR_reg_reg[20] ,
    \state_reg[1]_0 ,
    s1_ARID,
    \state_reg[2]_0 ,
    m1_RRESP_OBUF,
    m1_RVALID_OBUF,
    m1_ARREADY_OBUF,
    I42,
    m1_CACHE_BUSY_OBUF,
    m1_BRESP_OBUF,
    m1_BVALID_OBUF,
    m1_AWREADY_OBUF,
    \state_reg[3]_0 ,
    s1_AWVALID,
    s_BREADY_OBUF,
    s_RREADY_OBUF,
    s_WVALID_OBUF,
    \state_reg[3]_1 ,
    \state_reg[2]_1 ,
    \state_reg[3]_2 ,
    \state_reg[0]_3 ,
    \state_reg[0]_4 ,
    ACLK_IBUF_BUFG,
    ARESETn_IBUF,
    fetch_done_reg_1,
    state_tag_ram_reg,
    s1_RVALID,
    cache_reg,
    state_tag_ram_reg_0,
    instr_type,
    Q,
    DOBDO,
    m1_CDREADY,
    s_RDATA_IBUF,
    cache_reg_0,
    state_tag_ram_reg_1,
    state_tag_ram_reg_2,
    state_tag_ram_reg_3,
    state_tag_ram_reg_4,
    fetch_done_reg_2,
    \state_reg[0]_5 ,
    m1_AWVALID_IBUF,
    state_reg,
    s_AWREADY_IBUF,
    m1_ARVALID_IBUF,
    m1_WVALID_IBUF,
    m1_RID_OBUF,
    s_BVALID_IBUF,
    s_BRESP_IBUF,
    s1_ARREADY,
    m1_RREADY_IBUF,
    \s_RRESP_reg[3]_i_11__0_0 ,
    \s_RRESP_reg[3]_i_11__0_1 ,
    m1_BREADY_IBUF,
    s_WREADY_IBUF,
    \state[0]_i_2__0_0 ,
    \state[0]_i_2__0_1 ,
    \m_ARDOMAIN_reg_reg[1] ,
    D,
    s_WVALID,
    s0_BREADY,
    m1_wgrnt_r,
    r0_RREADY,
    s0_WVALID,
    o_AWREADY1__1,
    i_AWVALID0,
    \state_reg[1]_1 ,
    \state_reg[3]_3 ,
    \s_RRESP_reg_reg[0]_0 ,
    \s_RRESP_reg_reg[3]_0 ,
    \word_cnt_reg[0]_0 );
  output fetch_done_reg_0;
  output [0:0]SR;
  output \state_reg[0]_0 ;
  output [0:0]WEA;
  output [31:0]DIADI;
  output [0:0]s1_AWLEN;
  output s1_BREADY;
  output [10:0]DIBDI;
  output s1_RREADY;
  output [3:0]ADDRARDADDR;
  output \state_reg[0]_1 ;
  output s1_WLAST;
  output [0:0]E;
  output [0:0]\state_reg[0]_2 ;
  output m1_CACHE_HIT_OBUF;
  output [3:0]instr_type_reg;
  output \s_ARADDR_reg_reg[20] ;
  output [0:0]\state_reg[1]_0 ;
  output s1_ARID;
  output \state_reg[2]_0 ;
  output [0:0]m1_RRESP_OBUF;
  output m1_RVALID_OBUF;
  output m1_ARREADY_OBUF;
  output I42;
  output m1_CACHE_BUSY_OBUF;
  output [0:0]m1_BRESP_OBUF;
  output m1_BVALID_OBUF;
  output m1_AWREADY_OBUF;
  output [0:0]\state_reg[3]_0 ;
  output s1_AWVALID;
  output s_BREADY_OBUF;
  output s_RREADY_OBUF;
  output s_WVALID_OBUF;
  output \state_reg[3]_1 ;
  output \state_reg[2]_1 ;
  output \state_reg[3]_2 ;
  output \state_reg[0]_3 ;
  output [0:0]\state_reg[0]_4 ;
  input ACLK_IBUF_BUFG;
  input ARESETn_IBUF;
  input fetch_done_reg_1;
  input state_tag_ram_reg;
  input s1_RVALID;
  input cache_reg;
  input state_tag_ram_reg_0;
  input instr_type;
  input [31:0]Q;
  input [31:0]DOBDO;
  input m1_CDREADY;
  input [31:0]s_RDATA_IBUF;
  input cache_reg_0;
  input state_tag_ram_reg_1;
  input state_tag_ram_reg_2;
  input [12:0]state_tag_ram_reg_3;
  input [12:0]state_tag_ram_reg_4;
  input fetch_done_reg_2;
  input \state_reg[0]_5 ;
  input m1_AWVALID_IBUF;
  input state_reg;
  input s_AWREADY_IBUF;
  input m1_ARVALID_IBUF;
  input m1_WVALID_IBUF;
  input [0:0]m1_RID_OBUF;
  input s_BVALID_IBUF;
  input [1:0]s_BRESP_IBUF;
  input s1_ARREADY;
  input m1_RREADY_IBUF;
  input [1:0]\s_RRESP_reg[3]_i_11__0_0 ;
  input [3:0]\s_RRESP_reg[3]_i_11__0_1 ;
  input m1_BREADY_IBUF;
  input s_WREADY_IBUF;
  input [1:0]\state[0]_i_2__0_0 ;
  input [3:0]\state[0]_i_2__0_1 ;
  input \m_ARDOMAIN_reg_reg[1] ;
  input [6:0]D;
  input s_WVALID;
  input s0_BREADY;
  input m1_wgrnt_r;
  input r0_RREADY;
  input s0_WVALID;
  input o_AWREADY1__1;
  input i_AWVALID0;
  input \state_reg[1]_1 ;
  input [0:0]\state_reg[3]_3 ;
  input [0:0]\s_RRESP_reg_reg[0]_0 ;
  input [3:0]\s_RRESP_reg_reg[3]_0 ;
  input [0:0]\word_cnt_reg[0]_0 ;

  wire ACLK_IBUF_BUFG;
  wire [3:0]ADDRARDADDR;
  wire ARESETn_IBUF;
  wire [6:0]D;
  wire [31:0]DIADI;
  wire [10:0]DIBDI;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire \FSM_onehot_w_state[3]_i_4_n_0 ;
  wire I42;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire cache_reg;
  wire cache_reg_0;
  wire cache_reg_i_50__0_n_0;
  wire cache_reg_i_51__0_n_0;
  wire cache_reg_i_52__0_n_0;
  wire cache_reg_i_53__0_n_0;
  wire cache_reg_i_55__0_n_0;
  wire cache_reg_i_56_n_0;
  wire cache_reg_i_57__0_n_0;
  wire fetch_done_i_1__0_n_0;
  wire fetch_done_i_3__0_n_0;
  wire fetch_done_reg_0;
  wire fetch_done_reg_1;
  wire fetch_done_reg_2;
  wire i_AWVALID0;
  wire instr_type;
  wire [3:0]instr_type_reg;
  wire m1_ARREADY_OBUF;
  wire m1_ARVALID_IBUF;
  wire m1_AWREADY_OBUF;
  wire m1_AWVALID_IBUF;
  wire m1_BREADY_IBUF;
  wire [0:0]m1_BRESP_OBUF;
  wire \m1_BRESP_OBUF[1]_inst_i_2_n_0 ;
  wire m1_BVALID_OBUF;
  wire m1_CACHE_BUSY_OBUF;
  wire m1_CACHE_HIT_OBUF;
  wire m1_CDREADY;
  wire [0:0]m1_RID_OBUF;
  wire m1_RREADY_IBUF;
  wire [0:0]m1_RRESP_OBUF;
  wire \m1_RRESP_OBUF[1]_inst_i_2_n_0 ;
  wire m1_RVALID_OBUF;
  wire m1_WVALID_IBUF;
  wire m1_wgrnt_r;
  wire \m_ARDOMAIN_reg[1]_i_2__0_n_0 ;
  wire \m_ARDOMAIN_reg_reg[1] ;
  wire [3:0]next_state;
  wire o_AWREADY1__1;
  wire r0_RREADY;
  wire s0_BREADY;
  wire s0_WVALID;
  wire s1_ARID;
  wire s1_ARREADY;
  wire [0:0]s1_AWLEN;
  wire s1_AWVALID;
  wire s1_BREADY;
  wire s1_RREADY;
  wire s1_RVALID;
  wire s1_WLAST;
  wire \s_ARADDR_reg_reg[20] ;
  wire s_AWREADY_IBUF;
  wire s_BREADY_OBUF;
  wire s_BREADY_OBUF_inst_i_2_n_0;
  wire [1:0]s_BRESP_IBUF;
  wire s_BVALID_IBUF;
  wire [31:0]s_RDATA_IBUF;
  wire s_RREADY_OBUF;
  wire [1:0]\s_RRESP_reg[3]_i_11__0_0 ;
  wire [3:0]\s_RRESP_reg[3]_i_11__0_1 ;
  wire \s_RRESP_reg[3]_i_11__0_n_0 ;
  wire \s_RRESP_reg[3]_i_13__0_n_0 ;
  wire \s_RRESP_reg[3]_i_1__0_n_0 ;
  wire \s_RRESP_reg[3]_i_4__0_n_0 ;
  wire [0:0]\s_RRESP_reg_reg[0]_0 ;
  wire [3:0]\s_RRESP_reg_reg[3]_0 ;
  wire \s_RRESP_reg_reg_n_0_[0] ;
  wire \s_RRESP_reg_reg_n_0_[1] ;
  wire \s_RRESP_reg_reg_n_0_[2] ;
  wire \s_RRESP_reg_reg_n_0_[3] ;
  wire s_WLAST_OBUF_inst_i_4_n_0;
  wire s_WREADY_IBUF;
  wire s_WVALID;
  wire s_WVALID_OBUF;
  wire s_WVALID_OBUF_inst_i_3_n_0;
  wire [3:0]state;
  wire [1:0]\state[0]_i_2__0_0 ;
  wire [3:0]\state[0]_i_2__0_1 ;
  wire \state[0]_i_2__0_n_0 ;
  wire \state[0]_i_3__0_n_0 ;
  wire \state[0]_i_4__0_n_0 ;
  wire \state[0]_i_6__0_n_0 ;
  wire \state[0]_i_7__0_n_0 ;
  wire \state[0]_i_8__0_n_0 ;
  wire \state[0]_i_9__0_n_0 ;
  wire \state[1]_i_10__0_n_0 ;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[1]_i_3__0_n_0 ;
  wire \state[1]_i_4__0_n_0 ;
  wire \state[1]_i_6__0_n_0 ;
  wire \state[1]_i_7__0_n_0 ;
  wire \state[1]_i_8__0_n_0 ;
  wire \state[2]_i_2__0_n_0 ;
  wire \state[2]_i_4__0_n_0 ;
  wire \state[2]_i_5__0_n_0 ;
  wire \state[2]_i_6__0_n_0 ;
  wire \state[2]_i_7__0_n_0 ;
  wire \state[2]_i_8__0_n_0 ;
  wire \state[3]_i_3__0_n_0 ;
  wire \state[3]_i_4__0_n_0 ;
  wire state_reg;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire \state_reg[0]_3 ;
  wire [0:0]\state_reg[0]_4 ;
  wire \state_reg[0]_5 ;
  wire [0:0]\state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[2]_0 ;
  wire \state_reg[2]_1 ;
  wire [0:0]\state_reg[3]_0 ;
  wire \state_reg[3]_1 ;
  wire \state_reg[3]_2 ;
  wire [0:0]\state_reg[3]_3 ;
  wire state_tag_ram_reg;
  wire state_tag_ram_reg_0;
  wire state_tag_ram_reg_1;
  wire state_tag_ram_reg_2;
  wire [12:0]state_tag_ram_reg_3;
  wire [12:0]state_tag_ram_reg_4;
  wire state_tag_ram_reg_i_57_n_0;
  wire state_tag_ram_reg_i_58__0_n_0;
  wire \word_cnt[0]_i_1__0_n_0 ;
  wire \word_cnt[1]_i_1__0_n_0 ;
  wire \word_cnt[2]_i_1__0_n_0 ;
  wire \word_cnt[3]_i_2__0_n_0 ;
  wire [3:0]word_cnt_reg;
  wire [0:0]\word_cnt_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \FSM_onehot_w_state[3]_i_2__0 
       (.I0(s_WREADY_IBUF),
        .I1(\FSM_onehot_w_state[3]_i_4_n_0 ),
        .I2(s_WVALID_OBUF_inst_i_3_n_0),
        .I3(state[3]),
        .I4(state[2]),
        .I5(state_reg),
        .O(\state_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \FSM_onehot_w_state[3]_i_3 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(s1_BREADY));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_onehot_w_state[3]_i_4 
       (.I0(word_cnt_reg[3]),
        .I1(word_cnt_reg[0]),
        .I2(word_cnt_reg[1]),
        .I3(word_cnt_reg[2]),
        .O(\FSM_onehot_w_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_13__0
       (.I0(Q[31]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[31]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[31]),
        .I5(cache_reg_0),
        .O(DIADI[31]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_14__0
       (.I0(Q[30]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[30]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[30]),
        .I5(cache_reg_0),
        .O(DIADI[30]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_15__0
       (.I0(Q[29]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[29]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[29]),
        .I5(cache_reg_0),
        .O(DIADI[29]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_16__0
       (.I0(Q[28]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[28]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[28]),
        .I5(cache_reg_0),
        .O(DIADI[28]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_17__0
       (.I0(Q[27]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[27]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[27]),
        .I5(cache_reg_0),
        .O(DIADI[27]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_18__0
       (.I0(Q[26]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[26]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[26]),
        .I5(cache_reg_0),
        .O(DIADI[26]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_19__0
       (.I0(Q[25]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[25]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[25]),
        .I5(cache_reg_0),
        .O(DIADI[25]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_20__0
       (.I0(Q[24]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[24]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[24]),
        .I5(cache_reg_0),
        .O(DIADI[24]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_21__0
       (.I0(Q[23]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[23]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[23]),
        .I5(cache_reg_0),
        .O(DIADI[23]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_22__0
       (.I0(Q[22]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[22]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[22]),
        .I5(cache_reg_0),
        .O(DIADI[22]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_23__0
       (.I0(Q[21]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[21]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[21]),
        .I5(cache_reg_0),
        .O(DIADI[21]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_24__0
       (.I0(Q[20]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[20]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[20]),
        .I5(cache_reg_0),
        .O(DIADI[20]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_25__0
       (.I0(Q[19]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[19]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[19]),
        .I5(cache_reg_0),
        .O(DIADI[19]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_26__0
       (.I0(Q[18]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[18]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[18]),
        .I5(cache_reg_0),
        .O(DIADI[18]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_27__0
       (.I0(Q[17]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[17]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[17]),
        .I5(cache_reg_0),
        .O(DIADI[17]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_28__0
       (.I0(Q[16]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[16]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[16]),
        .I5(cache_reg_0),
        .O(DIADI[16]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_29__0
       (.I0(Q[15]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[15]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[15]),
        .I5(cache_reg_0),
        .O(DIADI[15]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_30__0
       (.I0(Q[14]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[14]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[14]),
        .I5(cache_reg_0),
        .O(DIADI[14]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_31__0
       (.I0(Q[13]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[13]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[13]),
        .I5(cache_reg_0),
        .O(DIADI[13]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_32__0
       (.I0(Q[12]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[12]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[12]),
        .I5(cache_reg_0),
        .O(DIADI[12]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_33__0
       (.I0(Q[11]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[11]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[11]),
        .I5(cache_reg_0),
        .O(DIADI[11]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_34__0
       (.I0(Q[10]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[10]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[10]),
        .I5(cache_reg_0),
        .O(DIADI[10]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_35__0
       (.I0(Q[9]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[9]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[9]),
        .I5(cache_reg_0),
        .O(DIADI[9]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_36__0
       (.I0(Q[8]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[8]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[8]),
        .I5(cache_reg_0),
        .O(DIADI[8]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_37__0
       (.I0(Q[7]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[7]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[7]),
        .I5(cache_reg_0),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_38__0
       (.I0(Q[6]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[6]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[6]),
        .I5(cache_reg_0),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_39__0
       (.I0(Q[5]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[5]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[5]),
        .I5(cache_reg_0),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    cache_reg_i_3__0
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state_tag_ram_reg_3[3]),
        .I3(instr_type),
        .I4(state_tag_ram_reg_4[3]),
        .I5(cache_reg_i_50__0_n_0),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_40__0
       (.I0(Q[4]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[4]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[4]),
        .I5(cache_reg_0),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_41__0
       (.I0(Q[3]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[3]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[3]),
        .I5(cache_reg_0),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_42__0
       (.I0(Q[2]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[2]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[2]),
        .I5(cache_reg_0),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_43__0
       (.I0(Q[1]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[1]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[1]),
        .I5(cache_reg_0),
        .O(DIADI[1]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_44__0
       (.I0(Q[0]),
        .I1(cache_reg_i_55__0_n_0),
        .I2(DOBDO[0]),
        .I3(m1_CDREADY),
        .I4(s_RDATA_IBUF[0]),
        .I5(cache_reg_0),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'h84000400)) 
    cache_reg_i_45__0
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(cache_reg_i_56_n_0),
        .O(WEA));
  LUT6 #(
    .INIT(64'hBFAABFBFBFAAAAAA)) 
    cache_reg_i_4__0
       (.I0(cache_reg_i_51__0_n_0),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state_tag_ram_reg_3[2]),
        .I4(instr_type),
        .I5(state_tag_ram_reg_4[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFF007F8000000000)) 
    cache_reg_i_50__0
       (.I0(word_cnt_reg[2]),
        .I1(word_cnt_reg[1]),
        .I2(word_cnt_reg[0]),
        .I3(word_cnt_reg[3]),
        .I4(state[2]),
        .I5(cache_reg_i_57__0_n_0),
        .O(cache_reg_i_50__0_n_0));
  LUT6 #(
    .INIT(64'hF078000000000000)) 
    cache_reg_i_51__0
       (.I0(word_cnt_reg[0]),
        .I1(word_cnt_reg[1]),
        .I2(word_cnt_reg[2]),
        .I3(state[2]),
        .I4(state[3]),
        .I5(s_WVALID_OBUF_inst_i_3_n_0),
        .O(cache_reg_i_51__0_n_0));
  LUT6 #(
    .INIT(64'h8000808000800000)) 
    cache_reg_i_52__0
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(word_cnt_reg[0]),
        .I5(word_cnt_reg[1]),
        .O(cache_reg_i_52__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h80000080)) 
    cache_reg_i_53__0
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(word_cnt_reg[0]),
        .I4(state[2]),
        .O(cache_reg_i_53__0_n_0));
  LUT4 #(
    .INIT(16'h1FFF)) 
    cache_reg_i_55__0
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(cache_reg_i_55__0_n_0));
  LUT6 #(
    .INIT(64'h0200000002000200)) 
    cache_reg_i_56
       (.I0(s1_RVALID),
        .I1(\s_RRESP_reg_reg_n_0_[1] ),
        .I2(\s_RRESP_reg_reg_n_0_[0] ),
        .I3(cache_reg),
        .I4(state_tag_ram_reg_0),
        .I5(instr_type),
        .O(cache_reg_i_56_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h80)) 
    cache_reg_i_57__0
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .O(cache_reg_i_57__0_n_0));
  LUT6 #(
    .INIT(64'hBFAABFBFBFAAAAAA)) 
    cache_reg_i_5__0
       (.I0(cache_reg_i_52__0_n_0),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state_tag_ram_reg_3[1]),
        .I4(instr_type),
        .I5(state_tag_ram_reg_4[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    cache_reg_i_6__0
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state_tag_ram_reg_3[0]),
        .I3(instr_type),
        .I4(state_tag_ram_reg_4[0]),
        .I5(cache_reg_i_53__0_n_0),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h0000000000008008)) 
    fetch_done_i_1__0
       (.I0(fetch_done_reg_1),
        .I1(ARESETn_IBUF),
        .I2(next_state[0]),
        .I3(state[0]),
        .I4(\s_RRESP_reg[3]_i_4__0_n_0 ),
        .I5(fetch_done_i_3__0_n_0),
        .O(fetch_done_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h3389338933CD3389)) 
    fetch_done_i_3__0
       (.I0(state[3]),
        .I1(state[2]),
        .I2(\state[2]_i_6__0_n_0 ),
        .I3(\state[2]_i_5__0_n_0 ),
        .I4(\state[2]_i_4__0_n_0 ),
        .I5(fetch_done_reg_2),
        .O(fetch_done_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fetch_done_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(fetch_done_i_1__0_n_0),
        .Q(fetch_done_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0C0C0D0C0C0C000)) 
    instr_type_i_1__0
       (.I0(state[2]),
        .I1(instr_type),
        .I2(ARESETn_IBUF),
        .I3(state[3]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\state_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    m1_ARREADY_OBUF_inst_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(m1_ARREADY_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    m1_AWREADY_OBUF_inst_i_1
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(m1_AWREADY_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \m1_BRESP_OBUF[1]_inst_i_1 
       (.I0(\m1_BRESP_OBUF[1]_inst_i_2_n_0 ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(m1_BRESP_OBUF));
  LUT6 #(
    .INIT(64'h8FFFFFFFFFFFFFFF)) 
    \m1_BRESP_OBUF[1]_inst_i_2 
       (.I0(\state[0]_i_2__0_0 [0]),
        .I1(\state[0]_i_2__0_0 [1]),
        .I2(\state[0]_i_2__0_1 [3]),
        .I3(\state[0]_i_2__0_1 [2]),
        .I4(\state[0]_i_2__0_1 [0]),
        .I5(\state[0]_i_2__0_1 [1]),
        .O(\m1_BRESP_OBUF[1]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    m1_BVALID_OBUF_inst_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(m1_BVALID_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    m1_CACHE_BUSY_OBUF_inst_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(m1_CACHE_BUSY_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00500100)) 
    m1_CACHE_HIT_OBUF_inst_i_1
       (.I0(state_tag_ram_reg_0),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .O(m1_CACHE_HIT_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    m1_RLAST_OBUF_inst_i_1
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(m1_RVALID_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \m1_RRESP_OBUF[1]_inst_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(\m1_RRESP_OBUF[1]_inst_i_2_n_0 ),
        .O(m1_RRESP_OBUF));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \m1_RRESP_OBUF[1]_inst_i_2 
       (.I0(\s_RRESP_reg[3]_i_11__0_0 [0]),
        .I1(\s_RRESP_reg[3]_i_11__0_0 [1]),
        .I2(\s_RRESP_reg[3]_i_11__0_1 [3]),
        .I3(\s_RRESP_reg[3]_i_11__0_1 [2]),
        .I4(\s_RRESP_reg[3]_i_11__0_1 [0]),
        .I5(\s_RRESP_reg[3]_i_11__0_1 [1]),
        .O(\m1_RRESP_OBUF[1]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    m1_WREADY_OBUF_inst_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(\state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \m_ARADDR_reg[31]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .O(\state_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \m_ARDOMAIN_reg[1]_i_1__0 
       (.I0(\m_ARDOMAIN_reg[1]_i_2__0_n_0 ),
        .I1(\m_ARDOMAIN_reg_reg[1] ),
        .I2(D[1]),
        .I3(D[6]),
        .I4(state[3]),
        .I5(D[4]),
        .O(\s_ARADDR_reg_reg[20] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \m_ARDOMAIN_reg[1]_i_2__0 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(D[3]),
        .I3(D[2]),
        .I4(D[5]),
        .I5(D[0]),
        .O(\m_ARDOMAIN_reg[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \m_ARID_reg[0]_i_1__0 
       (.I0(state[1]),
        .I1(state[3]),
        .I2(m1_RID_OBUF),
        .I3(state[2]),
        .O(s1_ARID));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \m_ARSNOOP_reg[0]_i_1__0 
       (.I0(\s_ARADDR_reg_reg[20] ),
        .I1(state_tag_ram_reg_0),
        .I2(instr_type),
        .O(instr_type_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_ARSNOOP_reg[1]_i_1__0 
       (.I0(\s_ARADDR_reg_reg[20] ),
        .I1(instr_type),
        .I2(state_tag_ram_reg_0),
        .O(instr_type_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_ARSNOOP_reg[2]_i_1__0 
       (.I0(\s_ARADDR_reg_reg[20] ),
        .I1(instr_type),
        .O(instr_type_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_ARSNOOP_reg[3]_i_2__0 
       (.I0(\s_ARADDR_reg_reg[20] ),
        .I1(instr_type),
        .I2(state_tag_ram_reg_0),
        .O(instr_type_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \m_AWADDR_reg[31]_i_1__0 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[1]),
        .O(\state_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h0024)) 
    plrut_ram_reg_0_15_0_0_i_2__0
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .O(I42));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \r1_ARADDR_reg[31]_i_1 
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_AWADDR_reg[31]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h3040)) 
    \s_AWID_OBUF[0]_inst_i_3 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .O(s1_AWLEN));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    s_AWVALID_OBUF_inst_i_7
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(s1_AWVALID));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    s_BREADY_OBUF_inst_i_1
       (.I0(state_reg),
        .I1(state[3]),
        .I2(state[2]),
        .I3(s_BREADY_OBUF_inst_i_2_n_0),
        .I4(s_WVALID),
        .I5(s0_BREADY),
        .O(s_BREADY_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_BREADY_OBUF_inst_i_2
       (.I0(state[1]),
        .I1(state[0]),
        .O(s_BREADY_OBUF_inst_i_2_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    s_RREADY_OBUF_inst_i_1
       (.I0(s_WVALID_OBUF_inst_i_3_n_0),
        .I1(state[3]),
        .I2(state[2]),
        .I3(cache_reg_0),
        .I4(m1_wgrnt_r),
        .I5(r0_RREADY),
        .O(s_RREADY_OBUF));
  LUT6 #(
    .INIT(64'h00000000AAFFAA3F)) 
    \s_RRESP_reg[3]_i_11__0 
       (.I0(\state[1]_i_3__0_n_0 ),
        .I1(\m1_RRESP_OBUF[1]_inst_i_2_n_0 ),
        .I2(state[2]),
        .I3(state[3]),
        .I4(\s_RRESP_reg[3]_i_13__0_n_0 ),
        .I5(\state[1]_i_6__0_n_0 ),
        .O(\s_RRESP_reg[3]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \s_RRESP_reg[3]_i_13__0 
       (.I0(m1_ARVALID_IBUF),
        .I1(state[0]),
        .I2(state[1]),
        .O(\s_RRESP_reg[3]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hF9FFFFF9FFFFFFFF)) 
    \s_RRESP_reg[3]_i_1__0 
       (.I0(\state[2]_i_2__0_n_0 ),
        .I1(state[2]),
        .I2(\s_RRESP_reg[3]_i_4__0_n_0 ),
        .I3(state[0]),
        .I4(next_state[0]),
        .I5(ARESETn_IBUF),
        .O(\s_RRESP_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF2F00000000FFFF)) 
    \s_RRESP_reg[3]_i_4__0 
       (.I0(state[0]),
        .I1(\state_reg[1]_1 ),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[1]),
        .I5(\s_RRESP_reg[3]_i_11__0_n_0 ),
        .O(\s_RRESP_reg[3]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_RRESP_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\s_RRESP_reg_reg[0]_0 ),
        .D(\s_RRESP_reg_reg[3]_0 [0]),
        .Q(\s_RRESP_reg_reg_n_0_[0] ),
        .R(\s_RRESP_reg[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_RRESP_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\s_RRESP_reg_reg[0]_0 ),
        .D(\s_RRESP_reg_reg[3]_0 [1]),
        .Q(\s_RRESP_reg_reg_n_0_[1] ),
        .R(\s_RRESP_reg[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_RRESP_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\s_RRESP_reg_reg[0]_0 ),
        .D(\s_RRESP_reg_reg[3]_0 [2]),
        .Q(\s_RRESP_reg_reg_n_0_[2] ),
        .R(\s_RRESP_reg[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_RRESP_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\s_RRESP_reg_reg[0]_0 ),
        .D(\s_RRESP_reg_reg[3]_0 [3]),
        .Q(\s_RRESP_reg_reg_n_0_[3] ),
        .R(\s_RRESP_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    s_WLAST_OBUF_inst_i_2
       (.I0(s_WLAST_OBUF_inst_i_4_n_0),
        .I1(s_WVALID_OBUF_inst_i_3_n_0),
        .I2(word_cnt_reg[2]),
        .I3(word_cnt_reg[1]),
        .I4(word_cnt_reg[0]),
        .I5(word_cnt_reg[3]),
        .O(s1_WLAST));
  LUT2 #(
    .INIT(4'hB)) 
    s_WLAST_OBUF_inst_i_4
       (.I0(state[2]),
        .I1(state[3]),
        .O(s_WLAST_OBUF_inst_i_4_n_0));
  LUT6 #(
    .INIT(64'h444444444444F444)) 
    s_WVALID_OBUF_inst_i_1
       (.I0(s_WVALID),
        .I1(s0_WVALID),
        .I2(s_WVALID_OBUF_inst_i_3_n_0),
        .I3(state[3]),
        .I4(state[2]),
        .I5(state_reg),
        .O(s_WVALID_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_WVALID_OBUF_inst_i_3
       (.I0(state[1]),
        .I1(state[0]),
        .O(s_WVALID_OBUF_inst_i_3_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEAEAEAEAEA)) 
    \state[0]_i_1__0 
       (.I0(\state[0]_i_2__0_n_0 ),
        .I1(\state[0]_i_3__0_n_0 ),
        .I2(\state[0]_i_4__0_n_0 ),
        .I3(state_tag_ram_reg_0),
        .I4(\state_reg[0]_5 ),
        .I5(\state_reg[0]_1 ),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'hBABAFFFAAAAAAAAA)) 
    \state[0]_i_2__0 
       (.I0(\state[0]_i_6__0_n_0 ),
        .I1(\m1_BRESP_OBUF[1]_inst_i_2_n_0 ),
        .I2(state[0]),
        .I3(m1_AWVALID_IBUF),
        .I4(state[1]),
        .I5(\state[0]_i_7__0_n_0 ),
        .O(\state[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[0]_i_3__0 
       (.I0(state[2]),
        .I1(state[3]),
        .O(\state[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h13101313)) 
    \state[0]_i_4__0 
       (.I0(m1_RREADY_IBUF),
        .I1(state[1]),
        .I2(state[0]),
        .I3(m1_ARVALID_IBUF),
        .I4(\m1_RRESP_OBUF[1]_inst_i_2_n_0 ),
        .O(\state[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \state[0]_i_5__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state_tag_ram_reg_0),
        .I3(instr_type),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8888888800808080)) 
    \state[0]_i_6__0 
       (.I0(\state[0]_i_8__0_n_0 ),
        .I1(state[3]),
        .I2(s_WVALID_OBUF_inst_i_3_n_0),
        .I3(fetch_done_reg_0),
        .I4(\state[3]_i_4__0_n_0 ),
        .I5(\state[0]_i_9__0_n_0 ),
        .O(\state[0]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state[0]_i_7__0 
       (.I0(state[2]),
        .I1(state[3]),
        .O(\state[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hDCCFDFCFDCCFDCCF)) 
    \state[0]_i_8__0 
       (.I0(\state[1]_i_10__0_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state_reg),
        .I5(s_AWREADY_IBUF),
        .O(\state[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FFF0F0F0F2F2F)) 
    \state[0]_i_9__0 
       (.I0(s_BVALID_IBUF),
        .I1(state_reg),
        .I2(state[2]),
        .I3(s1_ARREADY),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \state[1]_i_10__0 
       (.I0(state_reg),
        .I1(s_WREADY_IBUF),
        .I2(word_cnt_reg[2]),
        .I3(word_cnt_reg[1]),
        .I4(word_cnt_reg[0]),
        .I5(word_cnt_reg[3]),
        .O(\state[1]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEFFAEFF)) 
    \state[1]_i_1__0 
       (.I0(\state[1]_i_2__0_n_0 ),
        .I1(state[3]),
        .I2(\state[1]_i_3__0_n_0 ),
        .I3(\state[1]_i_4__0_n_0 ),
        .I4(\state_reg[1]_1 ),
        .I5(state[0]),
        .O(next_state[1]));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \state[1]_i_2__0 
       (.I0(\state[1]_i_6__0_n_0 ),
        .I1(s_BREADY_OBUF_inst_i_2_n_0),
        .I2(m1_ARVALID_IBUF),
        .I3(state[3]),
        .I4(state[2]),
        .I5(\m1_RRESP_OBUF[1]_inst_i_2_n_0 ),
        .O(\state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA02AAAAAA22AA)) 
    \state[1]_i_3__0 
       (.I0(\state[1]_i_7__0_n_0 ),
        .I1(\state[1]_i_8__0_n_0 ),
        .I2(\state[3]_i_4__0_n_0 ),
        .I3(state[2]),
        .I4(s_BREADY_OBUF_inst_i_2_n_0),
        .I5(instr_type),
        .O(\state[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \state[1]_i_4__0 
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[2]),
        .O(\state[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h000D000C000D0000)) 
    \state[1]_i_6__0 
       (.I0(m1_BREADY_IBUF),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[1]),
        .I5(m1_AWVALID_IBUF),
        .O(\state[1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEBAB)) 
    \state[1]_i_7__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\state[1]_i_10__0_n_0 ),
        .O(\state[1]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \state[1]_i_8__0 
       (.I0(fetch_done_reg_0),
        .I1(state[0]),
        .I2(state[1]),
        .O(\state[1]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[2]_i_1__0 
       (.I0(\state[2]_i_2__0_n_0 ),
        .O(next_state[2]));
  LUT6 #(
    .INIT(64'h0F0F0F0F04040F00)) 
    \state[2]_i_2__0 
       (.I0(fetch_done_reg_2),
        .I1(\state[2]_i_4__0_n_0 ),
        .I2(\state[2]_i_5__0_n_0 ),
        .I3(\state[2]_i_6__0_n_0 ),
        .I4(state[2]),
        .I5(state[3]),
        .O(\state[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \state[2]_i_4__0 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(m1_RREADY_IBUF),
        .O(\state[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000A200AA00AA00)) 
    \state[2]_i_5__0 
       (.I0(\state[1]_i_7__0_n_0 ),
        .I1(\state[3]_i_4__0_n_0 ),
        .I2(\state[2]_i_7__0_n_0 ),
        .I3(state[3]),
        .I4(\state[2]_i_8__0_n_0 ),
        .I5(state[2]),
        .O(\state[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD0FFDFFFDFFFD)) 
    \state[2]_i_6__0 
       (.I0(m1_ARVALID_IBUF),
        .I1(m1_AWVALID_IBUF),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\m1_BRESP_OBUF[1]_inst_i_2_n_0 ),
        .I5(m1_WVALID_IBUF),
        .O(\state[2]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \state[2]_i_7__0 
       (.I0(instr_type),
        .I1(state[1]),
        .I2(state[0]),
        .I3(fetch_done_reg_0),
        .O(\state[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000101000001000)) 
    \state[2]_i_8__0 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(s_BVALID_IBUF),
        .I3(s_BRESP_IBUF[0]),
        .I4(state_reg),
        .I5(s_BRESP_IBUF[1]),
        .O(\state[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FFFFFB00FB00)) 
    \state[3]_i_1__0 
       (.I0(state_tag_ram_reg_0),
        .I1(instr_type),
        .I2(\state_reg[0]_5 ),
        .I3(E),
        .I4(\state[3]_i_3__0_n_0 ),
        .I5(state[3]),
        .O(next_state[3]));
  LUT6 #(
    .INIT(64'h80000000000000FF)) 
    \state[3]_i_3__0 
       (.I0(\state[3]_i_4__0_n_0 ),
        .I1(instr_type),
        .I2(fetch_done_reg_0),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\state[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \state[3]_i_4__0 
       (.I0(\s_RRESP_reg_reg_n_0_[1] ),
        .I1(\s_RRESP_reg_reg_n_0_[0] ),
        .I2(\s_RRESP_reg_reg_n_0_[2] ),
        .I3(\s_RRESP_reg_reg_n_0_[3] ),
        .O(\state[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    state_i_2
       (.I0(s_BVALID_IBUF),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(o_AWREADY1__1),
        .O(\state_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    state_i_2__0
       (.I0(cache_reg_0),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\state_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0080)) 
    state_i_3
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(i_AWVALID0),
        .I5(state_reg),
        .O(\state_reg[0]_3 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\state_reg[3]_3 ),
        .D(next_state[0]),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\state_reg[3]_3 ),
        .D(next_state[1]),
        .Q(state[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\state_reg[3]_3 ),
        .D(next_state[2]),
        .Q(state[2]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\state_reg[3]_3 ),
        .D(next_state[3]),
        .Q(state[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    state_tag_ram_reg_i_1
       (.I0(ARESETn_IBUF),
        .O(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_12__0
       (.I0(state_tag_ram_reg_3[12]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[12]),
        .O(DIBDI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_13__0
       (.I0(state_tag_ram_reg_3[11]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[11]),
        .O(DIBDI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_14__0
       (.I0(state_tag_ram_reg_3[10]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[10]),
        .O(DIBDI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_15__0
       (.I0(state_tag_ram_reg_3[9]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[9]),
        .O(DIBDI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_16__0
       (.I0(state_tag_ram_reg_3[8]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[8]),
        .O(DIBDI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_17__0
       (.I0(state_tag_ram_reg_3[7]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[7]),
        .O(DIBDI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_18__0
       (.I0(state_tag_ram_reg_3[6]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[6]),
        .O(DIBDI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_19__0
       (.I0(state_tag_ram_reg_3[5]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[5]),
        .O(DIBDI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_20__0
       (.I0(state_tag_ram_reg_3[4]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[4]),
        .O(DIBDI[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    state_tag_ram_reg_i_44__0
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(s1_RREADY));
  LUT6 #(
    .INIT(64'hFFEF0000FFEFFFEF)) 
    state_tag_ram_reg_i_46__0
       (.I0(state_tag_ram_reg_i_57_n_0),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state_tag_ram_reg_i_58__0_n_0),
        .I4(state_tag_ram_reg),
        .I5(cache_reg_i_56_n_0),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    state_tag_ram_reg_i_57
       (.I0(state[3]),
        .I1(state[1]),
        .O(state_tag_ram_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'h5555555555555155)) 
    state_tag_ram_reg_i_58__0
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state_reg),
        .I3(s_BVALID_IBUF),
        .I4(s_BRESP_IBUF[1]),
        .I5(s_BRESP_IBUF[0]),
        .O(state_tag_ram_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'h0FFFFFFF22222222)) 
    state_tag_ram_reg_i_8__0
       (.I0(state_tag_ram_reg_1),
        .I1(instr_type),
        .I2(s_WVALID_OBUF_inst_i_3_n_0),
        .I3(state[3]),
        .I4(state[2]),
        .I5(state_tag_ram_reg_0),
        .O(DIBDI[10]));
  LUT6 #(
    .INIT(64'h80808080000000FF)) 
    state_tag_ram_reg_i_9__0
       (.I0(s_WVALID_OBUF_inst_i_3_n_0),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state_tag_ram_reg_2),
        .I4(instr_type),
        .I5(state_tag_ram_reg_0),
        .O(DIBDI[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \word_cnt[0]_i_1__0 
       (.I0(word_cnt_reg[0]),
        .O(\word_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \word_cnt[1]_i_1__0 
       (.I0(word_cnt_reg[0]),
        .I1(word_cnt_reg[1]),
        .O(\word_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \word_cnt[2]_i_1__0 
       (.I0(word_cnt_reg[2]),
        .I1(word_cnt_reg[1]),
        .I2(word_cnt_reg[0]),
        .O(\word_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \word_cnt[3]_i_2__0 
       (.I0(word_cnt_reg[3]),
        .I1(word_cnt_reg[0]),
        .I2(word_cnt_reg[1]),
        .I3(word_cnt_reg[2]),
        .O(\word_cnt[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_cnt_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\word_cnt_reg[0]_0 ),
        .D(\word_cnt[0]_i_1__0_n_0 ),
        .Q(word_cnt_reg[0]),
        .R(\s_RRESP_reg[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_cnt_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\word_cnt_reg[0]_0 ),
        .D(\word_cnt[1]_i_1__0_n_0 ),
        .Q(word_cnt_reg[1]),
        .R(\s_RRESP_reg[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_cnt_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\word_cnt_reg[0]_0 ),
        .D(\word_cnt[2]_i_1__0_n_0 ),
        .Q(word_cnt_reg[2]),
        .R(\s_RRESP_reg[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_cnt_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\word_cnt_reg[0]_0 ),
        .D(\word_cnt[3]_i_2__0_n_0 ),
        .Q(word_cnt_reg[3]),
        .R(\s_RRESP_reg[3]_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "cache_controller" *) 
module cache_controller_6
   (fetch_done_reg_0,
    DIADI,
    s0_AWLEN,
    s0_BREADY,
    WEA,
    DIBDI,
    \state_reg[0]_0 ,
    s0_RREADY,
    ADDRARDADDR,
    \state_reg[0]_1 ,
    s0_WLAST,
    s0_WVALID,
    E,
    \state_reg[0]_2 ,
    m0_CACHE_HIT_OBUF,
    instr_type_reg,
    \s_ARADDR_reg_reg[20] ,
    \state_reg[1]_0 ,
    s0_ARID,
    \state_reg[2]_0 ,
    m0_RRESP_OBUF,
    m0_RVALID_OBUF,
    m0_ARREADY_OBUF,
    I42,
    m0_CACHE_BUSY_OBUF,
    m0_BRESP_OBUF,
    m0_BVALID_OBUF,
    m0_AWREADY_OBUF,
    \state_reg[3]_0 ,
    s0_AWVALID,
    \FSM_onehot_w_state_reg[2] ,
    \word_cnt_reg[2]_0 ,
    \state_reg[1]_1 ,
    \state_reg[0]_3 ,
    ACLK_IBUF_BUFG,
    Q,
    CDDATA,
    m0_CDREADY,
    s_RDATA_IBUF,
    cache_reg,
    state_tag_ram_reg,
    instr_type,
    state_tag_ram_reg_0,
    state_tag_ram_reg_1,
    fetch_done_reg_1,
    ARESETn_IBUF,
    state_tag_ram_reg_2,
    state_tag_ram_reg_3,
    state_tag_ram_reg_4,
    fetch_done_reg_2,
    \state_reg[0]_4 ,
    m0_AWVALID_IBUF,
    s_AWREADY_IBUF,
    \FSM_onehot_w_state_reg[3] ,
    m0_ARVALID_IBUF,
    m0_WVALID_IBUF,
    s0_RVALID,
    cache_reg_0,
    m0_RID_OBUF,
    s_BVALID_IBUF,
    s_BRESP_IBUF,
    s0_ARREADY,
    m0_RREADY_IBUF,
    \s_RRESP_reg[3]_i_11_0 ,
    \s_RRESP_reg[3]_i_11_1 ,
    m0_BREADY_IBUF,
    \state[0]_i_2_0 ,
    \state[0]_i_2_1 ,
    \m_ARDOMAIN_reg_reg[1] ,
    D,
    \FSM_onehot_w_state_reg[3]_0 ,
    \FSM_onehot_w_state_reg[3]_1 ,
    \state_reg[1]_2 ,
    s_WREADY_IBUF,
    SR,
    \state_reg[3]_1 ,
    \s_RRESP_reg_reg[0]_0 ,
    \s_RRESP_reg_reg[3]_0 ,
    \word_cnt_reg[3]_0 );
  output fetch_done_reg_0;
  output [31:0]DIADI;
  output [0:0]s0_AWLEN;
  output s0_BREADY;
  output [0:0]WEA;
  output [10:0]DIBDI;
  output \state_reg[0]_0 ;
  output s0_RREADY;
  output [3:0]ADDRARDADDR;
  output \state_reg[0]_1 ;
  output s0_WLAST;
  output s0_WVALID;
  output [0:0]E;
  output [0:0]\state_reg[0]_2 ;
  output m0_CACHE_HIT_OBUF;
  output [3:0]instr_type_reg;
  output \s_ARADDR_reg_reg[20] ;
  output [0:0]\state_reg[1]_0 ;
  output s0_ARID;
  output \state_reg[2]_0 ;
  output [0:0]m0_RRESP_OBUF;
  output m0_RVALID_OBUF;
  output m0_ARREADY_OBUF;
  output I42;
  output m0_CACHE_BUSY_OBUF;
  output [0:0]m0_BRESP_OBUF;
  output m0_BVALID_OBUF;
  output m0_AWREADY_OBUF;
  output [0:0]\state_reg[3]_0 ;
  output s0_AWVALID;
  output [0:0]\FSM_onehot_w_state_reg[2] ;
  output \word_cnt_reg[2]_0 ;
  output \state_reg[1]_1 ;
  output [0:0]\state_reg[0]_3 ;
  input ACLK_IBUF_BUFG;
  input [31:0]Q;
  input [31:0]CDDATA;
  input m0_CDREADY;
  input [31:0]s_RDATA_IBUF;
  input cache_reg;
  input state_tag_ram_reg;
  input instr_type;
  input state_tag_ram_reg_0;
  input state_tag_ram_reg_1;
  input fetch_done_reg_1;
  input ARESETn_IBUF;
  input state_tag_ram_reg_2;
  input [12:0]state_tag_ram_reg_3;
  input [12:0]state_tag_ram_reg_4;
  input fetch_done_reg_2;
  input \state_reg[0]_4 ;
  input m0_AWVALID_IBUF;
  input s_AWREADY_IBUF;
  input \FSM_onehot_w_state_reg[3] ;
  input m0_ARVALID_IBUF;
  input m0_WVALID_IBUF;
  input s0_RVALID;
  input cache_reg_0;
  input [0:0]m0_RID_OBUF;
  input s_BVALID_IBUF;
  input [1:0]s_BRESP_IBUF;
  input s0_ARREADY;
  input m0_RREADY_IBUF;
  input [1:0]\s_RRESP_reg[3]_i_11_0 ;
  input [3:0]\s_RRESP_reg[3]_i_11_1 ;
  input m0_BREADY_IBUF;
  input [1:0]\state[0]_i_2_0 ;
  input [3:0]\state[0]_i_2_1 ;
  input \m_ARDOMAIN_reg_reg[1] ;
  input [6:0]D;
  input [1:0]\FSM_onehot_w_state_reg[3]_0 ;
  input \FSM_onehot_w_state_reg[3]_1 ;
  input \state_reg[1]_2 ;
  input s_WREADY_IBUF;
  input [0:0]SR;
  input [0:0]\state_reg[3]_1 ;
  input [0:0]\s_RRESP_reg_reg[0]_0 ;
  input [3:0]\s_RRESP_reg_reg[3]_0 ;
  input [0:0]\word_cnt_reg[3]_0 ;

  wire ACLK_IBUF_BUFG;
  wire [3:0]ADDRARDADDR;
  wire ARESETn_IBUF;
  wire [31:0]CDDATA;
  wire [6:0]D;
  wire [31:0]DIADI;
  wire [10:0]DIBDI;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_w_state_reg[2] ;
  wire \FSM_onehot_w_state_reg[3] ;
  wire [1:0]\FSM_onehot_w_state_reg[3]_0 ;
  wire \FSM_onehot_w_state_reg[3]_1 ;
  wire I42;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire cache_reg;
  wire cache_reg_0;
  wire cache_reg_i_50_n_0;
  wire cache_reg_i_51_n_0;
  wire cache_reg_i_52_n_0;
  wire cache_reg_i_53_n_0;
  wire cache_reg_i_55_n_0;
  wire cache_reg_i_57_n_0;
  wire cache_reg_i_58__0_n_0;
  wire fetch_done_i_1_n_0;
  wire fetch_done_i_3_n_0;
  wire fetch_done_reg_0;
  wire fetch_done_reg_1;
  wire fetch_done_reg_2;
  wire instr_type;
  wire [3:0]instr_type_reg;
  wire m0_ARREADY_OBUF;
  wire m0_ARVALID_IBUF;
  wire m0_AWREADY_OBUF;
  wire m0_AWVALID_IBUF;
  wire m0_BREADY_IBUF;
  wire [0:0]m0_BRESP_OBUF;
  wire \m0_BRESP_OBUF[1]_inst_i_2_n_0 ;
  wire m0_BVALID_OBUF;
  wire m0_CACHE_BUSY_OBUF;
  wire m0_CACHE_HIT_OBUF;
  wire m0_CDREADY;
  wire [0:0]m0_RID_OBUF;
  wire m0_RREADY_IBUF;
  wire [0:0]m0_RRESP_OBUF;
  wire \m0_RRESP_OBUF[1]_inst_i_2_n_0 ;
  wire m0_RVALID_OBUF;
  wire m0_WVALID_IBUF;
  wire \m_ARDOMAIN_reg[1]_i_2_n_0 ;
  wire \m_ARDOMAIN_reg_reg[1] ;
  wire [3:0]next_state;
  wire s0_ARID;
  wire s0_ARREADY;
  wire [0:0]s0_AWLEN;
  wire s0_AWVALID;
  wire s0_BREADY;
  wire s0_RREADY;
  wire s0_RVALID;
  wire s0_WLAST;
  wire s0_WVALID;
  wire \s_ARADDR_reg_reg[20] ;
  wire s_AWREADY_IBUF;
  wire [1:0]s_BRESP_IBUF;
  wire s_BVALID_IBUF;
  wire [31:0]s_RDATA_IBUF;
  wire [1:0]\s_RRESP_reg[3]_i_11_0 ;
  wire [3:0]\s_RRESP_reg[3]_i_11_1 ;
  wire \s_RRESP_reg[3]_i_11_n_0 ;
  wire \s_RRESP_reg[3]_i_13_n_0 ;
  wire \s_RRESP_reg[3]_i_1_n_0 ;
  wire \s_RRESP_reg[3]_i_4_n_0 ;
  wire [0:0]\s_RRESP_reg_reg[0]_0 ;
  wire [3:0]\s_RRESP_reg_reg[3]_0 ;
  wire \s_RRESP_reg_reg_n_0_[0] ;
  wire \s_RRESP_reg_reg_n_0_[1] ;
  wire \s_RRESP_reg_reg_n_0_[2] ;
  wire \s_RRESP_reg_reg_n_0_[3] ;
  wire s_WREADY_IBUF;
  wire [3:0]state;
  wire [1:0]\state[0]_i_2_0 ;
  wire [3:0]\state[0]_i_2_1 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[0]_i_6_n_0 ;
  wire \state[0]_i_7_n_0 ;
  wire \state[0]_i_8_n_0 ;
  wire \state[0]_i_9_n_0 ;
  wire \state[1]_i_11_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[1]_i_6_n_0 ;
  wire \state[1]_i_7_n_0 ;
  wire \state[1]_i_8_n_0 ;
  wire \state[1]_i_9_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[3]_i_3_n_0 ;
  wire \state[3]_i_4_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire [0:0]\state_reg[0]_3 ;
  wire \state_reg[0]_4 ;
  wire [0:0]\state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire \state_reg[2]_0 ;
  wire [0:0]\state_reg[3]_0 ;
  wire [0:0]\state_reg[3]_1 ;
  wire state_tag_ram_reg;
  wire state_tag_ram_reg_0;
  wire state_tag_ram_reg_1;
  wire state_tag_ram_reg_2;
  wire [12:0]state_tag_ram_reg_3;
  wire [12:0]state_tag_ram_reg_4;
  wire state_tag_ram_reg_i_43_n_0;
  wire state_tag_ram_reg_i_59_n_0;
  wire state_tag_ram_reg_i_60__0_n_0;
  wire \word_cnt[0]_i_1_n_0 ;
  wire \word_cnt[1]_i_1_n_0 ;
  wire \word_cnt[2]_i_1_n_0 ;
  wire \word_cnt[3]_i_2_n_0 ;
  wire [3:0]word_cnt_reg;
  wire \word_cnt_reg[2]_0 ;
  wire [0:0]\word_cnt_reg[3]_0 ;

  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_w_state[3]_i_1 
       (.I0(\word_cnt_reg[2]_0 ),
        .I1(\FSM_onehot_w_state_reg[3]_0 [0]),
        .I2(\FSM_onehot_w_state_reg[3]_0 [1]),
        .I3(\state_reg[1]_1 ),
        .O(\FSM_onehot_w_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \FSM_onehot_w_state[3]_i_2 
       (.I0(s0_WVALID),
        .I1(word_cnt_reg[2]),
        .I2(word_cnt_reg[1]),
        .I3(word_cnt_reg[0]),
        .I4(word_cnt_reg[3]),
        .I5(\FSM_onehot_w_state_reg[3]_1 ),
        .O(\word_cnt_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \FSM_onehot_w_state[3]_i_3__0 
       (.I0(s_BVALID_IBUF),
        .I1(\FSM_onehot_w_state_reg[3] ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .I5(state[3]),
        .O(\state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_13
       (.I0(Q[31]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[31]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[31]),
        .I5(cache_reg),
        .O(DIADI[31]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_14
       (.I0(Q[30]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[30]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[30]),
        .I5(cache_reg),
        .O(DIADI[30]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_15
       (.I0(Q[29]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[29]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[29]),
        .I5(cache_reg),
        .O(DIADI[29]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_16
       (.I0(Q[28]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[28]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[28]),
        .I5(cache_reg),
        .O(DIADI[28]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_17
       (.I0(Q[27]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[27]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[27]),
        .I5(cache_reg),
        .O(DIADI[27]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_18
       (.I0(Q[26]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[26]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[26]),
        .I5(cache_reg),
        .O(DIADI[26]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_19
       (.I0(Q[25]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[25]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[25]),
        .I5(cache_reg),
        .O(DIADI[25]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_20
       (.I0(Q[24]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[24]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[24]),
        .I5(cache_reg),
        .O(DIADI[24]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_21
       (.I0(Q[23]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[23]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[23]),
        .I5(cache_reg),
        .O(DIADI[23]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_22
       (.I0(Q[22]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[22]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[22]),
        .I5(cache_reg),
        .O(DIADI[22]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_23
       (.I0(Q[21]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[21]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[21]),
        .I5(cache_reg),
        .O(DIADI[21]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_24
       (.I0(Q[20]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[20]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[20]),
        .I5(cache_reg),
        .O(DIADI[20]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_25
       (.I0(Q[19]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[19]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[19]),
        .I5(cache_reg),
        .O(DIADI[19]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_26
       (.I0(Q[18]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[18]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[18]),
        .I5(cache_reg),
        .O(DIADI[18]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_27
       (.I0(Q[17]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[17]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[17]),
        .I5(cache_reg),
        .O(DIADI[17]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_28
       (.I0(Q[16]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[16]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[16]),
        .I5(cache_reg),
        .O(DIADI[16]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_29
       (.I0(Q[15]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[15]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[15]),
        .I5(cache_reg),
        .O(DIADI[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    cache_reg_i_3
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state_tag_ram_reg_3[3]),
        .I3(instr_type),
        .I4(state_tag_ram_reg_4[3]),
        .I5(cache_reg_i_50_n_0),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_30
       (.I0(Q[14]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[14]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[14]),
        .I5(cache_reg),
        .O(DIADI[14]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_31
       (.I0(Q[13]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[13]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[13]),
        .I5(cache_reg),
        .O(DIADI[13]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_32
       (.I0(Q[12]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[12]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[12]),
        .I5(cache_reg),
        .O(DIADI[12]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_33
       (.I0(Q[11]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[11]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[11]),
        .I5(cache_reg),
        .O(DIADI[11]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_34
       (.I0(Q[10]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[10]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[10]),
        .I5(cache_reg),
        .O(DIADI[10]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_35
       (.I0(Q[9]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[9]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[9]),
        .I5(cache_reg),
        .O(DIADI[9]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_36
       (.I0(Q[8]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[8]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[8]),
        .I5(cache_reg),
        .O(DIADI[8]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_37
       (.I0(Q[7]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[7]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[7]),
        .I5(cache_reg),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_38
       (.I0(Q[6]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[6]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[6]),
        .I5(cache_reg),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_39
       (.I0(Q[5]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[5]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[5]),
        .I5(cache_reg),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hBFAABFBFBFAAAAAA)) 
    cache_reg_i_4
       (.I0(cache_reg_i_51_n_0),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state_tag_ram_reg_3[2]),
        .I4(instr_type),
        .I5(state_tag_ram_reg_4[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_40
       (.I0(Q[4]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[4]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[4]),
        .I5(cache_reg),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_41
       (.I0(Q[3]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[3]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[3]),
        .I5(cache_reg),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_42
       (.I0(Q[2]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[2]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[2]),
        .I5(cache_reg),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_43
       (.I0(Q[1]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[1]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[1]),
        .I5(cache_reg),
        .O(DIADI[1]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    cache_reg_i_44
       (.I0(Q[0]),
        .I1(cache_reg_i_55_n_0),
        .I2(CDDATA[0]),
        .I3(m0_CDREADY),
        .I4(s_RDATA_IBUF[0]),
        .I5(cache_reg),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'h84000400)) 
    cache_reg_i_45
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(cache_reg_i_57_n_0),
        .O(WEA));
  LUT6 #(
    .INIT(64'hBFAABFBFBFAAAAAA)) 
    cache_reg_i_5
       (.I0(cache_reg_i_52_n_0),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state_tag_ram_reg_3[1]),
        .I4(instr_type),
        .I5(state_tag_ram_reg_4[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFF007F8000000000)) 
    cache_reg_i_50
       (.I0(word_cnt_reg[2]),
        .I1(word_cnt_reg[1]),
        .I2(word_cnt_reg[0]),
        .I3(word_cnt_reg[3]),
        .I4(state[2]),
        .I5(cache_reg_i_58__0_n_0),
        .O(cache_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hF078000000000000)) 
    cache_reg_i_51
       (.I0(word_cnt_reg[0]),
        .I1(word_cnt_reg[1]),
        .I2(word_cnt_reg[2]),
        .I3(state[2]),
        .I4(state[3]),
        .I5(state_tag_ram_reg_i_43_n_0),
        .O(cache_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'h8000808000800000)) 
    cache_reg_i_52
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(word_cnt_reg[0]),
        .I5(word_cnt_reg[1]),
        .O(cache_reg_i_52_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h80000080)) 
    cache_reg_i_53
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(word_cnt_reg[0]),
        .I4(state[2]),
        .O(cache_reg_i_53_n_0));
  LUT4 #(
    .INIT(16'h1FFF)) 
    cache_reg_i_55
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(cache_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'h0200000002000200)) 
    cache_reg_i_57
       (.I0(s0_RVALID),
        .I1(\s_RRESP_reg_reg_n_0_[1] ),
        .I2(\s_RRESP_reg_reg_n_0_[0] ),
        .I3(cache_reg_0),
        .I4(state_tag_ram_reg_0),
        .I5(instr_type),
        .O(cache_reg_i_57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h80)) 
    cache_reg_i_58__0
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .O(cache_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    cache_reg_i_6
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state_tag_ram_reg_3[0]),
        .I3(instr_type),
        .I4(state_tag_ram_reg_4[0]),
        .I5(cache_reg_i_53_n_0),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h0000000000008008)) 
    fetch_done_i_1
       (.I0(fetch_done_reg_1),
        .I1(ARESETn_IBUF),
        .I2(next_state[0]),
        .I3(state[0]),
        .I4(\s_RRESP_reg[3]_i_4_n_0 ),
        .I5(fetch_done_i_3_n_0),
        .O(fetch_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h3389338933CD3389)) 
    fetch_done_i_3
       (.I0(state[3]),
        .I1(state[2]),
        .I2(\state[2]_i_6_n_0 ),
        .I3(\state[2]_i_5_n_0 ),
        .I4(\state[2]_i_4_n_0 ),
        .I5(fetch_done_reg_2),
        .O(fetch_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fetch_done_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(fetch_done_i_1_n_0),
        .Q(fetch_done_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0C0C0D0C0C0C000)) 
    instr_type_i_1
       (.I0(state[2]),
        .I1(instr_type),
        .I2(ARESETn_IBUF),
        .I3(state[3]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\state_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    m0_ARREADY_OBUF_inst_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(m0_ARREADY_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    m0_AWREADY_OBUF_inst_i_1
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(m0_AWREADY_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \m0_BRESP_OBUF[1]_inst_i_1 
       (.I0(\m0_BRESP_OBUF[1]_inst_i_2_n_0 ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(m0_BRESP_OBUF));
  LUT6 #(
    .INIT(64'h8FFFFFFFFFFFFFFF)) 
    \m0_BRESP_OBUF[1]_inst_i_2 
       (.I0(\state[0]_i_2_0 [0]),
        .I1(\state[0]_i_2_0 [1]),
        .I2(\state[0]_i_2_1 [3]),
        .I3(\state[0]_i_2_1 [2]),
        .I4(\state[0]_i_2_1 [0]),
        .I5(\state[0]_i_2_1 [1]),
        .O(\m0_BRESP_OBUF[1]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    m0_BVALID_OBUF_inst_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(m0_BVALID_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    m0_CACHE_BUSY_OBUF_inst_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(m0_CACHE_BUSY_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00500100)) 
    m0_CACHE_HIT_OBUF_inst_i_1
       (.I0(state_tag_ram_reg_0),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .O(m0_CACHE_HIT_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    m0_RLAST_OBUF_inst_i_1
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(m0_RVALID_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \m0_RRESP_OBUF[1]_inst_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(\m0_RRESP_OBUF[1]_inst_i_2_n_0 ),
        .O(m0_RRESP_OBUF));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \m0_RRESP_OBUF[1]_inst_i_2 
       (.I0(\s_RRESP_reg[3]_i_11_0 [0]),
        .I1(\s_RRESP_reg[3]_i_11_0 [1]),
        .I2(\s_RRESP_reg[3]_i_11_1 [3]),
        .I3(\s_RRESP_reg[3]_i_11_1 [2]),
        .I4(\s_RRESP_reg[3]_i_11_1 [0]),
        .I5(\s_RRESP_reg[3]_i_11_1 [1]),
        .O(\m0_RRESP_OBUF[1]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    m0_WREADY_OBUF_inst_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(\state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \m_ARADDR_reg[31]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .O(\state_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \m_ARDOMAIN_reg[1]_i_1 
       (.I0(\m_ARDOMAIN_reg[1]_i_2_n_0 ),
        .I1(\m_ARDOMAIN_reg_reg[1] ),
        .I2(D[1]),
        .I3(D[6]),
        .I4(state[3]),
        .I5(D[4]),
        .O(\s_ARADDR_reg_reg[20] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \m_ARDOMAIN_reg[1]_i_2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(D[3]),
        .I3(D[2]),
        .I4(D[5]),
        .I5(D[0]),
        .O(\m_ARDOMAIN_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \m_ARID_reg[0]_i_1 
       (.I0(state[1]),
        .I1(state[3]),
        .I2(m0_RID_OBUF),
        .I3(state[2]),
        .O(s0_ARID));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \m_ARSNOOP_reg[0]_i_1 
       (.I0(\s_ARADDR_reg_reg[20] ),
        .I1(state_tag_ram_reg_0),
        .I2(instr_type),
        .O(instr_type_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_ARSNOOP_reg[1]_i_1 
       (.I0(\s_ARADDR_reg_reg[20] ),
        .I1(instr_type),
        .I2(state_tag_ram_reg_0),
        .O(instr_type_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_ARSNOOP_reg[2]_i_1 
       (.I0(\s_ARADDR_reg_reg[20] ),
        .I1(instr_type),
        .O(instr_type_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_ARSNOOP_reg[3]_i_2 
       (.I0(\s_ARADDR_reg_reg[20] ),
        .I1(instr_type),
        .I2(state_tag_ram_reg_0),
        .O(instr_type_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \m_AWADDR_reg[31]_i_1 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[1]),
        .O(\state_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h0024)) 
    plrut_ram_reg_0_15_0_0_i_2
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .O(I42));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \r0_ARADDR_reg[31]_i_1 
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_AWADDR_reg[31]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h3040)) 
    \s_AWID_OBUF[0]_inst_i_5 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .O(s0_AWLEN));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    s_AWVALID_OBUF_inst_i_5
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(s0_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    s_BREADY_OBUF_inst_i_3
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(s0_BREADY));
  LUT6 #(
    .INIT(64'hF9FFFFF9FFFFFFFF)) 
    \s_RRESP_reg[3]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(state[2]),
        .I2(\s_RRESP_reg[3]_i_4_n_0 ),
        .I3(state[0]),
        .I4(next_state[0]),
        .I5(ARESETn_IBUF),
        .O(\s_RRESP_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFFAA3F)) 
    \s_RRESP_reg[3]_i_11 
       (.I0(\state[1]_i_3_n_0 ),
        .I1(\m0_RRESP_OBUF[1]_inst_i_2_n_0 ),
        .I2(state[2]),
        .I3(state[3]),
        .I4(\s_RRESP_reg[3]_i_13_n_0 ),
        .I5(\state[1]_i_6_n_0 ),
        .O(\s_RRESP_reg[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \s_RRESP_reg[3]_i_13 
       (.I0(m0_ARVALID_IBUF),
        .I1(state[0]),
        .I2(state[1]),
        .O(\s_RRESP_reg[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF2F00000000FFFF)) 
    \s_RRESP_reg[3]_i_4 
       (.I0(state[0]),
        .I1(\state_reg[1]_2 ),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[1]),
        .I5(\s_RRESP_reg[3]_i_11_n_0 ),
        .O(\s_RRESP_reg[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_RRESP_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\s_RRESP_reg_reg[0]_0 ),
        .D(\s_RRESP_reg_reg[3]_0 [0]),
        .Q(\s_RRESP_reg_reg_n_0_[0] ),
        .R(\s_RRESP_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_RRESP_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\s_RRESP_reg_reg[0]_0 ),
        .D(\s_RRESP_reg_reg[3]_0 [1]),
        .Q(\s_RRESP_reg_reg_n_0_[1] ),
        .R(\s_RRESP_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_RRESP_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\s_RRESP_reg_reg[0]_0 ),
        .D(\s_RRESP_reg_reg[3]_0 [2]),
        .Q(\s_RRESP_reg_reg_n_0_[2] ),
        .R(\s_RRESP_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_RRESP_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\s_RRESP_reg_reg[0]_0 ),
        .D(\s_RRESP_reg_reg[3]_0 [3]),
        .Q(\s_RRESP_reg_reg_n_0_[3] ),
        .R(\s_RRESP_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    s_WLAST_OBUF_inst_i_3
       (.I0(s0_WVALID),
        .I1(word_cnt_reg[2]),
        .I2(word_cnt_reg[1]),
        .I3(word_cnt_reg[0]),
        .I4(word_cnt_reg[3]),
        .O(s0_WLAST));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    s_WVALID_OBUF_inst_i_2
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(s0_WVALID));
  LUT6 #(
    .INIT(64'hEEEEEEEAEAEAEAEA)) 
    \state[0]_i_1 
       (.I0(\state[0]_i_2_n_0 ),
        .I1(\state[0]_i_3_n_0 ),
        .I2(\state[0]_i_4_n_0 ),
        .I3(state_tag_ram_reg_0),
        .I4(\state_reg[0]_4 ),
        .I5(\state_reg[0]_1 ),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'hBABAFFFAAAAAAAAA)) 
    \state[0]_i_2 
       (.I0(\state[0]_i_6_n_0 ),
        .I1(\m0_BRESP_OBUF[1]_inst_i_2_n_0 ),
        .I2(state[0]),
        .I3(m0_AWVALID_IBUF),
        .I4(state[1]),
        .I5(\state[0]_i_7_n_0 ),
        .O(\state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[0]_i_3 
       (.I0(state[2]),
        .I1(state[3]),
        .O(\state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h13101313)) 
    \state[0]_i_4 
       (.I0(m0_RREADY_IBUF),
        .I1(state[1]),
        .I2(state[0]),
        .I3(m0_ARVALID_IBUF),
        .I4(\m0_RRESP_OBUF[1]_inst_i_2_n_0 ),
        .O(\state[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \state[0]_i_5 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state_tag_ram_reg_0),
        .I3(instr_type),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8888888800808080)) 
    \state[0]_i_6 
       (.I0(\state[0]_i_8_n_0 ),
        .I1(state[3]),
        .I2(state_tag_ram_reg_i_43_n_0),
        .I3(fetch_done_reg_0),
        .I4(\state[3]_i_4_n_0 ),
        .I5(\state[0]_i_9_n_0 ),
        .O(\state[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state[0]_i_7 
       (.I0(state[2]),
        .I1(state[3]),
        .O(\state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDCCFDCCFDFCFDCCF)) 
    \state[0]_i_8 
       (.I0(\state[1]_i_11_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_AWREADY_IBUF),
        .I5(\FSM_onehot_w_state_reg[3] ),
        .O(\state[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FFF0F0F0F4F4F)) 
    \state[0]_i_9 
       (.I0(\FSM_onehot_w_state_reg[3] ),
        .I1(s_BVALID_IBUF),
        .I2(state[2]),
        .I3(s0_ARREADY),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEFFAEFF)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(state[3]),
        .I2(\state[1]_i_3_n_0 ),
        .I3(\state[1]_i_4_n_0 ),
        .I4(\state_reg[1]_2 ),
        .I5(state[0]),
        .O(next_state[1]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \state[1]_i_11 
       (.I0(s_WREADY_IBUF),
        .I1(\FSM_onehot_w_state_reg[3] ),
        .I2(word_cnt_reg[2]),
        .I3(word_cnt_reg[1]),
        .I4(word_cnt_reg[0]),
        .I5(word_cnt_reg[3]),
        .O(\state[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \state[1]_i_2 
       (.I0(\state[1]_i_6_n_0 ),
        .I1(\state[1]_i_7_n_0 ),
        .I2(m0_ARVALID_IBUF),
        .I3(state[3]),
        .I4(state[2]),
        .I5(\m0_RRESP_OBUF[1]_inst_i_2_n_0 ),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA02AAAAAA22AA)) 
    \state[1]_i_3 
       (.I0(\state[1]_i_8_n_0 ),
        .I1(\state[1]_i_9_n_0 ),
        .I2(\state[3]_i_4_n_0 ),
        .I3(state[2]),
        .I4(\state[1]_i_7_n_0 ),
        .I5(instr_type),
        .O(\state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \state[1]_i_4 
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[2]),
        .O(\state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000D000C000D0000)) 
    \state[1]_i_6 
       (.I0(m0_BREADY_IBUF),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[1]),
        .I5(m0_AWVALID_IBUF),
        .O(\state[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state[1]_i_7 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\state[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEBAB)) 
    \state[1]_i_8 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\state[1]_i_11_n_0 ),
        .O(\state[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \state[1]_i_9 
       (.I0(fetch_done_reg_0),
        .I1(state[0]),
        .I2(state[1]),
        .O(\state[1]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .O(next_state[2]));
  LUT6 #(
    .INIT(64'h0F0F0F0F04040F00)) 
    \state[2]_i_2 
       (.I0(fetch_done_reg_2),
        .I1(\state[2]_i_4_n_0 ),
        .I2(\state[2]_i_5_n_0 ),
        .I3(\state[2]_i_6_n_0 ),
        .I4(state[2]),
        .I5(state[3]),
        .O(\state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \state[2]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(m0_RREADY_IBUF),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000A200AA00AA00)) 
    \state[2]_i_5 
       (.I0(\state[1]_i_8_n_0 ),
        .I1(\state[3]_i_4_n_0 ),
        .I2(\state[2]_i_7_n_0 ),
        .I3(state[3]),
        .I4(\state[2]_i_8_n_0 ),
        .I5(state[2]),
        .O(\state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD0FFDFFFDFFFD)) 
    \state[2]_i_6 
       (.I0(m0_ARVALID_IBUF),
        .I1(m0_AWVALID_IBUF),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\m0_BRESP_OBUF[1]_inst_i_2_n_0 ),
        .I5(m0_WVALID_IBUF),
        .O(\state[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \state[2]_i_7 
       (.I0(instr_type),
        .I1(state[1]),
        .I2(state[0]),
        .I3(fetch_done_reg_0),
        .O(\state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000020200000200)) 
    \state[2]_i_8 
       (.I0(s_BVALID_IBUF),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_BRESP_IBUF[0]),
        .I4(\FSM_onehot_w_state_reg[3] ),
        .I5(s_BRESP_IBUF[1]),
        .O(\state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FFFFFB00FB00)) 
    \state[3]_i_1 
       (.I0(state_tag_ram_reg_0),
        .I1(instr_type),
        .I2(\state_reg[0]_4 ),
        .I3(E),
        .I4(\state[3]_i_3_n_0 ),
        .I5(state[3]),
        .O(next_state[3]));
  LUT6 #(
    .INIT(64'h80000000000000FF)) 
    \state[3]_i_3 
       (.I0(\state[3]_i_4_n_0 ),
        .I1(instr_type),
        .I2(fetch_done_reg_0),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\state[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \state[3]_i_4 
       (.I0(\s_RRESP_reg_reg_n_0_[1] ),
        .I1(\s_RRESP_reg_reg_n_0_[0] ),
        .I2(\s_RRESP_reg_reg_n_0_[2] ),
        .I3(\s_RRESP_reg_reg_n_0_[3] ),
        .O(\state[3]_i_4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\state_reg[3]_1 ),
        .D(next_state[0]),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\state_reg[3]_1 ),
        .D(next_state[1]),
        .Q(state[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\state_reg[3]_1 ),
        .D(next_state[2]),
        .Q(state[2]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\state_reg[3]_1 ),
        .D(next_state[3]),
        .Q(state[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h80808080000000FF)) 
    state_tag_ram_reg_i_10
       (.I0(state_tag_ram_reg_i_43_n_0),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state_tag_ram_reg_1),
        .I4(instr_type),
        .I5(state_tag_ram_reg_0),
        .O(DIBDI[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_13
       (.I0(state_tag_ram_reg_3[12]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[12]),
        .O(DIBDI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_14
       (.I0(state_tag_ram_reg_3[11]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[11]),
        .O(DIBDI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_15
       (.I0(state_tag_ram_reg_3[10]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[10]),
        .O(DIBDI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_16
       (.I0(state_tag_ram_reg_3[9]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[9]),
        .O(DIBDI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_17
       (.I0(state_tag_ram_reg_3[8]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[8]),
        .O(DIBDI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_18
       (.I0(state_tag_ram_reg_3[7]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[7]),
        .O(DIBDI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_19
       (.I0(state_tag_ram_reg_3[6]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[6]),
        .O(DIBDI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_20
       (.I0(state_tag_ram_reg_3[5]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[5]),
        .O(DIBDI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_21
       (.I0(state_tag_ram_reg_3[4]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_4[4]),
        .O(DIBDI[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    state_tag_ram_reg_i_43
       (.I0(state[1]),
        .I1(state[0]),
        .O(state_tag_ram_reg_i_43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    state_tag_ram_reg_i_46
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(s0_RREADY));
  LUT6 #(
    .INIT(64'hFFEF0000FFEFFFEF)) 
    state_tag_ram_reg_i_48
       (.I0(state_tag_ram_reg_i_59_n_0),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state_tag_ram_reg_i_60__0_n_0),
        .I4(state_tag_ram_reg_2),
        .I5(cache_reg_i_57_n_0),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    state_tag_ram_reg_i_59
       (.I0(state[3]),
        .I1(state[1]),
        .O(state_tag_ram_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'h5555555555555155)) 
    state_tag_ram_reg_i_60__0
       (.I0(state[1]),
        .I1(s_BVALID_IBUF),
        .I2(\FSM_onehot_w_state_reg[3] ),
        .I3(state[3]),
        .I4(s_BRESP_IBUF[1]),
        .I5(s_BRESP_IBUF[0]),
        .O(state_tag_ram_reg_i_60__0_n_0));
  LUT6 #(
    .INIT(64'h0FFFFFFF22222222)) 
    state_tag_ram_reg_i_9
       (.I0(state_tag_ram_reg),
        .I1(instr_type),
        .I2(state_tag_ram_reg_i_43_n_0),
        .I3(state[3]),
        .I4(state[2]),
        .I5(state_tag_ram_reg_0),
        .O(DIBDI[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \word_cnt[0]_i_1 
       (.I0(word_cnt_reg[0]),
        .O(\word_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \word_cnt[1]_i_1 
       (.I0(word_cnt_reg[0]),
        .I1(word_cnt_reg[1]),
        .O(\word_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \word_cnt[2]_i_1 
       (.I0(word_cnt_reg[2]),
        .I1(word_cnt_reg[1]),
        .I2(word_cnt_reg[0]),
        .O(\word_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \word_cnt[3]_i_2 
       (.I0(word_cnt_reg[3]),
        .I1(word_cnt_reg[0]),
        .I2(word_cnt_reg[1]),
        .I3(word_cnt_reg[2]),
        .O(\word_cnt[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_cnt_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\word_cnt_reg[3]_0 ),
        .D(\word_cnt[0]_i_1_n_0 ),
        .Q(word_cnt_reg[0]),
        .R(\s_RRESP_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_cnt_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\word_cnt_reg[3]_0 ),
        .D(\word_cnt[1]_i_1_n_0 ),
        .Q(word_cnt_reg[1]),
        .R(\s_RRESP_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_cnt_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\word_cnt_reg[3]_0 ),
        .D(\word_cnt[2]_i_1_n_0 ),
        .Q(word_cnt_reg[2]),
        .R(\s_RRESP_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_cnt_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(\word_cnt_reg[3]_0 ),
        .D(\word_cnt[3]_i_2_n_0 ),
        .Q(word_cnt_reg[3]),
        .R(\s_RRESP_reg[3]_i_1_n_0 ));
endmodule

module checker_port1
   (CO,
    \m_ARADDR_reg_reg[31] ,
    \m_ARADDR_reg_reg[31]_0 ,
    \m_ARADDR_reg_reg[31]_1 ,
    tag,
    S,
    m1_CACHE_HIT_OBUF_inst_i_2,
    equal2_carry__0_0,
    cache_reg_i_47__0,
    equal3_carry__0_0,
    cache_reg_i_46__0,
    equal0_carry__0_0,
    m1_CACHE_HIT_OBUF_inst_i_2_0,
    Q,
    instr_type,
    state_tag_ram_reg);
  output [0:0]CO;
  output [0:0]\m_ARADDR_reg_reg[31] ;
  output [0:0]\m_ARADDR_reg_reg[31]_0 ;
  output [0:0]\m_ARADDR_reg_reg[31]_1 ;
  output [11:0]tag;
  input [3:0]S;
  input [3:0]m1_CACHE_HIT_OBUF_inst_i_2;
  input [3:0]equal2_carry__0_0;
  input [3:0]cache_reg_i_47__0;
  input [3:0]equal3_carry__0_0;
  input [3:0]cache_reg_i_46__0;
  input [3:0]equal0_carry__0_0;
  input [3:0]m1_CACHE_HIT_OBUF_inst_i_2_0;
  input [11:0]Q;
  input instr_type;
  input [11:0]state_tag_ram_reg;

  wire [0:0]CO;
  wire [11:0]Q;
  wire [3:0]S;
  wire [3:0]cache_reg_i_46__0;
  wire [3:0]cache_reg_i_47__0;
  wire [3:0]equal0_carry__0_0;
  wire equal0_carry__0_n_1;
  wire equal0_carry__0_n_2;
  wire equal0_carry__0_n_3;
  wire equal0_carry_n_0;
  wire equal0_carry_n_1;
  wire equal0_carry_n_2;
  wire equal0_carry_n_3;
  wire equal1_carry__0_n_1;
  wire equal1_carry__0_n_2;
  wire equal1_carry__0_n_3;
  wire equal1_carry_n_0;
  wire equal1_carry_n_1;
  wire equal1_carry_n_2;
  wire equal1_carry_n_3;
  wire [3:0]equal2_carry__0_0;
  wire equal2_carry__0_n_1;
  wire equal2_carry__0_n_2;
  wire equal2_carry__0_n_3;
  wire equal2_carry_n_0;
  wire equal2_carry_n_1;
  wire equal2_carry_n_2;
  wire equal2_carry_n_3;
  wire [3:0]equal3_carry__0_0;
  wire equal3_carry__0_n_1;
  wire equal3_carry__0_n_2;
  wire equal3_carry__0_n_3;
  wire equal3_carry_n_0;
  wire equal3_carry_n_1;
  wire equal3_carry_n_2;
  wire equal3_carry_n_3;
  wire instr_type;
  wire [3:0]m1_CACHE_HIT_OBUF_inst_i_2;
  wire [3:0]m1_CACHE_HIT_OBUF_inst_i_2_0;
  wire [0:0]\m_ARADDR_reg_reg[31] ;
  wire [0:0]\m_ARADDR_reg_reg[31]_0 ;
  wire [0:0]\m_ARADDR_reg_reg[31]_1 ;
  wire [11:0]state_tag_ram_reg;
  wire [11:0]tag;
  wire [3:0]NLW_equal0_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal1_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal2_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal3_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal3_carry__0_O_UNCONNECTED;

  CARRY4 equal0_carry
       (.CI(1'b0),
        .CO({equal0_carry_n_0,equal0_carry_n_1,equal0_carry_n_2,equal0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal0_carry_O_UNCONNECTED[3:0]),
        .S(equal0_carry__0_0));
  CARRY4 equal0_carry__0
       (.CI(equal0_carry_n_0),
        .CO({\m_ARADDR_reg_reg[31]_1 ,equal0_carry__0_n_1,equal0_carry__0_n_2,equal0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal0_carry__0_O_UNCONNECTED[3:0]),
        .S(m1_CACHE_HIT_OBUF_inst_i_2_0));
  CARRY4 equal1_carry
       (.CI(1'b0),
        .CO({equal1_carry_n_0,equal1_carry_n_1,equal1_carry_n_2,equal1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 equal1_carry__0
       (.CI(equal1_carry_n_0),
        .CO({CO,equal1_carry__0_n_1,equal1_carry__0_n_2,equal1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal1_carry__0_O_UNCONNECTED[3:0]),
        .S(m1_CACHE_HIT_OBUF_inst_i_2));
  CARRY4 equal2_carry
       (.CI(1'b0),
        .CO({equal2_carry_n_0,equal2_carry_n_1,equal2_carry_n_2,equal2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal2_carry_O_UNCONNECTED[3:0]),
        .S(equal2_carry__0_0));
  CARRY4 equal2_carry__0
       (.CI(equal2_carry_n_0),
        .CO({\m_ARADDR_reg_reg[31] ,equal2_carry__0_n_1,equal2_carry__0_n_2,equal2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal2_carry__0_O_UNCONNECTED[3:0]),
        .S(cache_reg_i_47__0));
  CARRY4 equal3_carry
       (.CI(1'b0),
        .CO({equal3_carry_n_0,equal3_carry_n_1,equal3_carry_n_2,equal3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal3_carry_O_UNCONNECTED[3:0]),
        .S(equal3_carry__0_0));
  CARRY4 equal3_carry__0
       (.CI(equal3_carry_n_0),
        .CO({\m_ARADDR_reg_reg[31]_0 ,equal3_carry__0_n_1,equal3_carry__0_n_2,equal3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal3_carry__0_O_UNCONNECTED[3:0]),
        .S(cache_reg_i_46__0));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_21__0
       (.I0(Q[11]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[11]),
        .O(tag[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_22__0
       (.I0(Q[10]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[10]),
        .O(tag[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_23__0
       (.I0(Q[9]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[9]),
        .O(tag[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_24__0
       (.I0(Q[8]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[8]),
        .O(tag[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_25__0
       (.I0(Q[7]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[7]),
        .O(tag[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_26__0
       (.I0(Q[6]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[6]),
        .O(tag[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_27__0
       (.I0(Q[5]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[5]),
        .O(tag[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_28__0
       (.I0(Q[4]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[4]),
        .O(tag[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_29__0
       (.I0(Q[3]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[3]),
        .O(tag[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_30__0
       (.I0(Q[2]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[2]),
        .O(tag[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_31__0
       (.I0(Q[1]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[1]),
        .O(tag[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_32__0
       (.I0(Q[0]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[0]),
        .O(tag[0]));
endmodule

(* ORIG_REF_NAME = "checker_port1" *) 
module checker_port1_8
   (CO,
    \m_ARADDR_reg_reg[31] ,
    \m_ARADDR_reg_reg[31]_0 ,
    \m_ARADDR_reg_reg[31]_1 ,
    tag,
    S,
    m0_CACHE_HIT_OBUF_inst_i_2,
    equal2_carry__0_0,
    cache_reg_i_47,
    equal3_carry__0_0,
    cache_reg_i_46,
    equal0_carry__0_0,
    m0_CACHE_HIT_OBUF_inst_i_2_0,
    Q,
    instr_type,
    state_tag_ram_reg);
  output [0:0]CO;
  output [0:0]\m_ARADDR_reg_reg[31] ;
  output [0:0]\m_ARADDR_reg_reg[31]_0 ;
  output [0:0]\m_ARADDR_reg_reg[31]_1 ;
  output [11:0]tag;
  input [3:0]S;
  input [3:0]m0_CACHE_HIT_OBUF_inst_i_2;
  input [3:0]equal2_carry__0_0;
  input [3:0]cache_reg_i_47;
  input [3:0]equal3_carry__0_0;
  input [3:0]cache_reg_i_46;
  input [3:0]equal0_carry__0_0;
  input [3:0]m0_CACHE_HIT_OBUF_inst_i_2_0;
  input [11:0]Q;
  input instr_type;
  input [11:0]state_tag_ram_reg;

  wire [0:0]CO;
  wire [11:0]Q;
  wire [3:0]S;
  wire [3:0]cache_reg_i_46;
  wire [3:0]cache_reg_i_47;
  wire [3:0]equal0_carry__0_0;
  wire equal0_carry__0_n_1;
  wire equal0_carry__0_n_2;
  wire equal0_carry__0_n_3;
  wire equal0_carry_n_0;
  wire equal0_carry_n_1;
  wire equal0_carry_n_2;
  wire equal0_carry_n_3;
  wire equal1_carry__0_n_1;
  wire equal1_carry__0_n_2;
  wire equal1_carry__0_n_3;
  wire equal1_carry_n_0;
  wire equal1_carry_n_1;
  wire equal1_carry_n_2;
  wire equal1_carry_n_3;
  wire [3:0]equal2_carry__0_0;
  wire equal2_carry__0_n_1;
  wire equal2_carry__0_n_2;
  wire equal2_carry__0_n_3;
  wire equal2_carry_n_0;
  wire equal2_carry_n_1;
  wire equal2_carry_n_2;
  wire equal2_carry_n_3;
  wire [3:0]equal3_carry__0_0;
  wire equal3_carry__0_n_1;
  wire equal3_carry__0_n_2;
  wire equal3_carry__0_n_3;
  wire equal3_carry_n_0;
  wire equal3_carry_n_1;
  wire equal3_carry_n_2;
  wire equal3_carry_n_3;
  wire instr_type;
  wire [3:0]m0_CACHE_HIT_OBUF_inst_i_2;
  wire [3:0]m0_CACHE_HIT_OBUF_inst_i_2_0;
  wire [0:0]\m_ARADDR_reg_reg[31] ;
  wire [0:0]\m_ARADDR_reg_reg[31]_0 ;
  wire [0:0]\m_ARADDR_reg_reg[31]_1 ;
  wire [11:0]state_tag_ram_reg;
  wire [11:0]tag;
  wire [3:0]NLW_equal0_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal1_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal2_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal3_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal3_carry__0_O_UNCONNECTED;

  CARRY4 equal0_carry
       (.CI(1'b0),
        .CO({equal0_carry_n_0,equal0_carry_n_1,equal0_carry_n_2,equal0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal0_carry_O_UNCONNECTED[3:0]),
        .S(equal0_carry__0_0));
  CARRY4 equal0_carry__0
       (.CI(equal0_carry_n_0),
        .CO({\m_ARADDR_reg_reg[31]_1 ,equal0_carry__0_n_1,equal0_carry__0_n_2,equal0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal0_carry__0_O_UNCONNECTED[3:0]),
        .S(m0_CACHE_HIT_OBUF_inst_i_2_0));
  CARRY4 equal1_carry
       (.CI(1'b0),
        .CO({equal1_carry_n_0,equal1_carry_n_1,equal1_carry_n_2,equal1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 equal1_carry__0
       (.CI(equal1_carry_n_0),
        .CO({CO,equal1_carry__0_n_1,equal1_carry__0_n_2,equal1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal1_carry__0_O_UNCONNECTED[3:0]),
        .S(m0_CACHE_HIT_OBUF_inst_i_2));
  CARRY4 equal2_carry
       (.CI(1'b0),
        .CO({equal2_carry_n_0,equal2_carry_n_1,equal2_carry_n_2,equal2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal2_carry_O_UNCONNECTED[3:0]),
        .S(equal2_carry__0_0));
  CARRY4 equal2_carry__0
       (.CI(equal2_carry_n_0),
        .CO({\m_ARADDR_reg_reg[31] ,equal2_carry__0_n_1,equal2_carry__0_n_2,equal2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal2_carry__0_O_UNCONNECTED[3:0]),
        .S(cache_reg_i_47));
  CARRY4 equal3_carry
       (.CI(1'b0),
        .CO({equal3_carry_n_0,equal3_carry_n_1,equal3_carry_n_2,equal3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal3_carry_O_UNCONNECTED[3:0]),
        .S(equal3_carry__0_0));
  CARRY4 equal3_carry__0
       (.CI(equal3_carry_n_0),
        .CO({\m_ARADDR_reg_reg[31]_0 ,equal3_carry__0_n_1,equal3_carry__0_n_2,equal3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal3_carry__0_O_UNCONNECTED[3:0]),
        .S(cache_reg_i_46));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_22
       (.I0(Q[11]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[11]),
        .O(tag[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_23
       (.I0(Q[10]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[10]),
        .O(tag[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_24
       (.I0(Q[9]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[9]),
        .O(tag[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_25
       (.I0(Q[8]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[8]),
        .O(tag[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_26
       (.I0(Q[7]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[7]),
        .O(tag[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_27
       (.I0(Q[6]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[6]),
        .O(tag[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_28
       (.I0(Q[5]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[5]),
        .O(tag[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_29
       (.I0(Q[4]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[4]),
        .O(tag[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_30
       (.I0(Q[3]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[3]),
        .O(tag[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_31
       (.I0(Q[2]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[2]),
        .O(tag[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_32
       (.I0(Q[1]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[1]),
        .O(tag[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_33
       (.I0(Q[0]),
        .I1(instr_type),
        .I2(state_tag_ram_reg[0]),
        .O(tag[0]));
endmodule

module checker_port2
   (CO,
    \ACADDR_reg_reg[31] ,
    \ACADDR_reg_reg[31]_0 ,
    \ACADDR_reg_reg[31]_1 ,
    S,
    state_tag_ram_reg_i_48__0,
    equal1_carry__0_0,
    state_tag_ram_reg_i_54__0,
    equal2_carry__0_0,
    state_tag_ram_reg_i_55__0,
    equal3_carry__0_0,
    cache_reg);
  output [0:0]CO;
  output [0:0]\ACADDR_reg_reg[31] ;
  output [0:0]\ACADDR_reg_reg[31]_0 ;
  output [0:0]\ACADDR_reg_reg[31]_1 ;
  input [3:0]S;
  input [3:0]state_tag_ram_reg_i_48__0;
  input [3:0]equal1_carry__0_0;
  input [3:0]state_tag_ram_reg_i_54__0;
  input [3:0]equal2_carry__0_0;
  input [3:0]state_tag_ram_reg_i_55__0;
  input [3:0]equal3_carry__0_0;
  input [3:0]cache_reg;

  wire [0:0]\ACADDR_reg_reg[31] ;
  wire [0:0]\ACADDR_reg_reg[31]_0 ;
  wire [0:0]\ACADDR_reg_reg[31]_1 ;
  wire [0:0]CO;
  wire [3:0]S;
  wire [3:0]cache_reg;
  wire equal0_carry__0_n_1;
  wire equal0_carry__0_n_2;
  wire equal0_carry__0_n_3;
  wire equal0_carry_n_0;
  wire equal0_carry_n_1;
  wire equal0_carry_n_2;
  wire equal0_carry_n_3;
  wire [3:0]equal1_carry__0_0;
  wire equal1_carry__0_n_1;
  wire equal1_carry__0_n_2;
  wire equal1_carry__0_n_3;
  wire equal1_carry_n_0;
  wire equal1_carry_n_1;
  wire equal1_carry_n_2;
  wire equal1_carry_n_3;
  wire [3:0]equal2_carry__0_0;
  wire equal2_carry__0_n_1;
  wire equal2_carry__0_n_2;
  wire equal2_carry__0_n_3;
  wire equal2_carry_n_0;
  wire equal2_carry_n_1;
  wire equal2_carry_n_2;
  wire equal2_carry_n_3;
  wire [3:0]equal3_carry__0_0;
  wire equal3_carry__0_n_1;
  wire equal3_carry__0_n_2;
  wire equal3_carry__0_n_3;
  wire equal3_carry_n_0;
  wire equal3_carry_n_1;
  wire equal3_carry_n_2;
  wire equal3_carry_n_3;
  wire [3:0]state_tag_ram_reg_i_48__0;
  wire [3:0]state_tag_ram_reg_i_54__0;
  wire [3:0]state_tag_ram_reg_i_55__0;
  wire [3:0]NLW_equal0_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal1_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal2_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal3_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal3_carry__0_O_UNCONNECTED;

  CARRY4 equal0_carry
       (.CI(1'b0),
        .CO({equal0_carry_n_0,equal0_carry_n_1,equal0_carry_n_2,equal0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 equal0_carry__0
       (.CI(equal0_carry_n_0),
        .CO({CO,equal0_carry__0_n_1,equal0_carry__0_n_2,equal0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal0_carry__0_O_UNCONNECTED[3:0]),
        .S(state_tag_ram_reg_i_48__0));
  CARRY4 equal1_carry
       (.CI(1'b0),
        .CO({equal1_carry_n_0,equal1_carry_n_1,equal1_carry_n_2,equal1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal1_carry_O_UNCONNECTED[3:0]),
        .S(equal1_carry__0_0));
  CARRY4 equal1_carry__0
       (.CI(equal1_carry_n_0),
        .CO({\ACADDR_reg_reg[31] ,equal1_carry__0_n_1,equal1_carry__0_n_2,equal1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal1_carry__0_O_UNCONNECTED[3:0]),
        .S(state_tag_ram_reg_i_54__0));
  CARRY4 equal2_carry
       (.CI(1'b0),
        .CO({equal2_carry_n_0,equal2_carry_n_1,equal2_carry_n_2,equal2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal2_carry_O_UNCONNECTED[3:0]),
        .S(equal2_carry__0_0));
  CARRY4 equal2_carry__0
       (.CI(equal2_carry_n_0),
        .CO({\ACADDR_reg_reg[31]_0 ,equal2_carry__0_n_1,equal2_carry__0_n_2,equal2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal2_carry__0_O_UNCONNECTED[3:0]),
        .S(state_tag_ram_reg_i_55__0));
  CARRY4 equal3_carry
       (.CI(1'b0),
        .CO({equal3_carry_n_0,equal3_carry_n_1,equal3_carry_n_2,equal3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal3_carry_O_UNCONNECTED[3:0]),
        .S(equal3_carry__0_0));
  CARRY4 equal3_carry__0
       (.CI(equal3_carry_n_0),
        .CO({\ACADDR_reg_reg[31]_1 ,equal3_carry__0_n_1,equal3_carry__0_n_2,equal3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal3_carry__0_O_UNCONNECTED[3:0]),
        .S(cache_reg));
endmodule

(* ORIG_REF_NAME = "checker_port2" *) 
module checker_port2_9
   (CO,
    \ACADDR_reg_reg[31] ,
    \ACADDR_reg_reg[31]_0 ,
    \ACADDR_reg_reg[31]_1 ,
    S,
    state_tag_ram_reg_i_50,
    equal1_carry__0_0,
    state_tag_ram_reg_i_56,
    equal2_carry__0_0,
    state_tag_ram_reg_i_57__0,
    equal3_carry__0_0,
    cache_reg);
  output [0:0]CO;
  output [0:0]\ACADDR_reg_reg[31] ;
  output [0:0]\ACADDR_reg_reg[31]_0 ;
  output [0:0]\ACADDR_reg_reg[31]_1 ;
  input [3:0]S;
  input [3:0]state_tag_ram_reg_i_50;
  input [3:0]equal1_carry__0_0;
  input [3:0]state_tag_ram_reg_i_56;
  input [3:0]equal2_carry__0_0;
  input [3:0]state_tag_ram_reg_i_57__0;
  input [3:0]equal3_carry__0_0;
  input [3:0]cache_reg;

  wire [0:0]\ACADDR_reg_reg[31] ;
  wire [0:0]\ACADDR_reg_reg[31]_0 ;
  wire [0:0]\ACADDR_reg_reg[31]_1 ;
  wire [0:0]CO;
  wire [3:0]S;
  wire [3:0]cache_reg;
  wire equal0_carry__0_n_1;
  wire equal0_carry__0_n_2;
  wire equal0_carry__0_n_3;
  wire equal0_carry_n_0;
  wire equal0_carry_n_1;
  wire equal0_carry_n_2;
  wire equal0_carry_n_3;
  wire [3:0]equal1_carry__0_0;
  wire equal1_carry__0_n_1;
  wire equal1_carry__0_n_2;
  wire equal1_carry__0_n_3;
  wire equal1_carry_n_0;
  wire equal1_carry_n_1;
  wire equal1_carry_n_2;
  wire equal1_carry_n_3;
  wire [3:0]equal2_carry__0_0;
  wire equal2_carry__0_n_1;
  wire equal2_carry__0_n_2;
  wire equal2_carry__0_n_3;
  wire equal2_carry_n_0;
  wire equal2_carry_n_1;
  wire equal2_carry_n_2;
  wire equal2_carry_n_3;
  wire [3:0]equal3_carry__0_0;
  wire equal3_carry__0_n_1;
  wire equal3_carry__0_n_2;
  wire equal3_carry__0_n_3;
  wire equal3_carry_n_0;
  wire equal3_carry_n_1;
  wire equal3_carry_n_2;
  wire equal3_carry_n_3;
  wire [3:0]state_tag_ram_reg_i_50;
  wire [3:0]state_tag_ram_reg_i_56;
  wire [3:0]state_tag_ram_reg_i_57__0;
  wire [3:0]NLW_equal0_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal1_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal2_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal3_carry_O_UNCONNECTED;
  wire [3:0]NLW_equal3_carry__0_O_UNCONNECTED;

  CARRY4 equal0_carry
       (.CI(1'b0),
        .CO({equal0_carry_n_0,equal0_carry_n_1,equal0_carry_n_2,equal0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 equal0_carry__0
       (.CI(equal0_carry_n_0),
        .CO({CO,equal0_carry__0_n_1,equal0_carry__0_n_2,equal0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal0_carry__0_O_UNCONNECTED[3:0]),
        .S(state_tag_ram_reg_i_50));
  CARRY4 equal1_carry
       (.CI(1'b0),
        .CO({equal1_carry_n_0,equal1_carry_n_1,equal1_carry_n_2,equal1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal1_carry_O_UNCONNECTED[3:0]),
        .S(equal1_carry__0_0));
  CARRY4 equal1_carry__0
       (.CI(equal1_carry_n_0),
        .CO({\ACADDR_reg_reg[31] ,equal1_carry__0_n_1,equal1_carry__0_n_2,equal1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal1_carry__0_O_UNCONNECTED[3:0]),
        .S(state_tag_ram_reg_i_56));
  CARRY4 equal2_carry
       (.CI(1'b0),
        .CO({equal2_carry_n_0,equal2_carry_n_1,equal2_carry_n_2,equal2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal2_carry_O_UNCONNECTED[3:0]),
        .S(equal2_carry__0_0));
  CARRY4 equal2_carry__0
       (.CI(equal2_carry_n_0),
        .CO({\ACADDR_reg_reg[31]_0 ,equal2_carry__0_n_1,equal2_carry__0_n_2,equal2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal2_carry__0_O_UNCONNECTED[3:0]),
        .S(state_tag_ram_reg_i_57__0));
  CARRY4 equal3_carry
       (.CI(1'b0),
        .CO({equal3_carry_n_0,equal3_carry_n_1,equal3_carry_n_2,equal3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal3_carry_O_UNCONNECTED[3:0]),
        .S(equal3_carry__0_0));
  CARRY4 equal3_carry__0
       (.CI(equal3_carry_n_0),
        .CO({\ACADDR_reg_reg[31]_1 ,equal3_carry__0_n_1,equal3_carry__0_n_2,equal3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equal3_carry__0_O_UNCONNECTED[3:0]),
        .S(cache_reg));
endmodule

module data_ram
   (DOADO,
    CDDATA,
    ACLK_IBUF_BUFG,
    SR,
    w_addr,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [31:0]DOADO;
  output [31:0]CDDATA;
  input ACLK_IBUF_BUFG;
  input [0:0]SR;
  input [9:0]w_addr;
  input [9:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire ACLK_IBUF_BUFG;
  wire [9:0]ADDRBWRADDR;
  wire [31:0]CDDATA;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [9:0]w_addr;
  wire NLW_cache_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_cache_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_cache_reg_DBITERR_UNCONNECTED;
  wire NLW_cache_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_cache_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_cache_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_cache_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_cache_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_cache_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_cache_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "cache_data_ram/cache" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    cache_reg
       (.ADDRARDADDR({1'b1,w_addr,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_cache_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_cache_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ACLK_IBUF_BUFG),
        .CLKBWRCLK(ACLK_IBUF_BUFG),
        .DBITERR(NLW_cache_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(CDDATA),
        .DOPADOP(NLW_cache_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_cache_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_cache_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_cache_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_cache_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_cache_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_cache_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "data_ram" *) 
module data_ram_7
   (DOADO,
    DOBDO,
    ACLK_IBUF_BUFG,
    SR,
    w_addr,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  input ACLK_IBUF_BUFG;
  input [0:0]SR;
  input [9:0]w_addr;
  input [9:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire ACLK_IBUF_BUFG;
  wire [9:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [9:0]w_addr;
  wire NLW_cache_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_cache_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_cache_reg_DBITERR_UNCONNECTED;
  wire NLW_cache_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_cache_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_cache_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_cache_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_cache_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_cache_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_cache_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "cache_data_ram/cache" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    cache_reg
       (.ADDRARDADDR({1'b1,w_addr,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_cache_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_cache_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ACLK_IBUF_BUFG),
        .CLKBWRCLK(ACLK_IBUF_BUFG),
        .DBITERR(NLW_cache_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_cache_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_cache_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_cache_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_cache_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_cache_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_cache_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_cache_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module plrut_ram
   (\r_plrut_reg[0]_0 ,
    \r_plrut_reg[2]_0 ,
    Q,
    w_addr,
    state_tag_ram_reg_i_45__0,
    state_tag_ram_reg_i_45__0_0,
    plrut_ram_reg_0_15_2_2_i_1__0,
    plrut_ram_reg_0_15_2_2_i_1__0_0,
    plrut_ram_reg_0_15_2_2_i_1__0_1,
    state_tag_ram_reg,
    instr_type,
    state_tag_ram_reg_0,
    SR,
    ACLK_IBUF_BUFG,
    w_plrut,
    I42);
  output \r_plrut_reg[0]_0 ;
  output \r_plrut_reg[2]_0 ;
  output [2:0]Q;
  output [3:0]w_addr;
  input state_tag_ram_reg_i_45__0;
  input state_tag_ram_reg_i_45__0_0;
  input plrut_ram_reg_0_15_2_2_i_1__0;
  input plrut_ram_reg_0_15_2_2_i_1__0_0;
  input plrut_ram_reg_0_15_2_2_i_1__0_1;
  input [3:0]state_tag_ram_reg;
  input instr_type;
  input [3:0]state_tag_ram_reg_0;
  input [0:0]SR;
  input ACLK_IBUF_BUFG;
  input [2:0]w_plrut;
  input I42;

  wire ACLK_IBUF_BUFG;
  wire I42;
  wire [2:0]Q;
  wire [0:0]SR;
  wire instr_type;
  wire plrut_ram_reg_0_15_2_2_i_1__0;
  wire plrut_ram_reg_0_15_2_2_i_1__0_0;
  wire plrut_ram_reg_0_15_2_2_i_1__0_1;
  wire [2:0]r_plrut0;
  wire \r_plrut_reg[0]_0 ;
  wire \r_plrut_reg[2]_0 ;
  wire [3:0]state_tag_ram_reg;
  wire [3:0]state_tag_ram_reg_0;
  wire state_tag_ram_reg_i_45__0;
  wire state_tag_ram_reg_i_45__0_0;
  wire state_tag_ram_reg_i_63__0_n_0;
  wire [3:0]w_addr;
  wire [2:0]w_plrut;

  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "plrut_ram/plrut_ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD23 plrut_ram_reg_0_15_0_0
       (.A0(w_addr[0]),
        .A1(w_addr[1]),
        .A2(w_addr[2]),
        .A3(w_addr[3]),
        .A4(1'b0),
        .D(w_plrut[0]),
        .O(r_plrut0[0]),
        .WCLK(ACLK_IBUF_BUFG),
        .WE(I42));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "plrut_ram/plrut_ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD24 plrut_ram_reg_0_15_1_1
       (.A0(w_addr[0]),
        .A1(w_addr[1]),
        .A2(w_addr[2]),
        .A3(w_addr[3]),
        .A4(1'b0),
        .D(w_plrut[1]),
        .O(r_plrut0[1]),
        .WCLK(ACLK_IBUF_BUFG),
        .WE(I42));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "plrut_ram/plrut_ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD25 plrut_ram_reg_0_15_2_2
       (.A0(w_addr[0]),
        .A1(w_addr[1]),
        .A2(w_addr[2]),
        .A3(w_addr[3]),
        .A4(1'b0),
        .D(w_plrut[2]),
        .O(r_plrut0[2]),
        .WCLK(ACLK_IBUF_BUFG),
        .WE(I42));
  LUT5 #(
    .INIT(32'hA0A0AFA9)) 
    plrut_ram_reg_0_15_2_2_i_3__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(plrut_ram_reg_0_15_2_2_i_1__0_1),
        .I3(plrut_ram_reg_0_15_2_2_i_1__0),
        .I4(plrut_ram_reg_0_15_2_2_i_1__0_0),
        .O(\r_plrut_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_plrut_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(r_plrut0[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r_plrut_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(r_plrut0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r_plrut_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(r_plrut0[2]),
        .Q(Q[2]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_1__0
       (.I0(state_tag_ram_reg[3]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_0[3]),
        .O(w_addr[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_2__6
       (.I0(state_tag_ram_reg[2]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_0[2]),
        .O(w_addr[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_3__4
       (.I0(state_tag_ram_reg[1]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_0[1]),
        .O(w_addr[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_4__0
       (.I0(state_tag_ram_reg[0]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_0[0]),
        .O(w_addr[0]));
  LUT5 #(
    .INIT(32'hF3F3F0F2)) 
    state_tag_ram_reg_i_56__0
       (.I0(state_tag_ram_reg_i_63__0_n_0),
        .I1(state_tag_ram_reg_i_45__0),
        .I2(state_tag_ram_reg_i_45__0_0),
        .I3(plrut_ram_reg_0_15_2_2_i_1__0),
        .I4(plrut_ram_reg_0_15_2_2_i_1__0_0),
        .O(\r_plrut_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_63__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(state_tag_ram_reg_i_63__0_n_0));
endmodule

(* ORIG_REF_NAME = "plrut_ram" *) 
module plrut_ram_10
   (\r_plrut_reg[0]_0 ,
    \r_plrut_reg[2]_0 ,
    Q,
    w_addr,
    state_tag_ram_reg_i_47,
    state_tag_ram_reg_i_47_0,
    plrut_ram_reg_0_15_2_2_i_1,
    plrut_ram_reg_0_15_2_2_i_1_0,
    plrut_ram_reg_0_15_2_2_i_1_1,
    state_tag_ram_reg,
    instr_type,
    state_tag_ram_reg_0,
    SR,
    ACLK_IBUF_BUFG,
    w_plrut,
    I42);
  output \r_plrut_reg[0]_0 ;
  output \r_plrut_reg[2]_0 ;
  output [2:0]Q;
  output [3:0]w_addr;
  input state_tag_ram_reg_i_47;
  input state_tag_ram_reg_i_47_0;
  input plrut_ram_reg_0_15_2_2_i_1;
  input plrut_ram_reg_0_15_2_2_i_1_0;
  input plrut_ram_reg_0_15_2_2_i_1_1;
  input [3:0]state_tag_ram_reg;
  input instr_type;
  input [3:0]state_tag_ram_reg_0;
  input [0:0]SR;
  input ACLK_IBUF_BUFG;
  input [2:0]w_plrut;
  input I42;

  wire ACLK_IBUF_BUFG;
  wire I42;
  wire [2:0]Q;
  wire [0:0]SR;
  wire instr_type;
  wire plrut_ram_reg_0_15_2_2_i_1;
  wire plrut_ram_reg_0_15_2_2_i_1_0;
  wire plrut_ram_reg_0_15_2_2_i_1_1;
  wire [2:0]r_plrut0;
  wire \r_plrut_reg[0]_0 ;
  wire \r_plrut_reg[2]_0 ;
  wire [3:0]state_tag_ram_reg;
  wire [3:0]state_tag_ram_reg_0;
  wire state_tag_ram_reg_i_47;
  wire state_tag_ram_reg_i_47_0;
  wire state_tag_ram_reg_i_65_n_0;
  wire [3:0]w_addr;
  wire [2:0]w_plrut;

  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "plrut_ram/plrut_ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_UNIQ_BASE_ plrut_ram_reg_0_15_0_0
       (.A0(w_addr[0]),
        .A1(w_addr[1]),
        .A2(w_addr[2]),
        .A3(w_addr[3]),
        .A4(1'b0),
        .D(w_plrut[0]),
        .O(r_plrut0[0]),
        .WCLK(ACLK_IBUF_BUFG),
        .WE(I42));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "plrut_ram/plrut_ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD21 plrut_ram_reg_0_15_1_1
       (.A0(w_addr[0]),
        .A1(w_addr[1]),
        .A2(w_addr[2]),
        .A3(w_addr[3]),
        .A4(1'b0),
        .D(w_plrut[1]),
        .O(r_plrut0[1]),
        .WCLK(ACLK_IBUF_BUFG),
        .WE(I42));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "plrut_ram/plrut_ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD22 plrut_ram_reg_0_15_2_2
       (.A0(w_addr[0]),
        .A1(w_addr[1]),
        .A2(w_addr[2]),
        .A3(w_addr[3]),
        .A4(1'b0),
        .D(w_plrut[2]),
        .O(r_plrut0[2]),
        .WCLK(ACLK_IBUF_BUFG),
        .WE(I42));
  LUT5 #(
    .INIT(32'hA0A0AFA9)) 
    plrut_ram_reg_0_15_2_2_i_3
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(plrut_ram_reg_0_15_2_2_i_1_1),
        .I3(plrut_ram_reg_0_15_2_2_i_1),
        .I4(plrut_ram_reg_0_15_2_2_i_1_0),
        .O(\r_plrut_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_plrut_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(r_plrut0[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r_plrut_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(r_plrut0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \r_plrut_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(r_plrut0[2]),
        .Q(Q[2]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_2__2
       (.I0(state_tag_ram_reg[3]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_0[3]),
        .O(w_addr[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_3__1
       (.I0(state_tag_ram_reg[2]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_0[2]),
        .O(w_addr[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_4
       (.I0(state_tag_ram_reg[1]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_0[1]),
        .O(w_addr[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_5
       (.I0(state_tag_ram_reg[0]),
        .I1(instr_type),
        .I2(state_tag_ram_reg_0[0]),
        .O(w_addr[0]));
  LUT5 #(
    .INIT(32'hF3F3F0F2)) 
    state_tag_ram_reg_i_58
       (.I0(state_tag_ram_reg_i_65_n_0),
        .I1(state_tag_ram_reg_i_47),
        .I2(state_tag_ram_reg_i_47_0),
        .I3(plrut_ram_reg_0_15_2_2_i_1),
        .I4(plrut_ram_reg_0_15_2_2_i_1_0),
        .O(\r_plrut_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_65
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(state_tag_ram_reg_i_65_n_0));
endmodule

module single_core_cache
   (DOADO,
    DOBDO,
    m0_BID_OBUF,
    m0_RID_OBUF,
    D,
    fetch_done,
    s0_AWLEN,
    s0_BREADY,
    s0_RREADY,
    s0_WLAST,
    s0_WVALID,
    E,
    m0_CACHE_HIT_OBUF,
    instr_type_reg_0,
    s0_ARDOMAIN,
    \state_reg[1] ,
    s0_ARID,
    Q,
    m1_CRVALID,
    m1_CDLAST,
    m1_CDVALID,
    m1_ACREADY,
    m1_CRRESP,
    m0_RRESP_OBUF,
    m0_RVALID_OBUF,
    m0_ARREADY_OBUF,
    m0_CACHE_BUSY_OBUF,
    m0_BRESP_OBUF,
    m0_BVALID_OBUF,
    m0_AWREADY_OBUF,
    s0_AWVALID,
    \s_AWADDR_reg_reg[18]_0 ,
    \s_AWADDR_reg_reg[31]_0 ,
    \FSM_onehot_w_state_reg[2] ,
    \word_cnt_reg[2] ,
    \state_reg[1]_0 ,
    r_next_state,
    r_next_state28_out,
    \FSM_sequential_r_state_reg[0] ,
    ACLK_IBUF_BUFG,
    SR,
    m0_AWID_IBUF,
    m0_ARID_IBUF,
    CDDATA,
    m0_CDREADY,
    s_RDATA_IBUF,
    cache_reg,
    \s_RRESP_reg_reg[3] ,
    fetch_done_reg,
    ARESETn_IBUF,
    state_tag_ram_reg,
    m0_AWVALID_IBUF,
    s_AWREADY_IBUF,
    \FSM_onehot_w_state_reg[3] ,
    m0_ARVALID_IBUF,
    m0_WVALID_IBUF,
    s0_RVALID,
    cache_reg_0,
    s_BVALID_IBUF,
    s_BRESP_IBUF,
    m1_CDREADY,
    m1_CRREADY,
    m1_ACVALID,
    s0_ARREADY,
    m0_RREADY_IBUF,
    m0_BREADY_IBUF,
    \FSM_sequential_r_state_reg[2] ,
    \FSM_onehot_w_state_reg[3]_0 ,
    \FSM_onehot_w_state_reg[3]_1 ,
    s1_RREADY,
    make_unique__0,
    s_WREADY_IBUF,
    \state_reg[3] ,
    \m_ARADDR_reg_reg[31]_0 ,
    \m_AWADDR_reg_reg[31]_0 ,
    \ACADDR_reg_reg[31]_0 ,
    \s_RRESP_reg_reg[0] ,
    \m_AWCACHE_reg_reg[3]_0 ,
    \m_AWDOMAIN_reg_reg[1]_0 ,
    \m_ARCACHE_reg_reg[3]_0 ,
    \m_ARDOMAIN_reg_reg[1]_0 ,
    \ACSNOOP_reg_reg[3]_0 ,
    \m_WDATA_reg_reg[31]_0 ,
    \word_cnt_reg[3] );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]m0_BID_OBUF;
  output [0:0]m0_RID_OBUF;
  output [25:0]D;
  output fetch_done;
  output [0:0]s0_AWLEN;
  output s0_BREADY;
  output s0_RREADY;
  output s0_WLAST;
  output s0_WVALID;
  output [0:0]E;
  output m0_CACHE_HIT_OBUF;
  output [3:0]instr_type_reg_0;
  output [0:0]s0_ARDOMAIN;
  output [0:0]\state_reg[1] ;
  output s0_ARID;
  output [2:0]Q;
  output m1_CRVALID;
  output m1_CDLAST;
  output m1_CDVALID;
  output m1_ACREADY;
  output [1:0]m1_CRRESP;
  output [0:0]m0_RRESP_OBUF;
  output m0_RVALID_OBUF;
  output m0_ARREADY_OBUF;
  output m0_CACHE_BUSY_OBUF;
  output [0:0]m0_BRESP_OBUF;
  output m0_BVALID_OBUF;
  output m0_AWREADY_OBUF;
  output s0_AWVALID;
  output \s_AWADDR_reg_reg[18]_0 ;
  output [21:0]\s_AWADDR_reg_reg[31]_0 ;
  output [0:0]\FSM_onehot_w_state_reg[2] ;
  output \word_cnt_reg[2] ;
  output \state_reg[1]_0 ;
  output [0:0]r_next_state;
  output r_next_state28_out;
  output [0:0]\FSM_sequential_r_state_reg[0] ;
  input ACLK_IBUF_BUFG;
  input [0:0]SR;
  input [0:0]m0_AWID_IBUF;
  input [0:0]m0_ARID_IBUF;
  input [31:0]CDDATA;
  input m0_CDREADY;
  input [31:0]s_RDATA_IBUF;
  input cache_reg;
  input [3:0]\s_RRESP_reg_reg[3] ;
  input fetch_done_reg;
  input ARESETn_IBUF;
  input state_tag_ram_reg;
  input m0_AWVALID_IBUF;
  input s_AWREADY_IBUF;
  input \FSM_onehot_w_state_reg[3] ;
  input m0_ARVALID_IBUF;
  input m0_WVALID_IBUF;
  input s0_RVALID;
  input cache_reg_0;
  input s_BVALID_IBUF;
  input [1:0]s_BRESP_IBUF;
  input m1_CDREADY;
  input m1_CRREADY;
  input m1_ACVALID;
  input s0_ARREADY;
  input m0_RREADY_IBUF;
  input m0_BREADY_IBUF;
  input [2:0]\FSM_sequential_r_state_reg[2] ;
  input [1:0]\FSM_onehot_w_state_reg[3]_0 ;
  input \FSM_onehot_w_state_reg[3]_1 ;
  input s1_RREADY;
  input make_unique__0;
  input s_WREADY_IBUF;
  input [0:0]\state_reg[3] ;
  input [29:0]\m_ARADDR_reg_reg[31]_0 ;
  input [29:0]\m_AWADDR_reg_reg[31]_0 ;
  input [25:0]\ACADDR_reg_reg[31]_0 ;
  input [0:0]\s_RRESP_reg_reg[0] ;
  input [3:0]\m_AWCACHE_reg_reg[3]_0 ;
  input [1:0]\m_AWDOMAIN_reg_reg[1]_0 ;
  input [3:0]\m_ARCACHE_reg_reg[3]_0 ;
  input [1:0]\m_ARDOMAIN_reg_reg[1]_0 ;
  input [3:0]\ACSNOOP_reg_reg[3]_0 ;
  input [31:0]\m_WDATA_reg_reg[31]_0 ;
  input [0:0]\word_cnt_reg[3] ;

  wire [25:0]\ACADDR_reg_reg[31]_0 ;
  wire ACLK_IBUF_BUFG;
  wire [3:0]ACSNOOP_reg;
  wire [3:0]\ACSNOOP_reg_reg[3]_0 ;
  wire ARESETn_IBUF;
  wire \AWSNOOP_reg[0]_i_3_n_0 ;
  wire \AWSNOOP_reg[0]_i_4_n_0 ;
  wire \AWSNOOP_reg[0]_i_5_n_0 ;
  wire [31:0]CDDATA;
  wire [25:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_w_state_reg[2] ;
  wire \FSM_onehot_w_state_reg[3] ;
  wire [1:0]\FSM_onehot_w_state_reg[3]_0 ;
  wire \FSM_onehot_w_state_reg[3]_1 ;
  wire [0:0]\FSM_sequential_r_state_reg[0] ;
  wire [2:0]\FSM_sequential_r_state_reg[2] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire bus_in_reg_en;
  wire cache_controller_n_47;
  wire cache_controller_n_53;
  wire cache_controller_n_66;
  wire cache_controller_n_70;
  wire cache_controller_n_80;
  wire cache_reg;
  wire cache_reg_0;
  wire cpu_m_aw_in_reg_en;
  wire equal0;
  wire equal0_3;
  wire equal1;
  wire equal1_2;
  wire equal2;
  wire equal2_1;
  wire equal3;
  wire equal3_0;
  wire fetch_done;
  wire fetch_done_reg;
  wire instr_type;
  wire [3:0]instr_type_reg_0;
  wire [0:0]m0_ARID_IBUF;
  wire m0_ARREADY_OBUF;
  wire m0_ARVALID_IBUF;
  wire [0:0]m0_AWID_IBUF;
  wire m0_AWREADY_OBUF;
  wire m0_AWVALID_IBUF;
  wire [0:0]m0_BID_OBUF;
  wire m0_BREADY_IBUF;
  wire [0:0]m0_BRESP_OBUF;
  wire m0_BVALID_OBUF;
  wire m0_CACHE_BUSY_OBUF;
  wire m0_CACHE_HIT_OBUF;
  wire m0_CDREADY;
  wire [0:0]m0_RID_OBUF;
  wire m0_RREADY_IBUF;
  wire [0:0]m0_RRESP_OBUF;
  wire m0_RVALID_OBUF;
  wire m0_WVALID_IBUF;
  wire m1_ACREADY;
  wire m1_ACVALID;
  wire m1_CDLAST;
  wire m1_CDREADY;
  wire m1_CDVALID;
  wire m1_CRREADY;
  wire [1:0]m1_CRRESP;
  wire m1_CRVALID;
  wire [5:2]m_ARADDR_reg;
  wire [29:0]\m_ARADDR_reg_reg[31]_0 ;
  wire [3:0]m_ARCACHE_reg;
  wire [3:0]\m_ARCACHE_reg_reg[3]_0 ;
  wire [1:0]m_ARDOMAIN_reg;
  wire \m_ARDOMAIN_reg[1]_i_3_n_0 ;
  wire \m_ARDOMAIN_reg[1]_i_4_n_0 ;
  wire [1:0]\m_ARDOMAIN_reg_reg[1]_0 ;
  wire [5:2]m_AWADDR_reg;
  wire [29:0]\m_AWADDR_reg_reg[31]_0 ;
  wire [3:0]m_AWCACHE_reg;
  wire [3:0]\m_AWCACHE_reg_reg[3]_0 ;
  wire [1:0]m_AWDOMAIN_reg;
  wire [1:0]\m_AWDOMAIN_reg_reg[1]_0 ;
  wire [31:0]m_WDATA_reg;
  wire [31:0]\m_WDATA_reg_reg[31]_0 ;
  wire make_unique__0;
  wire mem_s_ar_out_reg_en;
  wire [2:0]next_state;
  wire [2:0]next_state_s;
  wire [25:0]p_0_in0;
  wire [25:0]p_1_in0;
  wire plrut_ram_n_0;
  wire plrut_ram_n_1;
  wire [2:0]r_PLRUt;
  wire [9:0]r_addr_s;
  wire [0:0]r_next_state;
  wire r_next_state28_out;
  wire [2:0]r_state_w0;
  wire [2:0]r_state_w1;
  wire [2:0]r_state_w1_s;
  wire [2:0]r_state_w3;
  wire [2:0]r_state_w3_s;
  wire [0:0]s0_ARDOMAIN;
  wire s0_ARID;
  wire s0_ARREADY;
  wire [0:0]s0_AWLEN;
  wire s0_AWVALID;
  wire s0_BREADY;
  wire s0_RREADY;
  wire s0_RVALID;
  wire s0_WLAST;
  wire s0_WVALID;
  wire s1_RREADY;
  wire \s_AWADDR_reg_reg[18]_0 ;
  wire [21:0]\s_AWADDR_reg_reg[31]_0 ;
  wire s_AWREADY_IBUF;
  wire [1:0]s_BRESP_IBUF;
  wire s_BVALID_IBUF;
  wire [31:0]s_RDATA_IBUF;
  wire [0:0]\s_RRESP_reg_reg[0] ;
  wire [3:0]\s_RRESP_reg_reg[3] ;
  wire s_WREADY_IBUF;
  wire snoop_controller_n_0;
  wire snoop_controller_n_8;
  wire [0:0]\state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire [0:0]\state_reg[3] ;
  wire state_tag_ram_reg;
  wire [21:0]tag;
  wire [21:0]tag_s;
  wire [2:0]w_PLRUt;
  wire [9:0]w_addr;
  wire [31:0]w_data;
  wire w_en;
  wire w_en_w0;
  wire w_en_w2;
  wire w_en_w3;
  wire way0_n_10;
  wire way0_n_11;
  wire way0_n_12;
  wire way0_n_13;
  wire way0_n_14;
  wire way0_n_15;
  wire way0_n_16;
  wire way0_n_17;
  wire way0_n_18;
  wire way0_n_19;
  wire way0_n_20;
  wire way0_n_21;
  wire way0_n_22;
  wire way0_n_23;
  wire way0_n_24;
  wire way0_n_27;
  wire way0_n_28;
  wire way0_n_3;
  wire way0_n_30;
  wire way0_n_31;
  wire way0_n_32;
  wire way0_n_33;
  wire way0_n_34;
  wire way0_n_35;
  wire way0_n_36;
  wire way0_n_37;
  wire way0_n_38;
  wire way0_n_39;
  wire way0_n_4;
  wire way0_n_40;
  wire way0_n_41;
  wire way0_n_42;
  wire way0_n_43;
  wire way0_n_44;
  wire way0_n_45;
  wire way0_n_46;
  wire way0_n_47;
  wire way0_n_48;
  wire way0_n_49;
  wire way0_n_5;
  wire way0_n_6;
  wire way0_n_7;
  wire way0_n_8;
  wire way0_n_9;
  wire way1_n_10;
  wire way1_n_11;
  wire way1_n_12;
  wire way1_n_13;
  wire way1_n_14;
  wire way1_n_15;
  wire way1_n_16;
  wire way1_n_17;
  wire way1_n_18;
  wire way1_n_19;
  wire way1_n_20;
  wire way1_n_21;
  wire way1_n_22;
  wire way1_n_23;
  wire way1_n_24;
  wire way1_n_25;
  wire way1_n_26;
  wire way1_n_27;
  wire way1_n_29;
  wire way1_n_33;
  wire way1_n_34;
  wire way1_n_36;
  wire way1_n_37;
  wire way1_n_38;
  wire way1_n_39;
  wire way1_n_40;
  wire way1_n_41;
  wire way1_n_42;
  wire way1_n_43;
  wire way1_n_44;
  wire way1_n_45;
  wire way1_n_46;
  wire way1_n_47;
  wire way1_n_48;
  wire way1_n_49;
  wire way1_n_50;
  wire way1_n_51;
  wire way1_n_52;
  wire way1_n_53;
  wire way1_n_54;
  wire way1_n_55;
  wire way1_n_6;
  wire way1_n_7;
  wire way1_n_8;
  wire way1_n_9;
  wire way2_n_28;
  wire way2_n_29;
  wire way2_n_3;
  wire way2_n_30;
  wire way2_n_31;
  wire way2_n_32;
  wire way2_n_33;
  wire way2_n_34;
  wire way2_n_35;
  wire way2_n_36;
  wire way2_n_37;
  wire way2_n_38;
  wire way2_n_39;
  wire way2_n_4;
  wire way2_n_40;
  wire way2_n_41;
  wire way2_n_42;
  wire way2_n_43;
  wire way2_n_44;
  wire way2_n_45;
  wire way2_n_46;
  wire way2_n_47;
  wire way2_n_48;
  wire way2_n_49;
  wire way2_n_5;
  wire way2_n_50;
  wire way2_n_51;
  wire way2_n_52;
  wire way3_n_10;
  wire way3_n_11;
  wire way3_n_12;
  wire way3_n_13;
  wire way3_n_14;
  wire way3_n_15;
  wire way3_n_16;
  wire way3_n_17;
  wire way3_n_18;
  wire way3_n_19;
  wire way3_n_20;
  wire way3_n_21;
  wire way3_n_22;
  wire way3_n_23;
  wire way3_n_24;
  wire way3_n_25;
  wire way3_n_26;
  wire way3_n_27;
  wire way3_n_30;
  wire way3_n_31;
  wire way3_n_32;
  wire way3_n_33;
  wire way3_n_35;
  wire way3_n_36;
  wire way3_n_37;
  wire way3_n_40;
  wire way3_n_41;
  wire way3_n_42;
  wire way3_n_43;
  wire way3_n_44;
  wire way3_n_45;
  wire way3_n_46;
  wire way3_n_47;
  wire way3_n_48;
  wire way3_n_49;
  wire way3_n_50;
  wire way3_n_51;
  wire way3_n_52;
  wire way3_n_53;
  wire way3_n_54;
  wire way3_n_55;
  wire way3_n_56;
  wire way3_n_57;
  wire way3_n_6;
  wire way3_n_7;
  wire way3_n_8;
  wire way3_n_9;
  wire [31:10]wb_addr;
  wire \word_cnt_reg[2] ;
  wire [0:0]\word_cnt_reg[3] ;

  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [4]),
        .Q(tag_s[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [5]),
        .Q(tag_s[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [6]),
        .Q(tag_s[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [7]),
        .Q(tag_s[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [8]),
        .Q(tag_s[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [9]),
        .Q(tag_s[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [10]),
        .Q(tag_s[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [11]),
        .Q(tag_s[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [12]),
        .Q(tag_s[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [13]),
        .Q(tag_s[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [14]),
        .Q(tag_s[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [15]),
        .Q(tag_s[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [16]),
        .Q(tag_s[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [17]),
        .Q(tag_s[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [18]),
        .Q(tag_s[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [19]),
        .Q(tag_s[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [20]),
        .Q(tag_s[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [21]),
        .Q(tag_s[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [22]),
        .Q(tag_s[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [23]),
        .Q(tag_s[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [24]),
        .Q(tag_s[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [25]),
        .Q(tag_s[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [0]),
        .Q(r_addr_s[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [1]),
        .Q(r_addr_s[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [2]),
        .Q(r_addr_s[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [3]),
        .Q(r_addr_s[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACSNOOP_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACSNOOP_reg_reg[3]_0 [0]),
        .Q(ACSNOOP_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACSNOOP_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACSNOOP_reg_reg[3]_0 [1]),
        .Q(ACSNOOP_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACSNOOP_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACSNOOP_reg_reg[3]_0 [2]),
        .Q(ACSNOOP_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACSNOOP_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACSNOOP_reg_reg[3]_0 [3]),
        .Q(ACSNOOP_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \AWSNOOP_reg[0]_i_2 
       (.I0(\AWSNOOP_reg[0]_i_3_n_0 ),
        .I1(\AWSNOOP_reg[0]_i_4_n_0 ),
        .I2(\AWSNOOP_reg[0]_i_5_n_0 ),
        .I3(\s_AWADDR_reg_reg[31]_0 [8]),
        .I4(\s_AWADDR_reg_reg[31]_0 [16]),
        .I5(\s_AWADDR_reg_reg[31]_0 [19]),
        .O(\s_AWADDR_reg_reg[18]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \AWSNOOP_reg[0]_i_3 
       (.I0(\s_AWADDR_reg_reg[31]_0 [12]),
        .I1(\s_AWADDR_reg_reg[31]_0 [13]),
        .I2(\s_AWADDR_reg_reg[31]_0 [14]),
        .I3(\s_AWADDR_reg_reg[31]_0 [15]),
        .O(\AWSNOOP_reg[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \AWSNOOP_reg[0]_i_4 
       (.I0(\s_AWADDR_reg_reg[31]_0 [18]),
        .I1(\s_AWADDR_reg_reg[31]_0 [21]),
        .I2(\s_AWADDR_reg_reg[31]_0 [11]),
        .I3(\s_AWADDR_reg_reg[31]_0 [20]),
        .O(\AWSNOOP_reg[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \AWSNOOP_reg[0]_i_5 
       (.I0(\s_AWADDR_reg_reg[31]_0 [9]),
        .I1(\s_AWADDR_reg_reg[31]_0 [10]),
        .I2(\s_AWADDR_reg_reg[31]_0 [7]),
        .I3(\s_AWADDR_reg_reg[31]_0 [17]),
        .O(\AWSNOOP_reg[0]_i_5_n_0 ));
  cache_controller_6 cache_controller
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .ADDRARDADDR(w_addr[3:0]),
        .ARESETn_IBUF(ARESETn_IBUF),
        .CDDATA(CDDATA),
        .D({D[24],D[21:20],D[17:16],D[14:13]}),
        .DIADI(w_data),
        .DIBDI({next_state[2:1],tag[20:12]}),
        .E(mem_s_ar_out_reg_en),
        .\FSM_onehot_w_state_reg[2] (\FSM_onehot_w_state_reg[2] ),
        .\FSM_onehot_w_state_reg[3] (\FSM_onehot_w_state_reg[3] ),
        .\FSM_onehot_w_state_reg[3]_0 (\FSM_onehot_w_state_reg[3]_0 ),
        .\FSM_onehot_w_state_reg[3]_1 (\FSM_onehot_w_state_reg[3]_1 ),
        .I42(cache_controller_n_70),
        .Q(m_WDATA_reg),
        .SR(SR),
        .WEA(w_en),
        .cache_reg(cache_reg),
        .cache_reg_0(cache_reg_0),
        .fetch_done_reg_0(fetch_done),
        .fetch_done_reg_1(fetch_done_reg),
        .fetch_done_reg_2(way2_n_3),
        .instr_type(instr_type),
        .instr_type_reg(instr_type_reg_0),
        .m0_ARREADY_OBUF(m0_ARREADY_OBUF),
        .m0_ARVALID_IBUF(m0_ARVALID_IBUF),
        .m0_AWREADY_OBUF(m0_AWREADY_OBUF),
        .m0_AWVALID_IBUF(m0_AWVALID_IBUF),
        .m0_BREADY_IBUF(m0_BREADY_IBUF),
        .m0_BRESP_OBUF(m0_BRESP_OBUF),
        .m0_BVALID_OBUF(m0_BVALID_OBUF),
        .m0_CACHE_BUSY_OBUF(m0_CACHE_BUSY_OBUF),
        .m0_CACHE_HIT_OBUF(m0_CACHE_HIT_OBUF),
        .m0_CDREADY(m0_CDREADY),
        .m0_RID_OBUF(m0_RID_OBUF),
        .m0_RREADY_IBUF(m0_RREADY_IBUF),
        .m0_RRESP_OBUF(m0_RRESP_OBUF),
        .m0_RVALID_OBUF(m0_RVALID_OBUF),
        .m0_WVALID_IBUF(m0_WVALID_IBUF),
        .\m_ARDOMAIN_reg_reg[1] (\m_ARDOMAIN_reg[1]_i_3_n_0 ),
        .s0_ARID(s0_ARID),
        .s0_ARREADY(s0_ARREADY),
        .s0_AWLEN(s0_AWLEN),
        .s0_AWVALID(s0_AWVALID),
        .s0_BREADY(s0_BREADY),
        .s0_RREADY(s0_RREADY),
        .s0_RVALID(s0_RVALID),
        .s0_WLAST(s0_WLAST),
        .s0_WVALID(s0_WVALID),
        .\s_ARADDR_reg_reg[20] (s0_ARDOMAIN),
        .s_AWREADY_IBUF(s_AWREADY_IBUF),
        .s_BRESP_IBUF(s_BRESP_IBUF),
        .s_BVALID_IBUF(s_BVALID_IBUF),
        .s_RDATA_IBUF(s_RDATA_IBUF),
        .\s_RRESP_reg[3]_i_11_0 (m_ARDOMAIN_reg),
        .\s_RRESP_reg[3]_i_11_1 (m_ARCACHE_reg),
        .\s_RRESP_reg_reg[0]_0 (\s_RRESP_reg_reg[0] ),
        .\s_RRESP_reg_reg[3]_0 (\s_RRESP_reg_reg[3] ),
        .s_WREADY_IBUF(s_WREADY_IBUF),
        .\state[0]_i_2_0 (m_AWDOMAIN_reg),
        .\state[0]_i_2_1 (m_AWCACHE_reg),
        .\state_reg[0]_0 (cache_controller_n_47),
        .\state_reg[0]_1 (cache_controller_n_53),
        .\state_reg[0]_2 (E),
        .\state_reg[0]_3 (cache_controller_n_80),
        .\state_reg[0]_4 (way2_n_29),
        .\state_reg[1]_0 (\state_reg[1] ),
        .\state_reg[1]_1 (\state_reg[1]_0 ),
        .\state_reg[1]_2 (way2_n_28),
        .\state_reg[2]_0 (cache_controller_n_66),
        .\state_reg[3]_0 (cpu_m_aw_in_reg_en),
        .\state_reg[3]_1 (\state_reg[3] ),
        .state_tag_ram_reg(way2_n_4),
        .state_tag_ram_reg_0(way1_n_34),
        .state_tag_ram_reg_1(way2_n_5),
        .state_tag_ram_reg_2(state_tag_ram_reg),
        .state_tag_ram_reg_3({p_1_in0[24:16],m_AWADDR_reg}),
        .state_tag_ram_reg_4({p_0_in0[24:16],m_ARADDR_reg}),
        .\word_cnt_reg[2]_0 (\word_cnt_reg[2] ),
        .\word_cnt_reg[3]_0 (\word_cnt_reg[3] ));
  data_ram_7 cache_data_ram
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .ADDRBWRADDR({r_addr_s[9:4],snoop_controller_n_0,r_addr_s[2:0]}),
        .DIADI(w_data),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .SR(SR),
        .WEA(w_en),
        .w_addr(w_addr));
  checker_port1_8 checker_cpu_port
       (.CO(equal1),
        .Q(p_1_in0[15:4]),
        .S({way1_n_39,way1_n_40,way1_n_41,way1_n_42}),
        .cache_reg_i_46({way3_n_45,way3_n_46,way3_n_47,way3_n_48}),
        .cache_reg_i_47({way2_n_39,way2_n_40,way2_n_41,way2_n_42}),
        .equal0_carry__0_0({way0_n_33,way0_n_34,way0_n_35,way0_n_36}),
        .equal2_carry__0_0({way2_n_35,way2_n_36,way2_n_37,way2_n_38}),
        .equal3_carry__0_0({way3_n_41,way3_n_42,way3_n_43,way3_n_44}),
        .instr_type(instr_type),
        .m0_CACHE_HIT_OBUF_inst_i_2({way1_n_43,way1_n_44,way1_n_45,way1_n_46}),
        .m0_CACHE_HIT_OBUF_inst_i_2_0({way0_n_37,way0_n_38,way0_n_39,way0_n_40}),
        .\m_ARADDR_reg_reg[31] (equal2),
        .\m_ARADDR_reg_reg[31]_0 (equal3),
        .\m_ARADDR_reg_reg[31]_1 (equal0),
        .state_tag_ram_reg(p_0_in0[15:4]),
        .tag(tag[11:0]));
  checker_port2_9 checker_other_cache_port
       (.\ACADDR_reg_reg[31] (equal1_2),
        .\ACADDR_reg_reg[31]_0 (equal2_1),
        .\ACADDR_reg_reg[31]_1 (equal3_0),
        .CO(equal0_3),
        .S({way0_n_41,way0_n_42,way0_n_43,way0_n_44}),
        .cache_reg({way3_n_53,way3_n_54,way3_n_55,way3_n_56}),
        .equal1_carry__0_0({way1_n_47,way1_n_48,way1_n_49,way1_n_50}),
        .equal2_carry__0_0({way2_n_43,way2_n_44,way2_n_45,way2_n_46}),
        .equal3_carry__0_0({way3_n_49,way3_n_50,way3_n_51,way3_n_52}),
        .state_tag_ram_reg_i_50({way0_n_45,way0_n_46,way0_n_47,way0_n_48}),
        .state_tag_ram_reg_i_56({way1_n_51,way1_n_52,way1_n_53,way1_n_54}),
        .state_tag_ram_reg_i_57__0({way2_n_47,way2_n_48,way2_n_49,way2_n_50}));
  FDRE #(
    .INIT(1'b0)) 
    instr_type_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(cache_controller_n_66),
        .Q(instr_type),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [8]),
        .Q(p_0_in0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [9]),
        .Q(p_0_in0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [10]),
        .Q(p_0_in0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [11]),
        .Q(p_0_in0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [12]),
        .Q(p_0_in0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [13]),
        .Q(p_0_in0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [14]),
        .Q(p_0_in0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [15]),
        .Q(p_0_in0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [16]),
        .Q(p_0_in0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [17]),
        .Q(p_0_in0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [18]),
        .Q(p_0_in0[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [19]),
        .Q(p_0_in0[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [20]),
        .Q(p_0_in0[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [21]),
        .Q(p_0_in0[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [22]),
        .Q(p_0_in0[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [23]),
        .Q(p_0_in0[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [24]),
        .Q(p_0_in0[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [25]),
        .Q(p_0_in0[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [26]),
        .Q(p_0_in0[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [27]),
        .Q(p_0_in0[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [0]),
        .Q(m_ARADDR_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [28]),
        .Q(p_0_in0[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [29]),
        .Q(p_0_in0[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [1]),
        .Q(m_ARADDR_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[4] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [2]),
        .Q(m_ARADDR_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[5] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [3]),
        .Q(m_ARADDR_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [4]),
        .Q(p_0_in0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [5]),
        .Q(p_0_in0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [6]),
        .Q(p_0_in0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARADDR_reg_reg[31]_0 [7]),
        .Q(p_0_in0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARCACHE_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARCACHE_reg_reg[3]_0 [0]),
        .Q(m_ARCACHE_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARCACHE_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARCACHE_reg_reg[3]_0 [1]),
        .Q(m_ARCACHE_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARCACHE_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARCACHE_reg_reg[3]_0 [2]),
        .Q(m_ARCACHE_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARCACHE_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARCACHE_reg_reg[3]_0 [3]),
        .Q(m_ARCACHE_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \m_ARDOMAIN_reg[1]_i_3 
       (.I0(D[23]),
        .I1(D[18]),
        .I2(D[12]),
        .I3(D[11]),
        .I4(\m_ARDOMAIN_reg[1]_i_4_n_0 ),
        .O(\m_ARDOMAIN_reg[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m_ARDOMAIN_reg[1]_i_4 
       (.I0(D[15]),
        .I1(D[22]),
        .I2(D[19]),
        .I3(D[25]),
        .O(\m_ARDOMAIN_reg[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARDOMAIN_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARDOMAIN_reg_reg[1]_0 [0]),
        .Q(m_ARDOMAIN_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARDOMAIN_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(\m_ARDOMAIN_reg_reg[1]_0 [1]),
        .Q(m_ARDOMAIN_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    m_ARID_reg_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_80),
        .D(m0_ARID_IBUF),
        .Q(m0_RID_OBUF),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [8]),
        .Q(p_1_in0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [9]),
        .Q(p_1_in0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [10]),
        .Q(p_1_in0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [11]),
        .Q(p_1_in0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [12]),
        .Q(p_1_in0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [13]),
        .Q(p_1_in0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [14]),
        .Q(p_1_in0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [15]),
        .Q(p_1_in0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [16]),
        .Q(p_1_in0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [17]),
        .Q(p_1_in0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [18]),
        .Q(p_1_in0[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [19]),
        .Q(p_1_in0[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [20]),
        .Q(p_1_in0[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [21]),
        .Q(p_1_in0[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [22]),
        .Q(p_1_in0[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [23]),
        .Q(p_1_in0[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [24]),
        .Q(p_1_in0[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [25]),
        .Q(p_1_in0[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [26]),
        .Q(p_1_in0[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [27]),
        .Q(p_1_in0[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [0]),
        .Q(m_AWADDR_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [28]),
        .Q(p_1_in0[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [29]),
        .Q(p_1_in0[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [1]),
        .Q(m_AWADDR_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[4] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [2]),
        .Q(m_AWADDR_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[5] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [3]),
        .Q(m_AWADDR_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [4]),
        .Q(p_1_in0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [5]),
        .Q(p_1_in0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [6]),
        .Q(p_1_in0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [7]),
        .Q(p_1_in0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWCACHE_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWCACHE_reg_reg[3]_0 [0]),
        .Q(m_AWCACHE_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWCACHE_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWCACHE_reg_reg[3]_0 [1]),
        .Q(m_AWCACHE_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWCACHE_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWCACHE_reg_reg[3]_0 [2]),
        .Q(m_AWCACHE_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWCACHE_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWCACHE_reg_reg[3]_0 [3]),
        .Q(m_AWCACHE_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWDOMAIN_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWDOMAIN_reg_reg[1]_0 [0]),
        .Q(m_AWDOMAIN_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWDOMAIN_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWDOMAIN_reg_reg[1]_0 [1]),
        .Q(m_AWDOMAIN_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    m_AWID_reg_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(m0_AWID_IBUF),
        .Q(m0_BID_OBUF),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [0]),
        .Q(m_WDATA_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [10]),
        .Q(m_WDATA_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [11]),
        .Q(m_WDATA_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [12]),
        .Q(m_WDATA_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [13]),
        .Q(m_WDATA_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [14]),
        .Q(m_WDATA_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [15]),
        .Q(m_WDATA_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [16]),
        .Q(m_WDATA_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [17]),
        .Q(m_WDATA_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [18]),
        .Q(m_WDATA_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [19]),
        .Q(m_WDATA_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [1]),
        .Q(m_WDATA_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [20]),
        .Q(m_WDATA_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [21]),
        .Q(m_WDATA_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [22]),
        .Q(m_WDATA_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [23]),
        .Q(m_WDATA_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [24]),
        .Q(m_WDATA_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [25]),
        .Q(m_WDATA_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [26]),
        .Q(m_WDATA_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [27]),
        .Q(m_WDATA_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [28]),
        .Q(m_WDATA_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [29]),
        .Q(m_WDATA_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [2]),
        .Q(m_WDATA_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [30]),
        .Q(m_WDATA_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [31]),
        .Q(m_WDATA_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [3]),
        .Q(m_WDATA_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[4] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [4]),
        .Q(m_WDATA_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[5] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [5]),
        .Q(m_WDATA_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [6]),
        .Q(m_WDATA_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [7]),
        .Q(m_WDATA_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [8]),
        .Q(m_WDATA_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [9]),
        .Q(m_WDATA_reg[9]),
        .R(SR));
  plrut_ram_10 plrut_ram
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .I42(cache_controller_n_70),
        .Q(r_PLRUt),
        .SR(SR),
        .instr_type(instr_type),
        .plrut_ram_reg_0_15_2_2_i_1(way3_n_33),
        .plrut_ram_reg_0_15_2_2_i_1_0(way2_n_31),
        .plrut_ram_reg_0_15_2_2_i_1_1(way0_n_27),
        .\r_plrut_reg[0]_0 (plrut_ram_n_0),
        .\r_plrut_reg[2]_0 (plrut_ram_n_1),
        .state_tag_ram_reg(p_1_in0[3:0]),
        .state_tag_ram_reg_0(p_0_in0[3:0]),
        .state_tag_ram_reg_i_47(way1_n_33),
        .state_tag_ram_reg_i_47_0(way0_n_28),
        .w_addr(w_addr[9:6]),
        .w_plrut({w_PLRUt[2],w_addr[5],w_PLRUt[0]}));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[0]),
        .Q(D[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[1]),
        .Q(D[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[2]),
        .Q(D[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[3]),
        .Q(D[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[4]),
        .Q(D[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[5]),
        .Q(D[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[6]),
        .Q(D[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[7]),
        .Q(D[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[8]),
        .Q(D[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[9]),
        .Q(D[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[10]),
        .Q(D[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[11]),
        .Q(D[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[12]),
        .Q(D[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[13]),
        .Q(D[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[14]),
        .Q(D[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[15]),
        .Q(D[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[16]),
        .Q(D[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[17]),
        .Q(D[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[18]),
        .Q(D[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[19]),
        .Q(D[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[20]),
        .Q(D[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[21]),
        .Q(D[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[10]),
        .Q(\s_AWADDR_reg_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[11]),
        .Q(\s_AWADDR_reg_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[12]),
        .Q(\s_AWADDR_reg_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[13]),
        .Q(\s_AWADDR_reg_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[14]),
        .Q(\s_AWADDR_reg_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[15]),
        .Q(\s_AWADDR_reg_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[16]),
        .Q(\s_AWADDR_reg_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[17]),
        .Q(\s_AWADDR_reg_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[18]),
        .Q(\s_AWADDR_reg_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[19]),
        .Q(\s_AWADDR_reg_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[20]),
        .Q(\s_AWADDR_reg_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[21]),
        .Q(\s_AWADDR_reg_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[22]),
        .Q(\s_AWADDR_reg_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[23]),
        .Q(\s_AWADDR_reg_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[24]),
        .Q(\s_AWADDR_reg_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[25]),
        .Q(\s_AWADDR_reg_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[26]),
        .Q(\s_AWADDR_reg_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[27]),
        .Q(\s_AWADDR_reg_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[28]),
        .Q(\s_AWADDR_reg_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[29]),
        .Q(\s_AWADDR_reg_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[30]),
        .Q(\s_AWADDR_reg_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[31]),
        .Q(\s_AWADDR_reg_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(w_addr[6]),
        .Q(D[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(w_addr[7]),
        .Q(D[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(w_addr[8]),
        .Q(D[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(w_addr[9]),
        .Q(D[3]),
        .R(SR));
  snoop_controller_11 snoop_controller
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .ADDRBWRADDR({snoop_controller_n_0,r_addr_s[2:0]}),
        .ARESETn_IBUF(ARESETn_IBUF),
        .E(bus_in_reg_en),
        .\FSM_sequential_r_state_reg[0] (\FSM_sequential_r_state_reg[0] ),
        .\FSM_sequential_r_state_reg[2] (\FSM_sequential_r_state_reg[2] ),
        .\FSM_sequential_state_reg[2]_0 (snoop_controller_n_8),
        .\FSM_sequential_state_reg[2]_1 (m1_CDVALID),
        .\FSM_sequential_state_reg[2]_2 (way3_n_37),
        .Q(Q),
        .SR(SR),
        .m1_ACREADY(m1_ACREADY),
        .m1_ACVALID(m1_ACVALID),
        .m1_CDLAST(m1_CDLAST),
        .m1_CDREADY(m1_CDREADY),
        .m1_CRREADY(m1_CRREADY),
        .m1_CRRESP(m1_CRRESP[1]),
        .m1_CRVALID(m1_CRVALID),
        .make_unique__0(make_unique__0),
        .r_next_state(r_next_state),
        .r_next_state28_out(r_next_state28_out),
        .s1_RREADY(s1_RREADY),
        .state_tag_ram_reg(way0_n_31),
        .state_tag_ram_reg_0(way3_n_35));
  state_tag_ram_12 way0
       (.\ACADDR_reg_reg[31] ({way0_n_45,way0_n_46,way0_n_47,way0_n_48}),
        .\ACADDR_reg_reg[6] (way0_n_49),
        .ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .\ACSNOOP_reg_reg[2] (way0_n_31),
        .\ACSNOOP_reg_reg[3] (next_state_s[1:0]),
        .CO(equal0_3),
        .DIADI(next_state_s[2]),
        .DIBDI({next_state,tag}),
        .DOADO(r_state_w1_s),
        .DOBDO({r_state_w0,way0_n_3,way0_n_4,way0_n_5,way0_n_6,way0_n_7,way0_n_8,way0_n_9,way0_n_10,way0_n_11,way0_n_12,way0_n_13,way0_n_14,way0_n_15,way0_n_16,way0_n_17,way0_n_18,way0_n_19,way0_n_20,way0_n_21,way0_n_22,way0_n_23,way0_n_24}),
        .Q({tag_s,r_addr_s[9:6]}),
        .S({way0_n_41,way0_n_42,way0_n_43,way0_n_44}),
        .SR(SR),
        .WEA(way2_n_52),
        .WEBWE(w_en_w0),
        .cache_reg(r_state_w1),
        .equal0_carry__0({p_1_in0[25],p_1_in0[1]}),
        .equal0_carry__0_0({p_0_in0[25],p_0_in0[1]}),
        .instr_type(instr_type),
        .m1_CRRESP(m1_CRRESP[0]),
        .\m_ARADDR_reg_reg[31] ({way0_n_37,way0_n_38,way0_n_39,way0_n_40}),
        .\s_RRESP_reg_reg[2] (m1_CRRESP[1]),
        .state_tag_ram_reg_0(way0_n_27),
        .state_tag_ram_reg_1(way0_n_28),
        .state_tag_ram_reg_10(way2_n_34),
        .state_tag_ram_reg_11(equal1_2),
        .state_tag_ram_reg_12(way2_n_32),
        .state_tag_ram_reg_13(way1_n_37),
        .state_tag_ram_reg_14(way2_n_51),
        .state_tag_ram_reg_2(way0_n_30),
        .state_tag_ram_reg_3(way0_n_32),
        .state_tag_ram_reg_4({way0_n_33,way0_n_34,way0_n_35,way0_n_36}),
        .state_tag_ram_reg_5(way3_n_57),
        .state_tag_ram_reg_6(way3_n_36),
        .state_tag_ram_reg_7(way3_n_35),
        .state_tag_ram_reg_8(ACSNOOP_reg),
        .state_tag_ram_reg_9(way1_n_38),
        .w_addr(w_addr[9:6]));
  state_tag_ram_13 way1
       (.\ACADDR_reg_reg[31] ({way1_n_51,way1_n_52,way1_n_53,way1_n_54}),
        .ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .CO(equal1),
        .DIADI(next_state_s),
        .DIBDI({next_state,tag}),
        .DOADO(r_state_w1_s),
        .DOBDO({r_state_w1,way1_n_6,way1_n_7,way1_n_8,way1_n_9,way1_n_10,way1_n_11,way1_n_12,way1_n_13,way1_n_14,way1_n_15,way1_n_16,way1_n_17,way1_n_18,way1_n_19,way1_n_20,way1_n_21,way1_n_22,way1_n_23,way1_n_24,way1_n_25,way1_n_26,way1_n_27}),
        .Q({tag_s,r_addr_s[9:6]}),
        .S({way1_n_39,way1_n_40,way1_n_41,way1_n_42}),
        .SR(SR),
        .WEA(way1_n_55),
        .WEBWE(w_en_w3),
        .equal1_carry__0(p_0_in0[25]),
        .equal1_carry__0_0(p_1_in0[25]),
        .instr_type(instr_type),
        .instr_type_reg(way1_n_36),
        .\m_ARADDR_reg_reg[31] ({way1_n_43,way1_n_44,way1_n_45,way1_n_46}),
        .plrut_ram_reg_0_15_0_0_i_1_0(r_PLRUt[1:0]),
        .plrut_ram_reg_0_15_0_0_i_1_1(way3_n_30),
        .\r_plrut_reg[0] (way3_n_32),
        .\r_plrut_reg[0]_0 (way2_n_30),
        .\r_plrut_reg[1] (w_en_w2),
        .\r_plrut_reg[2] (way3_n_31),
        .\r_plrut_reg[2]_0 (plrut_ram_n_1),
        .state_tag_ram_reg_0(way1_n_29),
        .state_tag_ram_reg_1(way1_n_33),
        .state_tag_ram_reg_10(equal1_2),
        .state_tag_ram_reg_11(snoop_controller_n_8),
        .state_tag_ram_reg_12(way3_n_40),
        .state_tag_ram_reg_13(way0_n_49),
        .state_tag_ram_reg_2(way1_n_34),
        .state_tag_ram_reg_3(way1_n_37),
        .state_tag_ram_reg_4(way1_n_38),
        .state_tag_ram_reg_5({way1_n_47,way1_n_48,way1_n_49,way1_n_50}),
        .state_tag_ram_reg_6(cache_controller_n_47),
        .state_tag_ram_reg_7(way0_n_28),
        .state_tag_ram_reg_8(plrut_ram_n_0),
        .state_tag_ram_reg_9(equal0),
        .state_tag_ram_reg_i_41(way0_n_32),
        .state_tag_ram_reg_i_47_0(w_addr[4]),
        .w_addr(w_addr[9:5]),
        .w_plrut({w_PLRUt[2],w_PLRUt[0]}));
  state_tag_ram_14 way2
       (.\ACADDR_reg_reg[31] ({way2_n_47,way2_n_48,way2_n_49,way2_n_50}),
        .ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .D(wb_addr),
        .DIADI(next_state_s),
        .DIBDI({next_state[2:1],tag}),
        .DOADO(r_state_w3_s),
        .DOBDO({r_state_w3,way3_n_6,way3_n_7,way3_n_8,way3_n_9,way3_n_10,way3_n_11,way3_n_12,way3_n_13,way3_n_14,way3_n_15,way3_n_16,way3_n_17,way3_n_18,way3_n_19,way3_n_20,way3_n_21,way3_n_22,way3_n_23,way3_n_24,way3_n_25,way3_n_26,way3_n_27}),
        .Q({tag_s,r_addr_s[9:6]}),
        .SR(SR),
        .WEA(way2_n_52),
        .WEBWE(w_en_w0),
        .cache_reg(way3_n_32),
        .cache_reg_0(way0_n_27),
        .cache_reg_1(r_PLRUt[1]),
        .cache_reg_2(equal2),
        .equal2_carry__0(p_0_in0[25]),
        .equal2_carry__0_0(p_1_in0[25]),
        .instr_type(instr_type),
        .instr_type_reg(next_state[0]),
        .\m_ARADDR_reg_reg[31] ({way2_n_39,way2_n_40,way2_n_41,way2_n_42}),
        .\m_AWDOMAIN_reg_reg[0] (way2_n_29),
        .\m_AWDOMAIN_reg_reg[1] (way2_n_28),
        .\r_plrut_reg[1] (w_addr[5]),
        .s0_RREADY(s0_RREADY),
        .\state[2]_i_2 (cache_controller_n_53),
        .\state[2]_i_2_0 (way3_n_30),
        .\state_reg[0] (way2_n_3),
        .\state_reg[1] (way1_n_36),
        .\state_reg[1]_0 (m_AWDOMAIN_reg),
        .state_tag_ram_reg_0(way2_n_4),
        .state_tag_ram_reg_1(way2_n_5),
        .state_tag_ram_reg_10(w_en_w2),
        .state_tag_ram_reg_11(way1_n_34),
        .state_tag_ram_reg_12(\s_RRESP_reg_reg[3] [3]),
        .state_tag_ram_reg_13(way1_n_29),
        .state_tag_ram_reg_14(cache_controller_n_47),
        .state_tag_ram_reg_15({r_state_w0,way0_n_3,way0_n_4,way0_n_5,way0_n_6,way0_n_7,way0_n_8,way0_n_9,way0_n_10,way0_n_11,way0_n_12,way0_n_13,way0_n_14,way0_n_15,way0_n_16,way0_n_17,way0_n_18,way0_n_19,way0_n_20,way0_n_21,way0_n_22,way0_n_23,way0_n_24}),
        .state_tag_ram_reg_16({r_state_w1,way1_n_6,way1_n_7,way1_n_8,way1_n_9,way1_n_10,way1_n_11,way1_n_12,way1_n_13,way1_n_14,way1_n_15,way1_n_16,way1_n_17,way1_n_18,way1_n_19,way1_n_20,way1_n_21,way1_n_22,way1_n_23,way1_n_24,way1_n_25,way1_n_26,way1_n_27}),
        .state_tag_ram_reg_17(equal2_1),
        .state_tag_ram_reg_18(snoop_controller_n_8),
        .state_tag_ram_reg_19(way0_n_49),
        .state_tag_ram_reg_2(way2_n_30),
        .state_tag_ram_reg_20(way0_n_32),
        .state_tag_ram_reg_3(way2_n_31),
        .state_tag_ram_reg_4(way2_n_32),
        .state_tag_ram_reg_5(way2_n_33),
        .state_tag_ram_reg_6(way2_n_34),
        .state_tag_ram_reg_7({way2_n_35,way2_n_36,way2_n_37,way2_n_38}),
        .state_tag_ram_reg_8({way2_n_43,way2_n_44,way2_n_45,way2_n_46}),
        .state_tag_ram_reg_9(way2_n_51),
        .state_tag_ram_reg_i_37(way1_n_37),
        .state_tag_ram_reg_i_37_0(way3_n_40),
        .state_tag_ram_reg_i_41(equal3_0),
        .w_addr(w_addr[9:6]));
  state_tag_ram_15 way3
       (.\ACADDR_reg_reg[31] ({way3_n_53,way3_n_54,way3_n_55,way3_n_56}),
        .ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .\ACSNOOP_reg_reg[0] (way3_n_57),
        .\ACSNOOP_reg_reg[1] (way3_n_37),
        .\ACSNOOP_reg_reg[3] (way3_n_36),
        .ADDRBWRADDR(r_addr_s[5:4]),
        .DIADI(next_state_s[2]),
        .DIBDI({next_state,tag[20:0]}),
        .DOADO(r_state_w3_s),
        .DOBDO({r_state_w3,way3_n_6,way3_n_7,way3_n_8,way3_n_9,way3_n_10,way3_n_11,way3_n_12,way3_n_13,way3_n_14,way3_n_15,way3_n_16,way3_n_17,way3_n_18,way3_n_19,way3_n_20,way3_n_21,way3_n_22,way3_n_23,way3_n_24,way3_n_25,way3_n_26,way3_n_27}),
        .Q({tag_s,r_addr_s[9:6]}),
        .SR(SR),
        .WEA(way1_n_55),
        .WEBWE(w_en_w3),
        .cache_reg(equal3),
        .cache_reg_0(equal3_0),
        .cache_reg_1(way1_n_38),
        .cache_reg_2(way2_n_33),
        .instr_type(instr_type),
        .m1_CRRESP(m1_CRRESP[1]),
        .m1_CRVALID(m1_CRVALID),
        .\m_ARADDR_reg_reg[31] ({way3_n_45,way3_n_46,way3_n_47,way3_n_48}),
        .\m_AWADDR_reg_reg[31] (tag[21]),
        .plrut_ram_reg_0_15_0_0_i_4(way0_n_27),
        .plrut_ram_reg_0_15_0_0_i_4_0(way2_n_31),
        .plrut_ram_reg_0_15_2_2_i_1(way2_n_30),
        .plrut_ram_reg_0_15_2_2_i_1_0(r_PLRUt[2]),
        .state_tag_ram_reg_0(way3_n_30),
        .state_tag_ram_reg_1(way3_n_31),
        .state_tag_ram_reg_10(way0_n_30),
        .state_tag_ram_reg_11(way1_n_37),
        .state_tag_ram_reg_12(p_1_in0[25]),
        .state_tag_ram_reg_13(p_0_in0[25]),
        .state_tag_ram_reg_2(way3_n_32),
        .state_tag_ram_reg_3(way3_n_33),
        .state_tag_ram_reg_4(way3_n_35),
        .state_tag_ram_reg_5(way3_n_40),
        .state_tag_ram_reg_6({way3_n_41,way3_n_42,way3_n_43,way3_n_44}),
        .state_tag_ram_reg_7({way3_n_49,way3_n_50,way3_n_51,way3_n_52}),
        .state_tag_ram_reg_8(next_state_s[1:0]),
        .state_tag_ram_reg_9(ACSNOOP_reg),
        .w_addr(w_addr[9:6]));
endmodule

(* ORIG_REF_NAME = "single_core_cache" *) 
module single_core_cache_0
   (SR,
    DOADO,
    CDDATA,
    m1_BID_OBUF,
    m1_RID_OBUF,
    D,
    fetch_done,
    s1_RREADY,
    s1_AWLEN,
    s1_BREADY,
    s1_WLAST,
    E,
    m1_CACHE_HIT_OBUF,
    instr_type_reg_0,
    s1_ARDOMAIN,
    \state_reg[1] ,
    s1_ARID,
    Q,
    m0_CRVALID,
    m0_CDLAST,
    m0_CDVALID,
    m0_ACREADY,
    m0_CRRESP,
    m1_RRESP_OBUF,
    m1_RVALID_OBUF,
    m1_ARREADY_OBUF,
    m1_CACHE_BUSY_OBUF,
    m1_BRESP_OBUF,
    m1_BVALID_OBUF,
    m1_AWREADY_OBUF,
    s1_AWVALID,
    \s_AWADDR_reg_reg[18]_0 ,
    \s_AWADDR_reg_reg[31]_0 ,
    s_BREADY_OBUF,
    r_next_state,
    r_next_state28_out,
    s_RREADY_OBUF,
    s_WVALID_OBUF,
    \state_reg[3] ,
    \state_reg[2] ,
    \state_reg[3]_0 ,
    \state_reg[0] ,
    \FSM_sequential_r_state_reg[0] ,
    ACLK_IBUF_BUFG,
    m1_AWID_IBUF,
    m1_ARID_IBUF,
    ARESETn_IBUF,
    fetch_done_reg,
    state_tag_ram_reg,
    s1_RVALID,
    cache_reg,
    \s_RRESP_reg_reg[3] ,
    DOBDO,
    m1_CDREADY,
    s_RDATA_IBUF,
    cache_reg_0,
    m1_AWVALID_IBUF,
    state_reg,
    s_AWREADY_IBUF,
    m1_ARVALID_IBUF,
    m1_WVALID_IBUF,
    s_BVALID_IBUF,
    s_BRESP_IBUF,
    m0_CDREADY,
    m0_CRREADY,
    m0_ACVALID,
    s1_ARREADY,
    m1_RREADY_IBUF,
    m1_BREADY_IBUF,
    s_WREADY_IBUF,
    \FSM_sequential_r_state_reg[2] ,
    s_WVALID,
    s0_BREADY,
    s0_RREADY,
    make_unique__0,
    m1_wgrnt_r,
    r0_RREADY,
    s0_WVALID,
    o_AWREADY1__1,
    i_AWVALID0,
    \state_reg[3]_1 ,
    \m_ARADDR_reg_reg[31]_0 ,
    \m_AWADDR_reg_reg[31]_0 ,
    \ACADDR_reg_reg[31]_0 ,
    \s_RRESP_reg_reg[0] ,
    \m_AWCACHE_reg_reg[3]_0 ,
    \m_AWDOMAIN_reg_reg[1]_0 ,
    \m_ARCACHE_reg_reg[3]_0 ,
    \m_ARDOMAIN_reg_reg[1]_0 ,
    \ACSNOOP_reg_reg[3]_0 ,
    \m_WDATA_reg_reg[31]_0 ,
    \word_cnt_reg[0] );
  output [0:0]SR;
  output [31:0]DOADO;
  output [31:0]CDDATA;
  output [0:0]m1_BID_OBUF;
  output [0:0]m1_RID_OBUF;
  output [25:0]D;
  output fetch_done;
  output s1_RREADY;
  output [0:0]s1_AWLEN;
  output s1_BREADY;
  output s1_WLAST;
  output [0:0]E;
  output m1_CACHE_HIT_OBUF;
  output [3:0]instr_type_reg_0;
  output [0:0]s1_ARDOMAIN;
  output [0:0]\state_reg[1] ;
  output s1_ARID;
  output [2:0]Q;
  output m0_CRVALID;
  output m0_CDLAST;
  output m0_CDVALID;
  output m0_ACREADY;
  output [1:0]m0_CRRESP;
  output [0:0]m1_RRESP_OBUF;
  output m1_RVALID_OBUF;
  output m1_ARREADY_OBUF;
  output m1_CACHE_BUSY_OBUF;
  output [0:0]m1_BRESP_OBUF;
  output m1_BVALID_OBUF;
  output m1_AWREADY_OBUF;
  output s1_AWVALID;
  output \s_AWADDR_reg_reg[18]_0 ;
  output [21:0]\s_AWADDR_reg_reg[31]_0 ;
  output s_BREADY_OBUF;
  output [0:0]r_next_state;
  output r_next_state28_out;
  output s_RREADY_OBUF;
  output s_WVALID_OBUF;
  output \state_reg[3] ;
  output \state_reg[2] ;
  output \state_reg[3]_0 ;
  output \state_reg[0] ;
  output [0:0]\FSM_sequential_r_state_reg[0] ;
  input ACLK_IBUF_BUFG;
  input [0:0]m1_AWID_IBUF;
  input [0:0]m1_ARID_IBUF;
  input ARESETn_IBUF;
  input fetch_done_reg;
  input state_tag_ram_reg;
  input s1_RVALID;
  input cache_reg;
  input [3:0]\s_RRESP_reg_reg[3] ;
  input [31:0]DOBDO;
  input m1_CDREADY;
  input [31:0]s_RDATA_IBUF;
  input cache_reg_0;
  input m1_AWVALID_IBUF;
  input state_reg;
  input s_AWREADY_IBUF;
  input m1_ARVALID_IBUF;
  input m1_WVALID_IBUF;
  input s_BVALID_IBUF;
  input [1:0]s_BRESP_IBUF;
  input m0_CDREADY;
  input m0_CRREADY;
  input m0_ACVALID;
  input s1_ARREADY;
  input m1_RREADY_IBUF;
  input m1_BREADY_IBUF;
  input s_WREADY_IBUF;
  input [2:0]\FSM_sequential_r_state_reg[2] ;
  input s_WVALID;
  input s0_BREADY;
  input s0_RREADY;
  input make_unique__0;
  input m1_wgrnt_r;
  input r0_RREADY;
  input s0_WVALID;
  input o_AWREADY1__1;
  input i_AWVALID0;
  input [0:0]\state_reg[3]_1 ;
  input [29:0]\m_ARADDR_reg_reg[31]_0 ;
  input [29:0]\m_AWADDR_reg_reg[31]_0 ;
  input [25:0]\ACADDR_reg_reg[31]_0 ;
  input [0:0]\s_RRESP_reg_reg[0] ;
  input [3:0]\m_AWCACHE_reg_reg[3]_0 ;
  input [1:0]\m_AWDOMAIN_reg_reg[1]_0 ;
  input [3:0]\m_ARCACHE_reg_reg[3]_0 ;
  input [1:0]\m_ARDOMAIN_reg_reg[1]_0 ;
  input [3:0]\ACSNOOP_reg_reg[3]_0 ;
  input [31:0]\m_WDATA_reg_reg[31]_0 ;
  input [0:0]\word_cnt_reg[0] ;

  wire [25:0]\ACADDR_reg_reg[31]_0 ;
  wire ACLK_IBUF_BUFG;
  wire [3:0]ACSNOOP_reg;
  wire [3:0]\ACSNOOP_reg_reg[3]_0 ;
  wire ARESETn_IBUF;
  wire \AWSNOOP_reg[0]_i_3__0_n_0 ;
  wire \AWSNOOP_reg[0]_i_4__0_n_0 ;
  wire \AWSNOOP_reg[0]_i_5__0_n_0 ;
  wire [31:0]CDDATA;
  wire [25:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_r_state_reg[0] ;
  wire [2:0]\FSM_sequential_r_state_reg[2] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire bus_in_reg_en;
  wire cache_controller_n_2;
  wire cache_controller_n_54;
  wire cache_controller_n_66;
  wire cache_controller_n_70;
  wire cache_controller_n_84;
  wire cache_reg;
  wire cache_reg_0;
  wire cpu_m_aw_in_reg_en;
  wire equal0;
  wire equal0_3;
  wire equal1;
  wire equal1_2;
  wire equal2;
  wire equal2_1;
  wire equal3;
  wire equal3_0;
  wire fetch_done;
  wire fetch_done_reg;
  wire i_AWVALID0;
  wire instr_type;
  wire [3:0]instr_type_reg_0;
  wire m0_ACREADY;
  wire m0_ACVALID;
  wire m0_CDLAST;
  wire m0_CDREADY;
  wire m0_CDVALID;
  wire m0_CRREADY;
  wire [1:0]m0_CRRESP;
  wire m0_CRVALID;
  wire [0:0]m1_ARID_IBUF;
  wire m1_ARREADY_OBUF;
  wire m1_ARVALID_IBUF;
  wire [0:0]m1_AWID_IBUF;
  wire m1_AWREADY_OBUF;
  wire m1_AWVALID_IBUF;
  wire [0:0]m1_BID_OBUF;
  wire m1_BREADY_IBUF;
  wire [0:0]m1_BRESP_OBUF;
  wire m1_BVALID_OBUF;
  wire m1_CACHE_BUSY_OBUF;
  wire m1_CACHE_HIT_OBUF;
  wire m1_CDREADY;
  wire [0:0]m1_RID_OBUF;
  wire m1_RREADY_IBUF;
  wire [0:0]m1_RRESP_OBUF;
  wire m1_RVALID_OBUF;
  wire m1_WVALID_IBUF;
  wire m1_wgrnt_r;
  wire [5:2]m_ARADDR_reg;
  wire [29:0]\m_ARADDR_reg_reg[31]_0 ;
  wire [3:0]m_ARCACHE_reg;
  wire [3:0]\m_ARCACHE_reg_reg[3]_0 ;
  wire [1:0]m_ARDOMAIN_reg;
  wire \m_ARDOMAIN_reg[1]_i_3__0_n_0 ;
  wire \m_ARDOMAIN_reg[1]_i_4__0_n_0 ;
  wire [1:0]\m_ARDOMAIN_reg_reg[1]_0 ;
  wire [5:2]m_AWADDR_reg;
  wire [29:0]\m_AWADDR_reg_reg[31]_0 ;
  wire [3:0]m_AWCACHE_reg;
  wire [3:0]\m_AWCACHE_reg_reg[3]_0 ;
  wire [1:0]m_AWDOMAIN_reg;
  wire [1:0]\m_AWDOMAIN_reg_reg[1]_0 ;
  wire [31:0]m_WDATA_reg;
  wire [31:0]\m_WDATA_reg_reg[31]_0 ;
  wire make_unique__0;
  wire mem_s_ar_out_reg_en;
  wire [2:0]next_state;
  wire [2:0]next_state_s;
  wire o_AWREADY1__1;
  wire [25:0]p_0_in0;
  wire [25:0]p_1_in0;
  wire plrut_ram_n_0;
  wire plrut_ram_n_1;
  wire r0_RREADY;
  wire [2:0]r_PLRUt;
  wire [9:0]r_addr_s;
  wire [0:0]r_next_state;
  wire r_next_state28_out;
  wire [2:0]r_state_w0;
  wire [2:0]r_state_w1;
  wire [2:0]r_state_w1_s;
  wire [2:0]r_state_w3;
  wire [2:0]r_state_w3_s;
  wire s0_BREADY;
  wire s0_RREADY;
  wire s0_WVALID;
  wire [0:0]s1_ARDOMAIN;
  wire s1_ARID;
  wire s1_ARREADY;
  wire [0:0]s1_AWLEN;
  wire s1_AWVALID;
  wire s1_BREADY;
  wire s1_RREADY;
  wire s1_RVALID;
  wire s1_WLAST;
  wire \s_AWADDR_reg_reg[18]_0 ;
  wire [21:0]\s_AWADDR_reg_reg[31]_0 ;
  wire s_AWREADY_IBUF;
  wire s_BREADY_OBUF;
  wire [1:0]s_BRESP_IBUF;
  wire s_BVALID_IBUF;
  wire [31:0]s_RDATA_IBUF;
  wire s_RREADY_OBUF;
  wire [0:0]\s_RRESP_reg_reg[0] ;
  wire [3:0]\s_RRESP_reg_reg[3] ;
  wire s_WREADY_IBUF;
  wire s_WVALID;
  wire s_WVALID_OBUF;
  wire snoop_controller_n_0;
  wire snoop_controller_n_8;
  wire state_reg;
  wire \state_reg[0] ;
  wire [0:0]\state_reg[1] ;
  wire \state_reg[2] ;
  wire \state_reg[3] ;
  wire \state_reg[3]_0 ;
  wire [0:0]\state_reg[3]_1 ;
  wire state_tag_ram_reg;
  wire [21:0]tag;
  wire [21:0]tag_s;
  wire [2:0]w_PLRUt;
  wire [9:0]w_addr;
  wire [31:0]w_data;
  wire w_en;
  wire w_en_w0;
  wire w_en_w2;
  wire w_en_w3;
  wire way0_n_10;
  wire way0_n_11;
  wire way0_n_12;
  wire way0_n_13;
  wire way0_n_14;
  wire way0_n_15;
  wire way0_n_16;
  wire way0_n_17;
  wire way0_n_18;
  wire way0_n_19;
  wire way0_n_20;
  wire way0_n_21;
  wire way0_n_22;
  wire way0_n_23;
  wire way0_n_24;
  wire way0_n_27;
  wire way0_n_28;
  wire way0_n_3;
  wire way0_n_30;
  wire way0_n_31;
  wire way0_n_32;
  wire way0_n_33;
  wire way0_n_34;
  wire way0_n_35;
  wire way0_n_36;
  wire way0_n_37;
  wire way0_n_38;
  wire way0_n_39;
  wire way0_n_4;
  wire way0_n_40;
  wire way0_n_41;
  wire way0_n_42;
  wire way0_n_43;
  wire way0_n_44;
  wire way0_n_45;
  wire way0_n_46;
  wire way0_n_47;
  wire way0_n_48;
  wire way0_n_49;
  wire way0_n_5;
  wire way0_n_6;
  wire way0_n_7;
  wire way0_n_8;
  wire way0_n_9;
  wire way1_n_10;
  wire way1_n_11;
  wire way1_n_12;
  wire way1_n_13;
  wire way1_n_14;
  wire way1_n_15;
  wire way1_n_16;
  wire way1_n_17;
  wire way1_n_18;
  wire way1_n_19;
  wire way1_n_20;
  wire way1_n_21;
  wire way1_n_22;
  wire way1_n_23;
  wire way1_n_24;
  wire way1_n_25;
  wire way1_n_26;
  wire way1_n_27;
  wire way1_n_29;
  wire way1_n_33;
  wire way1_n_34;
  wire way1_n_36;
  wire way1_n_37;
  wire way1_n_38;
  wire way1_n_39;
  wire way1_n_40;
  wire way1_n_41;
  wire way1_n_42;
  wire way1_n_43;
  wire way1_n_44;
  wire way1_n_45;
  wire way1_n_46;
  wire way1_n_47;
  wire way1_n_48;
  wire way1_n_49;
  wire way1_n_50;
  wire way1_n_51;
  wire way1_n_52;
  wire way1_n_53;
  wire way1_n_54;
  wire way1_n_55;
  wire way1_n_6;
  wire way1_n_7;
  wire way1_n_8;
  wire way1_n_9;
  wire way2_n_28;
  wire way2_n_29;
  wire way2_n_3;
  wire way2_n_30;
  wire way2_n_31;
  wire way2_n_32;
  wire way2_n_33;
  wire way2_n_34;
  wire way2_n_35;
  wire way2_n_36;
  wire way2_n_37;
  wire way2_n_38;
  wire way2_n_39;
  wire way2_n_4;
  wire way2_n_40;
  wire way2_n_41;
  wire way2_n_42;
  wire way2_n_43;
  wire way2_n_44;
  wire way2_n_45;
  wire way2_n_46;
  wire way2_n_47;
  wire way2_n_48;
  wire way2_n_49;
  wire way2_n_5;
  wire way2_n_50;
  wire way2_n_51;
  wire way2_n_52;
  wire way3_n_10;
  wire way3_n_11;
  wire way3_n_12;
  wire way3_n_13;
  wire way3_n_14;
  wire way3_n_15;
  wire way3_n_16;
  wire way3_n_17;
  wire way3_n_18;
  wire way3_n_19;
  wire way3_n_20;
  wire way3_n_21;
  wire way3_n_22;
  wire way3_n_23;
  wire way3_n_24;
  wire way3_n_25;
  wire way3_n_26;
  wire way3_n_27;
  wire way3_n_30;
  wire way3_n_31;
  wire way3_n_32;
  wire way3_n_33;
  wire way3_n_35;
  wire way3_n_36;
  wire way3_n_37;
  wire way3_n_40;
  wire way3_n_41;
  wire way3_n_42;
  wire way3_n_43;
  wire way3_n_44;
  wire way3_n_45;
  wire way3_n_46;
  wire way3_n_47;
  wire way3_n_48;
  wire way3_n_49;
  wire way3_n_50;
  wire way3_n_51;
  wire way3_n_52;
  wire way3_n_53;
  wire way3_n_54;
  wire way3_n_55;
  wire way3_n_56;
  wire way3_n_57;
  wire way3_n_6;
  wire way3_n_7;
  wire way3_n_8;
  wire way3_n_9;
  wire [31:10]wb_addr;
  wire [0:0]\word_cnt_reg[0] ;

  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [4]),
        .Q(tag_s[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [5]),
        .Q(tag_s[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [6]),
        .Q(tag_s[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [7]),
        .Q(tag_s[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [8]),
        .Q(tag_s[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [9]),
        .Q(tag_s[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [10]),
        .Q(tag_s[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [11]),
        .Q(tag_s[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [12]),
        .Q(tag_s[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [13]),
        .Q(tag_s[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [14]),
        .Q(tag_s[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [15]),
        .Q(tag_s[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [16]),
        .Q(tag_s[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [17]),
        .Q(tag_s[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [18]),
        .Q(tag_s[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [19]),
        .Q(tag_s[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [20]),
        .Q(tag_s[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [21]),
        .Q(tag_s[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [22]),
        .Q(tag_s[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [23]),
        .Q(tag_s[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [24]),
        .Q(tag_s[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [25]),
        .Q(tag_s[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [0]),
        .Q(r_addr_s[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [1]),
        .Q(r_addr_s[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [2]),
        .Q(r_addr_s[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACADDR_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACADDR_reg_reg[31]_0 [3]),
        .Q(r_addr_s[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACSNOOP_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACSNOOP_reg_reg[3]_0 [0]),
        .Q(ACSNOOP_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACSNOOP_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACSNOOP_reg_reg[3]_0 [1]),
        .Q(ACSNOOP_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACSNOOP_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACSNOOP_reg_reg[3]_0 [2]),
        .Q(ACSNOOP_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ACSNOOP_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(bus_in_reg_en),
        .D(\ACSNOOP_reg_reg[3]_0 [3]),
        .Q(ACSNOOP_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \AWSNOOP_reg[0]_i_2__0 
       (.I0(\AWSNOOP_reg[0]_i_3__0_n_0 ),
        .I1(\AWSNOOP_reg[0]_i_4__0_n_0 ),
        .I2(\AWSNOOP_reg[0]_i_5__0_n_0 ),
        .I3(\s_AWADDR_reg_reg[31]_0 [8]),
        .I4(\s_AWADDR_reg_reg[31]_0 [16]),
        .I5(\s_AWADDR_reg_reg[31]_0 [19]),
        .O(\s_AWADDR_reg_reg[18]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \AWSNOOP_reg[0]_i_3__0 
       (.I0(\s_AWADDR_reg_reg[31]_0 [12]),
        .I1(\s_AWADDR_reg_reg[31]_0 [13]),
        .I2(\s_AWADDR_reg_reg[31]_0 [14]),
        .I3(\s_AWADDR_reg_reg[31]_0 [15]),
        .O(\AWSNOOP_reg[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \AWSNOOP_reg[0]_i_4__0 
       (.I0(\s_AWADDR_reg_reg[31]_0 [18]),
        .I1(\s_AWADDR_reg_reg[31]_0 [21]),
        .I2(\s_AWADDR_reg_reg[31]_0 [11]),
        .I3(\s_AWADDR_reg_reg[31]_0 [20]),
        .O(\AWSNOOP_reg[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \AWSNOOP_reg[0]_i_5__0 
       (.I0(\s_AWADDR_reg_reg[31]_0 [9]),
        .I1(\s_AWADDR_reg_reg[31]_0 [10]),
        .I2(\s_AWADDR_reg_reg[31]_0 [7]),
        .I3(\s_AWADDR_reg_reg[31]_0 [17]),
        .O(\AWSNOOP_reg[0]_i_5__0_n_0 ));
  cache_controller cache_controller
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .ADDRARDADDR(w_addr[3:0]),
        .ARESETn_IBUF(ARESETn_IBUF),
        .D({D[24],D[21:20],D[17:16],D[14:13]}),
        .DIADI(w_data),
        .DIBDI({next_state[2:1],tag[20:12]}),
        .DOBDO(DOBDO),
        .E(mem_s_ar_out_reg_en),
        .I42(cache_controller_n_70),
        .Q(m_WDATA_reg),
        .SR(SR),
        .WEA(w_en),
        .cache_reg(cache_reg),
        .cache_reg_0(cache_reg_0),
        .fetch_done_reg_0(fetch_done),
        .fetch_done_reg_1(fetch_done_reg),
        .fetch_done_reg_2(way2_n_3),
        .i_AWVALID0(i_AWVALID0),
        .instr_type(instr_type),
        .instr_type_reg(instr_type_reg_0),
        .m1_ARREADY_OBUF(m1_ARREADY_OBUF),
        .m1_ARVALID_IBUF(m1_ARVALID_IBUF),
        .m1_AWREADY_OBUF(m1_AWREADY_OBUF),
        .m1_AWVALID_IBUF(m1_AWVALID_IBUF),
        .m1_BREADY_IBUF(m1_BREADY_IBUF),
        .m1_BRESP_OBUF(m1_BRESP_OBUF),
        .m1_BVALID_OBUF(m1_BVALID_OBUF),
        .m1_CACHE_BUSY_OBUF(m1_CACHE_BUSY_OBUF),
        .m1_CACHE_HIT_OBUF(m1_CACHE_HIT_OBUF),
        .m1_CDREADY(m1_CDREADY),
        .m1_RID_OBUF(m1_RID_OBUF),
        .m1_RREADY_IBUF(m1_RREADY_IBUF),
        .m1_RRESP_OBUF(m1_RRESP_OBUF),
        .m1_RVALID_OBUF(m1_RVALID_OBUF),
        .m1_WVALID_IBUF(m1_WVALID_IBUF),
        .m1_wgrnt_r(m1_wgrnt_r),
        .\m_ARDOMAIN_reg_reg[1] (\m_ARDOMAIN_reg[1]_i_3__0_n_0 ),
        .o_AWREADY1__1(o_AWREADY1__1),
        .r0_RREADY(r0_RREADY),
        .s0_BREADY(s0_BREADY),
        .s0_WVALID(s0_WVALID),
        .s1_ARID(s1_ARID),
        .s1_ARREADY(s1_ARREADY),
        .s1_AWLEN(s1_AWLEN),
        .s1_AWVALID(s1_AWVALID),
        .s1_BREADY(s1_BREADY),
        .s1_RREADY(s1_RREADY),
        .s1_RVALID(s1_RVALID),
        .s1_WLAST(s1_WLAST),
        .\s_ARADDR_reg_reg[20] (s1_ARDOMAIN),
        .s_AWREADY_IBUF(s_AWREADY_IBUF),
        .s_BREADY_OBUF(s_BREADY_OBUF),
        .s_BRESP_IBUF(s_BRESP_IBUF),
        .s_BVALID_IBUF(s_BVALID_IBUF),
        .s_RDATA_IBUF(s_RDATA_IBUF),
        .s_RREADY_OBUF(s_RREADY_OBUF),
        .\s_RRESP_reg[3]_i_11__0_0 (m_ARDOMAIN_reg),
        .\s_RRESP_reg[3]_i_11__0_1 (m_ARCACHE_reg),
        .\s_RRESP_reg_reg[0]_0 (\s_RRESP_reg_reg[0] ),
        .\s_RRESP_reg_reg[3]_0 (\s_RRESP_reg_reg[3] ),
        .s_WREADY_IBUF(s_WREADY_IBUF),
        .s_WVALID(s_WVALID),
        .s_WVALID_OBUF(s_WVALID_OBUF),
        .\state[0]_i_2__0_0 (m_AWDOMAIN_reg),
        .\state[0]_i_2__0_1 (m_AWCACHE_reg),
        .state_reg(state_reg),
        .\state_reg[0]_0 (cache_controller_n_2),
        .\state_reg[0]_1 (cache_controller_n_54),
        .\state_reg[0]_2 (E),
        .\state_reg[0]_3 (\state_reg[0] ),
        .\state_reg[0]_4 (cache_controller_n_84),
        .\state_reg[0]_5 (way2_n_29),
        .\state_reg[1]_0 (\state_reg[1] ),
        .\state_reg[1]_1 (way2_n_28),
        .\state_reg[2]_0 (cache_controller_n_66),
        .\state_reg[2]_1 (\state_reg[2] ),
        .\state_reg[3]_0 (cpu_m_aw_in_reg_en),
        .\state_reg[3]_1 (\state_reg[3] ),
        .\state_reg[3]_2 (\state_reg[3]_0 ),
        .\state_reg[3]_3 (\state_reg[3]_1 ),
        .state_tag_ram_reg(state_tag_ram_reg),
        .state_tag_ram_reg_0(way1_n_34),
        .state_tag_ram_reg_1(way2_n_4),
        .state_tag_ram_reg_2(way2_n_5),
        .state_tag_ram_reg_3({p_1_in0[24:16],m_AWADDR_reg}),
        .state_tag_ram_reg_4({p_0_in0[24:16],m_ARADDR_reg}),
        .\word_cnt_reg[0]_0 (\word_cnt_reg[0] ));
  data_ram cache_data_ram
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .ADDRBWRADDR({r_addr_s[9:4],snoop_controller_n_0,r_addr_s[2:0]}),
        .CDDATA(CDDATA),
        .DIADI(w_data),
        .DOADO(DOADO),
        .SR(SR),
        .WEA(w_en),
        .w_addr(w_addr));
  checker_port1 checker_cpu_port
       (.CO(equal1),
        .Q(p_1_in0[15:4]),
        .S({way1_n_39,way1_n_40,way1_n_41,way1_n_42}),
        .cache_reg_i_46__0({way3_n_45,way3_n_46,way3_n_47,way3_n_48}),
        .cache_reg_i_47__0({way2_n_39,way2_n_40,way2_n_41,way2_n_42}),
        .equal0_carry__0_0({way0_n_33,way0_n_34,way0_n_35,way0_n_36}),
        .equal2_carry__0_0({way2_n_35,way2_n_36,way2_n_37,way2_n_38}),
        .equal3_carry__0_0({way3_n_41,way3_n_42,way3_n_43,way3_n_44}),
        .instr_type(instr_type),
        .m1_CACHE_HIT_OBUF_inst_i_2({way1_n_43,way1_n_44,way1_n_45,way1_n_46}),
        .m1_CACHE_HIT_OBUF_inst_i_2_0({way0_n_37,way0_n_38,way0_n_39,way0_n_40}),
        .\m_ARADDR_reg_reg[31] (equal2),
        .\m_ARADDR_reg_reg[31]_0 (equal3),
        .\m_ARADDR_reg_reg[31]_1 (equal0),
        .state_tag_ram_reg(p_0_in0[15:4]),
        .tag(tag[11:0]));
  checker_port2 checker_other_cache_port
       (.\ACADDR_reg_reg[31] (equal1_2),
        .\ACADDR_reg_reg[31]_0 (equal2_1),
        .\ACADDR_reg_reg[31]_1 (equal3_0),
        .CO(equal0_3),
        .S({way0_n_41,way0_n_42,way0_n_43,way0_n_44}),
        .cache_reg({way3_n_53,way3_n_54,way3_n_55,way3_n_56}),
        .equal1_carry__0_0({way1_n_47,way1_n_48,way1_n_49,way1_n_50}),
        .equal2_carry__0_0({way2_n_43,way2_n_44,way2_n_45,way2_n_46}),
        .equal3_carry__0_0({way3_n_49,way3_n_50,way3_n_51,way3_n_52}),
        .state_tag_ram_reg_i_48__0({way0_n_45,way0_n_46,way0_n_47,way0_n_48}),
        .state_tag_ram_reg_i_54__0({way1_n_51,way1_n_52,way1_n_53,way1_n_54}),
        .state_tag_ram_reg_i_55__0({way2_n_47,way2_n_48,way2_n_49,way2_n_50}));
  FDRE #(
    .INIT(1'b0)) 
    instr_type_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(cache_controller_n_66),
        .Q(instr_type),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [8]),
        .Q(p_0_in0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [9]),
        .Q(p_0_in0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [10]),
        .Q(p_0_in0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [11]),
        .Q(p_0_in0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [12]),
        .Q(p_0_in0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [13]),
        .Q(p_0_in0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [14]),
        .Q(p_0_in0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [15]),
        .Q(p_0_in0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [16]),
        .Q(p_0_in0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [17]),
        .Q(p_0_in0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [18]),
        .Q(p_0_in0[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [19]),
        .Q(p_0_in0[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [20]),
        .Q(p_0_in0[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [21]),
        .Q(p_0_in0[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [22]),
        .Q(p_0_in0[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [23]),
        .Q(p_0_in0[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [24]),
        .Q(p_0_in0[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [25]),
        .Q(p_0_in0[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [26]),
        .Q(p_0_in0[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [27]),
        .Q(p_0_in0[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [0]),
        .Q(m_ARADDR_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [28]),
        .Q(p_0_in0[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [29]),
        .Q(p_0_in0[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [1]),
        .Q(m_ARADDR_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[4] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [2]),
        .Q(m_ARADDR_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[5] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [3]),
        .Q(m_ARADDR_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [4]),
        .Q(p_0_in0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [5]),
        .Q(p_0_in0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [6]),
        .Q(p_0_in0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARADDR_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARADDR_reg_reg[31]_0 [7]),
        .Q(p_0_in0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARCACHE_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARCACHE_reg_reg[3]_0 [0]),
        .Q(m_ARCACHE_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARCACHE_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARCACHE_reg_reg[3]_0 [1]),
        .Q(m_ARCACHE_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARCACHE_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARCACHE_reg_reg[3]_0 [2]),
        .Q(m_ARCACHE_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARCACHE_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARCACHE_reg_reg[3]_0 [3]),
        .Q(m_ARCACHE_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \m_ARDOMAIN_reg[1]_i_3__0 
       (.I0(D[23]),
        .I1(D[18]),
        .I2(D[12]),
        .I3(D[11]),
        .I4(\m_ARDOMAIN_reg[1]_i_4__0_n_0 ),
        .O(\m_ARDOMAIN_reg[1]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m_ARDOMAIN_reg[1]_i_4__0 
       (.I0(D[15]),
        .I1(D[22]),
        .I2(D[19]),
        .I3(D[25]),
        .O(\m_ARDOMAIN_reg[1]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARDOMAIN_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARDOMAIN_reg_reg[1]_0 [0]),
        .Q(m_ARDOMAIN_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_ARDOMAIN_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(\m_ARDOMAIN_reg_reg[1]_0 [1]),
        .Q(m_ARDOMAIN_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    m_ARID_reg_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(cache_controller_n_84),
        .D(m1_ARID_IBUF),
        .Q(m1_RID_OBUF),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [8]),
        .Q(p_1_in0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [9]),
        .Q(p_1_in0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [10]),
        .Q(p_1_in0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [11]),
        .Q(p_1_in0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [12]),
        .Q(p_1_in0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [13]),
        .Q(p_1_in0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [14]),
        .Q(p_1_in0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [15]),
        .Q(p_1_in0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [16]),
        .Q(p_1_in0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [17]),
        .Q(p_1_in0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [18]),
        .Q(p_1_in0[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [19]),
        .Q(p_1_in0[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [20]),
        .Q(p_1_in0[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [21]),
        .Q(p_1_in0[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [22]),
        .Q(p_1_in0[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [23]),
        .Q(p_1_in0[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [24]),
        .Q(p_1_in0[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [25]),
        .Q(p_1_in0[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [26]),
        .Q(p_1_in0[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [27]),
        .Q(p_1_in0[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [0]),
        .Q(m_AWADDR_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [28]),
        .Q(p_1_in0[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [29]),
        .Q(p_1_in0[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [1]),
        .Q(m_AWADDR_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[4] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [2]),
        .Q(m_AWADDR_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[5] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [3]),
        .Q(m_AWADDR_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [4]),
        .Q(p_1_in0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [5]),
        .Q(p_1_in0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [6]),
        .Q(p_1_in0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWADDR_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWADDR_reg_reg[31]_0 [7]),
        .Q(p_1_in0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWCACHE_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWCACHE_reg_reg[3]_0 [0]),
        .Q(m_AWCACHE_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWCACHE_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWCACHE_reg_reg[3]_0 [1]),
        .Q(m_AWCACHE_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWCACHE_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWCACHE_reg_reg[3]_0 [2]),
        .Q(m_AWCACHE_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWCACHE_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWCACHE_reg_reg[3]_0 [3]),
        .Q(m_AWCACHE_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWDOMAIN_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWDOMAIN_reg_reg[1]_0 [0]),
        .Q(m_AWDOMAIN_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_AWDOMAIN_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(\m_AWDOMAIN_reg_reg[1]_0 [1]),
        .Q(m_AWDOMAIN_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    m_AWID_reg_reg
       (.C(ACLK_IBUF_BUFG),
        .CE(cpu_m_aw_in_reg_en),
        .D(m1_AWID_IBUF),
        .Q(m1_BID_OBUF),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [0]),
        .Q(m_WDATA_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [10]),
        .Q(m_WDATA_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [11]),
        .Q(m_WDATA_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [12]),
        .Q(m_WDATA_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [13]),
        .Q(m_WDATA_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [14]),
        .Q(m_WDATA_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [15]),
        .Q(m_WDATA_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [16]),
        .Q(m_WDATA_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [17]),
        .Q(m_WDATA_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [18]),
        .Q(m_WDATA_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [19]),
        .Q(m_WDATA_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [1]),
        .Q(m_WDATA_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [20]),
        .Q(m_WDATA_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [21]),
        .Q(m_WDATA_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [22]),
        .Q(m_WDATA_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [23]),
        .Q(m_WDATA_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [24]),
        .Q(m_WDATA_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [25]),
        .Q(m_WDATA_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [26]),
        .Q(m_WDATA_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [27]),
        .Q(m_WDATA_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [28]),
        .Q(m_WDATA_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [29]),
        .Q(m_WDATA_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [2]),
        .Q(m_WDATA_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [30]),
        .Q(m_WDATA_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [31]),
        .Q(m_WDATA_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [3]),
        .Q(m_WDATA_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[4] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [4]),
        .Q(m_WDATA_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[5] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [5]),
        .Q(m_WDATA_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [6]),
        .Q(m_WDATA_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [7]),
        .Q(m_WDATA_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [8]),
        .Q(m_WDATA_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_WDATA_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(E),
        .D(\m_WDATA_reg_reg[31]_0 [9]),
        .Q(m_WDATA_reg[9]),
        .R(SR));
  plrut_ram plrut_ram
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .I42(cache_controller_n_70),
        .Q(r_PLRUt),
        .SR(SR),
        .instr_type(instr_type),
        .plrut_ram_reg_0_15_2_2_i_1__0(way3_n_33),
        .plrut_ram_reg_0_15_2_2_i_1__0_0(way2_n_31),
        .plrut_ram_reg_0_15_2_2_i_1__0_1(way0_n_27),
        .\r_plrut_reg[0]_0 (plrut_ram_n_0),
        .\r_plrut_reg[2]_0 (plrut_ram_n_1),
        .state_tag_ram_reg(p_1_in0[3:0]),
        .state_tag_ram_reg_0(p_0_in0[3:0]),
        .state_tag_ram_reg_i_45__0(way1_n_33),
        .state_tag_ram_reg_i_45__0_0(way0_n_28),
        .w_addr(w_addr[9:6]),
        .w_plrut({w_PLRUt[2],w_addr[5],w_PLRUt[0]}));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[0]),
        .Q(D[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[1]),
        .Q(D[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[2]),
        .Q(D[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[3]),
        .Q(D[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[4]),
        .Q(D[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[5]),
        .Q(D[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[6]),
        .Q(D[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[7]),
        .Q(D[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[8]),
        .Q(D[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[9]),
        .Q(D[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[10]),
        .Q(D[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[11]),
        .Q(D[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[12]),
        .Q(D[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[13]),
        .Q(D[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[14]),
        .Q(D[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[15]),
        .Q(D[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[16]),
        .Q(D[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[17]),
        .Q(D[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[18]),
        .Q(D[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[19]),
        .Q(D[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[20]),
        .Q(D[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_ARADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(tag[21]),
        .Q(D[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[10] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[10]),
        .Q(\s_AWADDR_reg_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[11] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[11]),
        .Q(\s_AWADDR_reg_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[12] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[12]),
        .Q(\s_AWADDR_reg_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[13] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[13]),
        .Q(\s_AWADDR_reg_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[14] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[14]),
        .Q(\s_AWADDR_reg_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[15] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[15]),
        .Q(\s_AWADDR_reg_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[16] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[16]),
        .Q(\s_AWADDR_reg_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[17] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[17]),
        .Q(\s_AWADDR_reg_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[18] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[18]),
        .Q(\s_AWADDR_reg_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[19] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[19]),
        .Q(\s_AWADDR_reg_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[20] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[20]),
        .Q(\s_AWADDR_reg_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[21] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[21]),
        .Q(\s_AWADDR_reg_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[22] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[22]),
        .Q(\s_AWADDR_reg_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[23] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[23]),
        .Q(\s_AWADDR_reg_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[24] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[24]),
        .Q(\s_AWADDR_reg_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[25] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[25]),
        .Q(\s_AWADDR_reg_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[26] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[26]),
        .Q(\s_AWADDR_reg_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[27] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[27]),
        .Q(\s_AWADDR_reg_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[28] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[28]),
        .Q(\s_AWADDR_reg_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[29] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[29]),
        .Q(\s_AWADDR_reg_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[30] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[30]),
        .Q(\s_AWADDR_reg_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[31] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(wb_addr[31]),
        .Q(\s_AWADDR_reg_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[6] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(w_addr[6]),
        .Q(D[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[7] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(w_addr[7]),
        .Q(D[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[8] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(w_addr[8]),
        .Q(D[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_AWADDR_reg_reg[9] 
       (.C(ACLK_IBUF_BUFG),
        .CE(mem_s_ar_out_reg_en),
        .D(w_addr[9]),
        .Q(D[3]),
        .R(SR));
  snoop_controller snoop_controller
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .ADDRBWRADDR({snoop_controller_n_0,r_addr_s[2:0]}),
        .ARESETn_IBUF(ARESETn_IBUF),
        .E(bus_in_reg_en),
        .\FSM_sequential_r_state_reg[0] (\FSM_sequential_r_state_reg[0] ),
        .\FSM_sequential_r_state_reg[2] (\FSM_sequential_r_state_reg[2] ),
        .\FSM_sequential_state_reg[2]_0 (snoop_controller_n_8),
        .\FSM_sequential_state_reg[2]_1 (m0_CDVALID),
        .\FSM_sequential_state_reg[2]_2 (way3_n_37),
        .Q(Q),
        .SR(SR),
        .m0_ACREADY(m0_ACREADY),
        .m0_ACVALID(m0_ACVALID),
        .m0_CDLAST(m0_CDLAST),
        .m0_CDREADY(m0_CDREADY),
        .m0_CRREADY(m0_CRREADY),
        .m0_CRRESP(m0_CRRESP[1]),
        .m0_CRVALID(m0_CRVALID),
        .make_unique__0(make_unique__0),
        .r_next_state(r_next_state),
        .r_next_state28_out(r_next_state28_out),
        .s0_RREADY(s0_RREADY),
        .state_tag_ram_reg(way0_n_31),
        .state_tag_ram_reg_0(way3_n_35));
  state_tag_ram way0
       (.\ACADDR_reg_reg[31] ({way0_n_45,way0_n_46,way0_n_47,way0_n_48}),
        .\ACADDR_reg_reg[6] (way0_n_49),
        .ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .\ACSNOOP_reg_reg[2] (way0_n_31),
        .\ACSNOOP_reg_reg[3] (next_state_s[1:0]),
        .CO(equal0_3),
        .DIADI(next_state_s[2]),
        .DIBDI({next_state,tag}),
        .DOADO(r_state_w1_s),
        .DOBDO({r_state_w0,way0_n_3,way0_n_4,way0_n_5,way0_n_6,way0_n_7,way0_n_8,way0_n_9,way0_n_10,way0_n_11,way0_n_12,way0_n_13,way0_n_14,way0_n_15,way0_n_16,way0_n_17,way0_n_18,way0_n_19,way0_n_20,way0_n_21,way0_n_22,way0_n_23,way0_n_24}),
        .Q({tag_s,r_addr_s[9:6]}),
        .S({way0_n_41,way0_n_42,way0_n_43,way0_n_44}),
        .SR(SR),
        .WEA(way2_n_52),
        .WEBWE(w_en_w0),
        .cache_reg(r_state_w1),
        .equal0_carry__0({p_1_in0[25],p_1_in0[1]}),
        .equal0_carry__0_0({p_0_in0[25],p_0_in0[1]}),
        .instr_type(instr_type),
        .m0_CRRESP(m0_CRRESP[0]),
        .\m_ARADDR_reg_reg[31] ({way0_n_37,way0_n_38,way0_n_39,way0_n_40}),
        .\s_RRESP_reg_reg[2] (m0_CRRESP[1]),
        .state_tag_ram_reg_0(way0_n_27),
        .state_tag_ram_reg_1(way0_n_28),
        .state_tag_ram_reg_10(way2_n_34),
        .state_tag_ram_reg_11(equal1_2),
        .state_tag_ram_reg_12(way2_n_32),
        .state_tag_ram_reg_13(way1_n_37),
        .state_tag_ram_reg_14(way2_n_51),
        .state_tag_ram_reg_2(way0_n_30),
        .state_tag_ram_reg_3(way0_n_32),
        .state_tag_ram_reg_4({way0_n_33,way0_n_34,way0_n_35,way0_n_36}),
        .state_tag_ram_reg_5(way3_n_57),
        .state_tag_ram_reg_6(way3_n_36),
        .state_tag_ram_reg_7(way3_n_35),
        .state_tag_ram_reg_8(ACSNOOP_reg),
        .state_tag_ram_reg_9(way1_n_38),
        .w_addr(w_addr[9:6]));
  state_tag_ram_3 way1
       (.\ACADDR_reg_reg[31] ({way1_n_51,way1_n_52,way1_n_53,way1_n_54}),
        .ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .CO(equal1),
        .DIADI(next_state_s),
        .DIBDI({next_state,tag}),
        .DOADO(r_state_w1_s),
        .DOBDO({r_state_w1,way1_n_6,way1_n_7,way1_n_8,way1_n_9,way1_n_10,way1_n_11,way1_n_12,way1_n_13,way1_n_14,way1_n_15,way1_n_16,way1_n_17,way1_n_18,way1_n_19,way1_n_20,way1_n_21,way1_n_22,way1_n_23,way1_n_24,way1_n_25,way1_n_26,way1_n_27}),
        .Q({tag_s,r_addr_s[9:6]}),
        .S({way1_n_39,way1_n_40,way1_n_41,way1_n_42}),
        .SR(SR),
        .WEA(way1_n_55),
        .WEBWE(w_en_w3),
        .equal1_carry__0(p_0_in0[25]),
        .equal1_carry__0_0(p_1_in0[25]),
        .instr_type(instr_type),
        .instr_type_reg(way1_n_36),
        .\m_ARADDR_reg_reg[31] ({way1_n_43,way1_n_44,way1_n_45,way1_n_46}),
        .plrut_ram_reg_0_15_0_0_i_1__0_0(r_PLRUt[1:0]),
        .plrut_ram_reg_0_15_0_0_i_1__0_1(way3_n_30),
        .\r_plrut_reg[0] (way3_n_32),
        .\r_plrut_reg[0]_0 (way2_n_30),
        .\r_plrut_reg[1] (w_en_w2),
        .\r_plrut_reg[2] (way3_n_31),
        .\r_plrut_reg[2]_0 (plrut_ram_n_1),
        .state_tag_ram_reg_0(way1_n_29),
        .state_tag_ram_reg_1(way1_n_33),
        .state_tag_ram_reg_10(equal1_2),
        .state_tag_ram_reg_11(snoop_controller_n_8),
        .state_tag_ram_reg_12(way3_n_40),
        .state_tag_ram_reg_13(way0_n_49),
        .state_tag_ram_reg_2(way1_n_34),
        .state_tag_ram_reg_3(way1_n_37),
        .state_tag_ram_reg_4(way1_n_38),
        .state_tag_ram_reg_5({way1_n_47,way1_n_48,way1_n_49,way1_n_50}),
        .state_tag_ram_reg_6(cache_controller_n_2),
        .state_tag_ram_reg_7(way0_n_28),
        .state_tag_ram_reg_8(plrut_ram_n_0),
        .state_tag_ram_reg_9(equal0),
        .state_tag_ram_reg_i_40__0(way0_n_32),
        .state_tag_ram_reg_i_45__0_0(w_addr[4]),
        .w_addr(w_addr[9:5]),
        .w_plrut({w_PLRUt[2],w_PLRUt[0]}));
  state_tag_ram_4 way2
       (.\ACADDR_reg_reg[31] ({way2_n_47,way2_n_48,way2_n_49,way2_n_50}),
        .ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .D(wb_addr),
        .DIADI(next_state_s),
        .DIBDI({next_state[2:1],tag}),
        .DOADO(r_state_w3_s),
        .DOBDO({r_state_w3,way3_n_6,way3_n_7,way3_n_8,way3_n_9,way3_n_10,way3_n_11,way3_n_12,way3_n_13,way3_n_14,way3_n_15,way3_n_16,way3_n_17,way3_n_18,way3_n_19,way3_n_20,way3_n_21,way3_n_22,way3_n_23,way3_n_24,way3_n_25,way3_n_26,way3_n_27}),
        .Q({tag_s,r_addr_s[9:6]}),
        .SR(SR),
        .WEA(way2_n_52),
        .WEBWE(w_en_w0),
        .cache_reg(way3_n_32),
        .cache_reg_0(way0_n_27),
        .cache_reg_1(r_PLRUt[1]),
        .cache_reg_2(equal2),
        .equal2_carry__0(p_0_in0[25]),
        .equal2_carry__0_0(p_1_in0[25]),
        .instr_type(instr_type),
        .instr_type_reg(next_state[0]),
        .\m_ARADDR_reg_reg[31] ({way2_n_39,way2_n_40,way2_n_41,way2_n_42}),
        .\m_AWDOMAIN_reg_reg[0] (way2_n_29),
        .\m_AWDOMAIN_reg_reg[1] (way2_n_28),
        .\r_plrut_reg[1] (w_addr[5]),
        .s1_RREADY(s1_RREADY),
        .\state[2]_i_2__0 (cache_controller_n_54),
        .\state[2]_i_2__0_0 (way3_n_30),
        .\state_reg[0] (way2_n_3),
        .\state_reg[1] (way1_n_36),
        .\state_reg[1]_0 (m_AWDOMAIN_reg),
        .state_tag_ram_reg_0(way2_n_4),
        .state_tag_ram_reg_1(way2_n_5),
        .state_tag_ram_reg_10(w_en_w2),
        .state_tag_ram_reg_11(way1_n_29),
        .state_tag_ram_reg_12(cache_controller_n_2),
        .state_tag_ram_reg_13(way1_n_34),
        .state_tag_ram_reg_14(\s_RRESP_reg_reg[3] [3]),
        .state_tag_ram_reg_15({r_state_w0,way0_n_3,way0_n_4,way0_n_5,way0_n_6,way0_n_7,way0_n_8,way0_n_9,way0_n_10,way0_n_11,way0_n_12,way0_n_13,way0_n_14,way0_n_15,way0_n_16,way0_n_17,way0_n_18,way0_n_19,way0_n_20,way0_n_21,way0_n_22,way0_n_23,way0_n_24}),
        .state_tag_ram_reg_16({r_state_w1,way1_n_6,way1_n_7,way1_n_8,way1_n_9,way1_n_10,way1_n_11,way1_n_12,way1_n_13,way1_n_14,way1_n_15,way1_n_16,way1_n_17,way1_n_18,way1_n_19,way1_n_20,way1_n_21,way1_n_22,way1_n_23,way1_n_24,way1_n_25,way1_n_26,way1_n_27}),
        .state_tag_ram_reg_17(equal2_1),
        .state_tag_ram_reg_18(snoop_controller_n_8),
        .state_tag_ram_reg_19(way0_n_49),
        .state_tag_ram_reg_2(way2_n_30),
        .state_tag_ram_reg_20(way0_n_32),
        .state_tag_ram_reg_3(way2_n_31),
        .state_tag_ram_reg_4(way2_n_32),
        .state_tag_ram_reg_5(way2_n_33),
        .state_tag_ram_reg_6(way2_n_34),
        .state_tag_ram_reg_7({way2_n_35,way2_n_36,way2_n_37,way2_n_38}),
        .state_tag_ram_reg_8({way2_n_43,way2_n_44,way2_n_45,way2_n_46}),
        .state_tag_ram_reg_9(way2_n_51),
        .state_tag_ram_reg_i_36__0(way1_n_37),
        .state_tag_ram_reg_i_36__0_0(way3_n_40),
        .state_tag_ram_reg_i_40__0(equal3_0),
        .w_addr(w_addr[9:6]));
  state_tag_ram_5 way3
       (.\ACADDR_reg_reg[31] ({way3_n_53,way3_n_54,way3_n_55,way3_n_56}),
        .ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .\ACSNOOP_reg_reg[0] (way3_n_57),
        .\ACSNOOP_reg_reg[1] (way3_n_37),
        .\ACSNOOP_reg_reg[3] (way3_n_36),
        .ADDRBWRADDR(r_addr_s[5:4]),
        .DIADI(next_state_s[2]),
        .DIBDI({next_state,tag[20:0]}),
        .DOADO(r_state_w3_s),
        .DOBDO({r_state_w3,way3_n_6,way3_n_7,way3_n_8,way3_n_9,way3_n_10,way3_n_11,way3_n_12,way3_n_13,way3_n_14,way3_n_15,way3_n_16,way3_n_17,way3_n_18,way3_n_19,way3_n_20,way3_n_21,way3_n_22,way3_n_23,way3_n_24,way3_n_25,way3_n_26,way3_n_27}),
        .Q({tag_s,r_addr_s[9:6]}),
        .SR(SR),
        .WEA(way1_n_55),
        .WEBWE(w_en_w3),
        .cache_reg(equal3),
        .cache_reg_0(equal3_0),
        .cache_reg_1(way1_n_38),
        .cache_reg_2(way2_n_33),
        .instr_type(instr_type),
        .m0_CRRESP(m0_CRRESP[1]),
        .m0_CRVALID(m0_CRVALID),
        .\m_ARADDR_reg_reg[31] ({way3_n_45,way3_n_46,way3_n_47,way3_n_48}),
        .\m_AWADDR_reg_reg[31] (tag[21]),
        .plrut_ram_reg_0_15_0_0_i_4__0(way0_n_27),
        .plrut_ram_reg_0_15_0_0_i_4__0_0(way2_n_31),
        .plrut_ram_reg_0_15_2_2_i_1__0(way2_n_30),
        .plrut_ram_reg_0_15_2_2_i_1__0_0(r_PLRUt[2]),
        .state_tag_ram_reg_0(way3_n_30),
        .state_tag_ram_reg_1(way3_n_31),
        .state_tag_ram_reg_10(way0_n_30),
        .state_tag_ram_reg_11(way1_n_37),
        .state_tag_ram_reg_12(p_1_in0[25]),
        .state_tag_ram_reg_13(p_0_in0[25]),
        .state_tag_ram_reg_2(way3_n_32),
        .state_tag_ram_reg_3(way3_n_33),
        .state_tag_ram_reg_4(way3_n_35),
        .state_tag_ram_reg_5(way3_n_40),
        .state_tag_ram_reg_6({way3_n_41,way3_n_42,way3_n_43,way3_n_44}),
        .state_tag_ram_reg_7({way3_n_49,way3_n_50,way3_n_51,way3_n_52}),
        .state_tag_ram_reg_8(next_state_s[1:0]),
        .state_tag_ram_reg_9(ACSNOOP_reg),
        .w_addr(w_addr[9:6]));
endmodule

module snoop_controller
   (ADDRBWRADDR,
    Q,
    m0_CRVALID,
    \FSM_sequential_state_reg[2]_0 ,
    m0_CDLAST,
    \FSM_sequential_state_reg[2]_1 ,
    m0_ACREADY,
    E,
    r_next_state,
    r_next_state28_out,
    \FSM_sequential_r_state_reg[0] ,
    m0_CDREADY,
    m0_CRREADY,
    \FSM_sequential_state_reg[2]_2 ,
    state_tag_ram_reg,
    state_tag_ram_reg_0,
    m0_ACVALID,
    ARESETn_IBUF,
    \FSM_sequential_r_state_reg[2] ,
    s0_RREADY,
    m0_CRRESP,
    make_unique__0,
    SR,
    ACLK_IBUF_BUFG);
  output [3:0]ADDRBWRADDR;
  output [2:0]Q;
  output m0_CRVALID;
  output \FSM_sequential_state_reg[2]_0 ;
  output m0_CDLAST;
  output \FSM_sequential_state_reg[2]_1 ;
  output m0_ACREADY;
  output [0:0]E;
  output [0:0]r_next_state;
  output r_next_state28_out;
  output [0:0]\FSM_sequential_r_state_reg[0] ;
  input m0_CDREADY;
  input m0_CRREADY;
  input \FSM_sequential_state_reg[2]_2 ;
  input state_tag_ram_reg;
  input state_tag_ram_reg_0;
  input m0_ACVALID;
  input ARESETn_IBUF;
  input [2:0]\FSM_sequential_r_state_reg[2] ;
  input s0_RREADY;
  input [0:0]m0_CRRESP;
  input make_unique__0;
  input [0:0]SR;
  input ACLK_IBUF_BUFG;

  wire ACLK_IBUF_BUFG;
  wire [3:0]ADDRBWRADDR;
  wire ARESETn_IBUF;
  wire [0:0]E;
  wire \FSM_sequential_r_state[2]_i_2_n_0 ;
  wire [0:0]\FSM_sequential_r_state_reg[0] ;
  wire [2:0]\FSM_sequential_r_state_reg[2] ;
  wire \FSM_sequential_state[2]_i_2__0_n_0 ;
  wire \FSM_sequential_state[2]_i_3__0_n_0 ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \FSM_sequential_state_reg[2]_2 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire m0_ACREADY;
  wire m0_ACVALID;
  wire m0_CDLAST;
  wire m0_CDREADY;
  wire m0_CRREADY;
  wire [0:0]m0_CRRESP;
  wire m0_CRVALID;
  wire make_unique__0;
  wire [2:0]next_state__0;
  wire [0:0]r_next_state;
  wire r_next_state28_out;
  wire s0_RREADY;
  wire \sent_word_cnt[0]_i_1__0_n_0 ;
  wire \sent_word_cnt[1]_i_1__0_n_0 ;
  wire \sent_word_cnt[2]_i_1__0_n_0 ;
  wire \sent_word_cnt[3]_i_1__0_n_0 ;
  wire \sent_word_cnt[3]_i_3__0_n_0 ;
  wire \sent_word_cnt[3]_i_4__0_n_0 ;
  wire [3:0]sent_word_cnt_reg;
  wire state_tag_ram_reg;
  wire state_tag_ram_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ACADDR_reg[31]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_r_state[0]_i_3__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(m0_CRVALID));
  LUT6 #(
    .INIT(64'h003A003AF0000000)) 
    \FSM_sequential_r_state[2]_i_1 
       (.I0(\FSM_sequential_r_state[2]_i_2_n_0 ),
        .I1(r_next_state28_out),
        .I2(\FSM_sequential_r_state_reg[2] [0]),
        .I3(\FSM_sequential_r_state_reg[2] [1]),
        .I4(m0_ACREADY),
        .I5(\FSM_sequential_r_state_reg[2] [2]),
        .O(\FSM_sequential_r_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFFFFFFF)) 
    \FSM_sequential_r_state[2]_i_2 
       (.I0(m0_CRRESP),
        .I1(make_unique__0),
        .I2(s0_RREADY),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\FSM_sequential_r_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_r_state[2]_i_3 
       (.I0(s0_RREADY),
        .I1(sent_word_cnt_reg[2]),
        .I2(sent_word_cnt_reg[0]),
        .I3(sent_word_cnt_reg[1]),
        .I4(sent_word_cnt_reg[3]),
        .I5(\FSM_sequential_state_reg[2]_1 ),
        .O(r_next_state28_out));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_r_state[2]_i_4__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(m0_ACREADY));
  LUT6 #(
    .INIT(64'h00000000EEE6BEEE)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\FSM_sequential_r_state_reg[2] [0]),
        .I3(\FSM_sequential_r_state_reg[2] [1]),
        .I4(\FSM_sequential_r_state_reg[2] [2]),
        .I5(Q[2]),
        .O(next_state__0[0]));
  LUT6 #(
    .INIT(64'h00000000FDFF0080)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(Q[0]),
        .I1(\FSM_sequential_r_state_reg[2] [0]),
        .I2(\FSM_sequential_r_state_reg[2] [1]),
        .I3(\FSM_sequential_r_state_reg[2] [2]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(next_state__0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_1__0 
       (.I0(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .O(next_state__0[2]));
  LUT6 #(
    .INIT(64'h002F2F2F2F2F2F2F)) 
    \FSM_sequential_state[2]_i_2__0 
       (.I0(m0_CDREADY),
        .I1(\FSM_sequential_state[2]_i_3__0_n_0 ),
        .I2(Q[2]),
        .I3(m0_CRREADY),
        .I4(m0_CRVALID),
        .I5(\FSM_sequential_state_reg[2]_2 ),
        .O(\FSM_sequential_state[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_state[2]_i_3__0 
       (.I0(sent_word_cnt_reg[3]),
        .I1(sent_word_cnt_reg[1]),
        .I2(sent_word_cnt_reg[0]),
        .I3(sent_word_cnt_reg[2]),
        .O(\FSM_sequential_state[2]_i_3__0_n_0 ));
  (* FSM_ENCODED_STATES = "AC_ADDR:001,HIT_MISS:010,CR_RESP:011,CD_DATA:100,IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(next_state__0[0]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "AC_ADDR:001,HIT_MISS:010,CR_RESP:011,CD_DATA:100,IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(next_state__0[1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "AC_ADDR:001,HIT_MISS:010,CR_RESP:011,CD_DATA:100,IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(next_state__0[2]),
        .Q(Q[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0010101010000000)) 
    cache_reg_i_10__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(sent_word_cnt_reg[1]),
        .I4(sent_word_cnt_reg[0]),
        .I5(sent_word_cnt_reg[2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'h00101000)) 
    cache_reg_i_11__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(sent_word_cnt_reg[0]),
        .I4(sent_word_cnt_reg[1]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'h0010)) 
    cache_reg_i_12__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(sent_word_cnt_reg[0]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h02)) 
    cache_reg_i_54__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_sequential_state_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h7F800000)) 
    cache_reg_i_9__0
       (.I0(sent_word_cnt_reg[2]),
        .I1(sent_word_cnt_reg[0]),
        .I2(sent_word_cnt_reg[1]),
        .I3(sent_word_cnt_reg[3]),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'h00FFAAAAC0C00000)) 
    is_other_miss_i_2
       (.I0(\FSM_sequential_r_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_r_state_reg[2] [1]),
        .I2(m0_ACREADY),
        .I3(r_next_state28_out),
        .I4(\FSM_sequential_r_state_reg[2] [0]),
        .I5(\FSM_sequential_r_state_reg[2] [2]),
        .O(r_next_state));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sent_word_cnt[0]_i_1__0 
       (.I0(sent_word_cnt_reg[0]),
        .O(\sent_word_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sent_word_cnt[1]_i_1__0 
       (.I0(sent_word_cnt_reg[1]),
        .I1(sent_word_cnt_reg[0]),
        .O(\sent_word_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sent_word_cnt[2]_i_1__0 
       (.I0(sent_word_cnt_reg[2]),
        .I1(sent_word_cnt_reg[0]),
        .I2(sent_word_cnt_reg[1]),
        .O(\sent_word_cnt[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5559)) 
    \sent_word_cnt[3]_i_1__0 
       (.I0(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\sent_word_cnt[3]_i_4__0_n_0 ),
        .O(\sent_word_cnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sent_word_cnt[3]_i_3__0 
       (.I0(sent_word_cnt_reg[3]),
        .I1(sent_word_cnt_reg[1]),
        .I2(sent_word_cnt_reg[0]),
        .I3(sent_word_cnt_reg[2]),
        .O(\sent_word_cnt[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00FCFFFF005CFFFF)) 
    \sent_word_cnt[3]_i_4__0 
       (.I0(Q[0]),
        .I1(m0_ACVALID),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(ARESETn_IBUF),
        .I5(m0_CRREADY),
        .O(\sent_word_cnt[3]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sent_word_cnt_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m0_CDREADY),
        .D(\sent_word_cnt[0]_i_1__0_n_0 ),
        .Q(sent_word_cnt_reg[0]),
        .R(\sent_word_cnt[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sent_word_cnt_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m0_CDREADY),
        .D(\sent_word_cnt[1]_i_1__0_n_0 ),
        .Q(sent_word_cnt_reg[1]),
        .R(\sent_word_cnt[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sent_word_cnt_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m0_CDREADY),
        .D(\sent_word_cnt[2]_i_1__0_n_0 ),
        .Q(sent_word_cnt_reg[2]),
        .R(\sent_word_cnt[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sent_word_cnt_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m0_CDREADY),
        .D(\sent_word_cnt[3]_i_3__0_n_0 ),
        .Q(sent_word_cnt_reg[3]),
        .R(\sent_word_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFDFFF)) 
    state_tag_ram_reg_i_47__0
       (.I0(state_tag_ram_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(state_tag_ram_reg_0),
        .I5(m0_CDLAST),
        .O(\FSM_sequential_state_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    state_tag_ram_reg_i_61__0
       (.I0(\FSM_sequential_state_reg[2]_1 ),
        .I1(sent_word_cnt_reg[2]),
        .I2(sent_word_cnt_reg[0]),
        .I3(sent_word_cnt_reg[1]),
        .I4(sent_word_cnt_reg[3]),
        .O(m0_CDLAST));
endmodule

(* ORIG_REF_NAME = "snoop_controller" *) 
module snoop_controller_11
   (ADDRBWRADDR,
    Q,
    m1_CRVALID,
    \FSM_sequential_state_reg[2]_0 ,
    m1_CDLAST,
    \FSM_sequential_state_reg[2]_1 ,
    m1_ACREADY,
    E,
    r_next_state,
    r_next_state28_out,
    \FSM_sequential_r_state_reg[0] ,
    m1_CDREADY,
    m1_CRREADY,
    \FSM_sequential_state_reg[2]_2 ,
    state_tag_ram_reg,
    state_tag_ram_reg_0,
    m1_ACVALID,
    ARESETn_IBUF,
    \FSM_sequential_r_state_reg[2] ,
    s1_RREADY,
    m1_CRRESP,
    make_unique__0,
    SR,
    ACLK_IBUF_BUFG);
  output [3:0]ADDRBWRADDR;
  output [2:0]Q;
  output m1_CRVALID;
  output \FSM_sequential_state_reg[2]_0 ;
  output m1_CDLAST;
  output \FSM_sequential_state_reg[2]_1 ;
  output m1_ACREADY;
  output [0:0]E;
  output [0:0]r_next_state;
  output r_next_state28_out;
  output [0:0]\FSM_sequential_r_state_reg[0] ;
  input m1_CDREADY;
  input m1_CRREADY;
  input \FSM_sequential_state_reg[2]_2 ;
  input state_tag_ram_reg;
  input state_tag_ram_reg_0;
  input m1_ACVALID;
  input ARESETn_IBUF;
  input [2:0]\FSM_sequential_r_state_reg[2] ;
  input s1_RREADY;
  input [0:0]m1_CRRESP;
  input make_unique__0;
  input [0:0]SR;
  input ACLK_IBUF_BUFG;

  wire ACLK_IBUF_BUFG;
  wire [3:0]ADDRBWRADDR;
  wire ARESETn_IBUF;
  wire [0:0]E;
  wire \FSM_sequential_r_state[2]_i_2__0_n_0 ;
  wire [0:0]\FSM_sequential_r_state_reg[0] ;
  wire [2:0]\FSM_sequential_r_state_reg[2] ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \FSM_sequential_state_reg[2]_2 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire m1_ACREADY;
  wire m1_ACVALID;
  wire m1_CDLAST;
  wire m1_CDREADY;
  wire m1_CRREADY;
  wire [0:0]m1_CRRESP;
  wire m1_CRVALID;
  wire make_unique__0;
  wire [2:0]next_state__0;
  wire [0:0]r_next_state;
  wire r_next_state28_out;
  wire s1_RREADY;
  wire \sent_word_cnt[0]_i_1_n_0 ;
  wire \sent_word_cnt[1]_i_1_n_0 ;
  wire \sent_word_cnt[2]_i_1_n_0 ;
  wire \sent_word_cnt[3]_i_1_n_0 ;
  wire \sent_word_cnt[3]_i_3_n_0 ;
  wire \sent_word_cnt[3]_i_4_n_0 ;
  wire [3:0]sent_word_cnt_reg;
  wire state_tag_ram_reg;
  wire state_tag_ram_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ACADDR_reg[31]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_r_state[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(m1_CRVALID));
  LUT6 #(
    .INIT(64'h003A003AF0000000)) 
    \FSM_sequential_r_state[2]_i_1__0 
       (.I0(\FSM_sequential_r_state[2]_i_2__0_n_0 ),
        .I1(r_next_state28_out),
        .I2(\FSM_sequential_r_state_reg[2] [0]),
        .I3(\FSM_sequential_r_state_reg[2] [1]),
        .I4(m1_ACREADY),
        .I5(\FSM_sequential_r_state_reg[2] [2]),
        .O(\FSM_sequential_r_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFFFFFFF)) 
    \FSM_sequential_r_state[2]_i_2__0 
       (.I0(m1_CRRESP),
        .I1(make_unique__0),
        .I2(s1_RREADY),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\FSM_sequential_r_state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_r_state[2]_i_3__0 
       (.I0(s1_RREADY),
        .I1(sent_word_cnt_reg[2]),
        .I2(sent_word_cnt_reg[0]),
        .I3(sent_word_cnt_reg[1]),
        .I4(sent_word_cnt_reg[3]),
        .I5(\FSM_sequential_state_reg[2]_1 ),
        .O(r_next_state28_out));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_r_state[2]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(m1_ACREADY));
  LUT6 #(
    .INIT(64'h00000000EEE6BEEE)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\FSM_sequential_r_state_reg[2] [0]),
        .I3(\FSM_sequential_r_state_reg[2] [1]),
        .I4(\FSM_sequential_r_state_reg[2] [2]),
        .I5(Q[2]),
        .O(next_state__0[0]));
  LUT6 #(
    .INIT(64'h0000FDFF00000080)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(Q[0]),
        .I1(\FSM_sequential_r_state_reg[2] [0]),
        .I2(\FSM_sequential_r_state_reg[2] [1]),
        .I3(\FSM_sequential_r_state_reg[2] [2]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(next_state__0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .O(next_state__0[2]));
  LUT6 #(
    .INIT(64'h002F2F2F2F2F2F2F)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(m1_CDREADY),
        .I1(\FSM_sequential_state[2]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(m1_CRREADY),
        .I4(m1_CRVALID),
        .I5(\FSM_sequential_state_reg[2]_2 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(sent_word_cnt_reg[3]),
        .I1(sent_word_cnt_reg[1]),
        .I2(sent_word_cnt_reg[0]),
        .I3(sent_word_cnt_reg[2]),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "AC_ADDR:001,HIT_MISS:010,CR_RESP:011,CD_DATA:100,IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(next_state__0[0]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "AC_ADDR:001,HIT_MISS:010,CR_RESP:011,CD_DATA:100,IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(next_state__0[1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "AC_ADDR:001,HIT_MISS:010,CR_RESP:011,CD_DATA:100,IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(1'b1),
        .D(next_state__0[2]),
        .Q(Q[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0010101010000000)) 
    cache_reg_i_10
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(sent_word_cnt_reg[1]),
        .I4(sent_word_cnt_reg[0]),
        .I5(sent_word_cnt_reg[2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'h00101000)) 
    cache_reg_i_11
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(sent_word_cnt_reg[0]),
        .I4(sent_word_cnt_reg[1]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'h0010)) 
    cache_reg_i_12
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(sent_word_cnt_reg[0]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h02)) 
    cache_reg_i_54
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_sequential_state_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h7F800000)) 
    cache_reg_i_9
       (.I0(sent_word_cnt_reg[2]),
        .I1(sent_word_cnt_reg[0]),
        .I2(sent_word_cnt_reg[1]),
        .I3(sent_word_cnt_reg[3]),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'h00FFAAAAC0C00000)) 
    is_other_miss_i_2__0
       (.I0(\FSM_sequential_r_state[2]_i_2__0_n_0 ),
        .I1(\FSM_sequential_r_state_reg[2] [1]),
        .I2(m1_ACREADY),
        .I3(r_next_state28_out),
        .I4(\FSM_sequential_r_state_reg[2] [0]),
        .I5(\FSM_sequential_r_state_reg[2] [2]),
        .O(r_next_state));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sent_word_cnt[0]_i_1 
       (.I0(sent_word_cnt_reg[0]),
        .O(\sent_word_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sent_word_cnt[1]_i_1 
       (.I0(sent_word_cnt_reg[1]),
        .I1(sent_word_cnt_reg[0]),
        .O(\sent_word_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sent_word_cnt[2]_i_1 
       (.I0(sent_word_cnt_reg[2]),
        .I1(sent_word_cnt_reg[0]),
        .I2(sent_word_cnt_reg[1]),
        .O(\sent_word_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5559)) 
    \sent_word_cnt[3]_i_1 
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\sent_word_cnt[3]_i_4_n_0 ),
        .O(\sent_word_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sent_word_cnt[3]_i_3 
       (.I0(sent_word_cnt_reg[3]),
        .I1(sent_word_cnt_reg[1]),
        .I2(sent_word_cnt_reg[0]),
        .I3(sent_word_cnt_reg[2]),
        .O(\sent_word_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F0CFFFF050CFFFF)) 
    \sent_word_cnt[3]_i_4 
       (.I0(Q[0]),
        .I1(m1_ACVALID),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ARESETn_IBUF),
        .I5(m1_CRREADY),
        .O(\sent_word_cnt[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sent_word_cnt_reg[0] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m1_CDREADY),
        .D(\sent_word_cnt[0]_i_1_n_0 ),
        .Q(sent_word_cnt_reg[0]),
        .R(\sent_word_cnt[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sent_word_cnt_reg[1] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m1_CDREADY),
        .D(\sent_word_cnt[1]_i_1_n_0 ),
        .Q(sent_word_cnt_reg[1]),
        .R(\sent_word_cnt[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sent_word_cnt_reg[2] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m1_CDREADY),
        .D(\sent_word_cnt[2]_i_1_n_0 ),
        .Q(sent_word_cnt_reg[2]),
        .R(\sent_word_cnt[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sent_word_cnt_reg[3] 
       (.C(ACLK_IBUF_BUFG),
        .CE(m1_CDREADY),
        .D(\sent_word_cnt[3]_i_3_n_0 ),
        .Q(sent_word_cnt_reg[3]),
        .R(\sent_word_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFDFFF)) 
    state_tag_ram_reg_i_49
       (.I0(state_tag_ram_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(state_tag_ram_reg_0),
        .I5(m1_CDLAST),
        .O(\FSM_sequential_state_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    state_tag_ram_reg_i_63
       (.I0(\FSM_sequential_state_reg[2]_1 ),
        .I1(sent_word_cnt_reg[2]),
        .I2(sent_word_cnt_reg[0]),
        .I3(sent_word_cnt_reg[1]),
        .I4(sent_word_cnt_reg[3]),
        .O(m1_CDLAST));
endmodule

module state_tag_ram
   (DOBDO,
    \ACSNOOP_reg_reg[3] ,
    state_tag_ram_reg_0,
    state_tag_ram_reg_1,
    m0_CRRESP,
    state_tag_ram_reg_2,
    \ACSNOOP_reg_reg[2] ,
    state_tag_ram_reg_3,
    state_tag_ram_reg_4,
    \m_ARADDR_reg_reg[31] ,
    S,
    \ACADDR_reg_reg[31] ,
    \ACADDR_reg_reg[6] ,
    ACLK_IBUF_BUFG,
    SR,
    Q,
    w_addr,
    DIADI,
    DIBDI,
    WEA,
    WEBWE,
    cache_reg,
    \s_RRESP_reg_reg[2] ,
    state_tag_ram_reg_5,
    state_tag_ram_reg_6,
    state_tag_ram_reg_7,
    state_tag_ram_reg_8,
    state_tag_ram_reg_9,
    DOADO,
    state_tag_ram_reg_10,
    state_tag_ram_reg_11,
    state_tag_ram_reg_12,
    state_tag_ram_reg_13,
    state_tag_ram_reg_14,
    CO,
    equal0_carry__0,
    instr_type,
    equal0_carry__0_0);
  output [24:0]DOBDO;
  output [1:0]\ACSNOOP_reg_reg[3] ;
  output state_tag_ram_reg_0;
  output state_tag_ram_reg_1;
  output [0:0]m0_CRRESP;
  output state_tag_ram_reg_2;
  output \ACSNOOP_reg_reg[2] ;
  output state_tag_ram_reg_3;
  output [3:0]state_tag_ram_reg_4;
  output [3:0]\m_ARADDR_reg_reg[31] ;
  output [3:0]S;
  output [3:0]\ACADDR_reg_reg[31] ;
  output \ACADDR_reg_reg[6] ;
  input ACLK_IBUF_BUFG;
  input [0:0]SR;
  input [25:0]Q;
  input [3:0]w_addr;
  input [0:0]DIADI;
  input [24:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [2:0]cache_reg;
  input [0:0]\s_RRESP_reg_reg[2] ;
  input state_tag_ram_reg_5;
  input state_tag_ram_reg_6;
  input state_tag_ram_reg_7;
  input [3:0]state_tag_ram_reg_8;
  input state_tag_ram_reg_9;
  input [2:0]DOADO;
  input state_tag_ram_reg_10;
  input [0:0]state_tag_ram_reg_11;
  input state_tag_ram_reg_12;
  input state_tag_ram_reg_13;
  input state_tag_ram_reg_14;
  input [0:0]CO;
  input [1:0]equal0_carry__0;
  input instr_type;
  input [1:0]equal0_carry__0_0;

  wire [3:0]\ACADDR_reg_reg[31] ;
  wire \ACADDR_reg_reg[6] ;
  wire ACLK_IBUF_BUFG;
  wire \ACSNOOP_reg_reg[2] ;
  wire [1:0]\ACSNOOP_reg_reg[3] ;
  wire [0:0]CO;
  wire [0:0]DIADI;
  wire [24:0]DIBDI;
  wire [2:0]DOADO;
  wire [24:0]DOBDO;
  wire [25:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [2:0]cache_reg;
  wire [1:0]equal0_carry__0;
  wire [1:0]equal0_carry__0_0;
  wire instr_type;
  wire [0:0]m0_CRRESP;
  wire [3:0]\m_ARADDR_reg_reg[31] ;
  wire [2:0]r_state_w0_s;
  wire [0:0]\s_RRESP_reg_reg[2] ;
  wire state_tag_ram_reg_0;
  wire state_tag_ram_reg_1;
  wire state_tag_ram_reg_10;
  wire [0:0]state_tag_ram_reg_11;
  wire state_tag_ram_reg_12;
  wire state_tag_ram_reg_13;
  wire state_tag_ram_reg_14;
  wire state_tag_ram_reg_2;
  wire state_tag_ram_reg_3;
  wire [3:0]state_tag_ram_reg_4;
  wire state_tag_ram_reg_5;
  wire state_tag_ram_reg_6;
  wire state_tag_ram_reg_7;
  wire [3:0]state_tag_ram_reg_8;
  wire state_tag_ram_reg_9;
  wire state_tag_ram_reg_i_37__0_n_0;
  wire state_tag_ram_reg_i_40__0_n_0;
  wire state_tag_ram_reg_i_53__0_n_0;
  wire state_tag_ram_reg_i_54__0_n_0;
  wire state_tag_ram_reg_i_62__0_n_0;
  wire state_tag_ram_reg_n_14;
  wire state_tag_ram_reg_n_15;
  wire state_tag_ram_reg_n_16;
  wire state_tag_ram_reg_n_17;
  wire state_tag_ram_reg_n_18;
  wire state_tag_ram_reg_n_19;
  wire state_tag_ram_reg_n_20;
  wire state_tag_ram_reg_n_21;
  wire state_tag_ram_reg_n_22;
  wire state_tag_ram_reg_n_23;
  wire state_tag_ram_reg_n_24;
  wire state_tag_ram_reg_n_25;
  wire state_tag_ram_reg_n_26;
  wire state_tag_ram_reg_n_27;
  wire state_tag_ram_reg_n_28;
  wire state_tag_ram_reg_n_29;
  wire state_tag_ram_reg_n_30;
  wire state_tag_ram_reg_n_31;
  wire state_tag_ram_reg_n_32;
  wire state_tag_ram_reg_n_33;
  wire state_tag_ram_reg_n_34;
  wire state_tag_ram_reg_n_35;
  wire [3:0]w_addr;
  wire NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_state_tag_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_SBITERR_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOADO_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    cache_reg_i_48__0
       (.I0(DOBDO[23]),
        .I1(DOBDO[24]),
        .I2(DOBDO[22]),
        .I3(cache_reg[0]),
        .I4(cache_reg[2]),
        .I5(cache_reg[1]),
        .O(state_tag_ram_reg_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    equal0_carry__0_i_1__0
       (.I0(equal0_carry__0_0[1]),
        .I1(instr_type),
        .I2(equal0_carry__0[1]),
        .I3(DOBDO[21]),
        .O(\m_ARADDR_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    equal0_carry__0_i_1__2
       (.I0(Q[25]),
        .I1(state_tag_ram_reg_n_14),
        .O(\ACADDR_reg_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry__0_i_2__1
       (.I0(DOBDO[20]),
        .I1(DIBDI[20]),
        .I2(DOBDO[18]),
        .I3(DIBDI[18]),
        .I4(DIBDI[19]),
        .I5(DOBDO[19]),
        .O(\m_ARADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry__0_i_2__2
       (.I0(state_tag_ram_reg_n_15),
        .I1(Q[24]),
        .I2(state_tag_ram_reg_n_16),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(state_tag_ram_reg_n_17),
        .O(\ACADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry__0_i_3__1
       (.I0(DOBDO[17]),
        .I1(DIBDI[17]),
        .I2(DOBDO[15]),
        .I3(DIBDI[15]),
        .I4(DIBDI[16]),
        .I5(DOBDO[16]),
        .O(\m_ARADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry__0_i_3__2
       (.I0(state_tag_ram_reg_n_18),
        .I1(Q[21]),
        .I2(state_tag_ram_reg_n_20),
        .I3(Q[19]),
        .I4(Q[20]),
        .I5(state_tag_ram_reg_n_19),
        .O(\ACADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry__0_i_4__1
       (.I0(DOBDO[14]),
        .I1(DIBDI[14]),
        .I2(DOBDO[12]),
        .I3(DIBDI[12]),
        .I4(DIBDI[13]),
        .I5(DOBDO[13]),
        .O(\m_ARADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry__0_i_4__2
       (.I0(state_tag_ram_reg_n_21),
        .I1(Q[18]),
        .I2(state_tag_ram_reg_n_22),
        .I3(Q[17]),
        .I4(Q[16]),
        .I5(state_tag_ram_reg_n_23),
        .O(\ACADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_1__1
       (.I0(DOBDO[11]),
        .I1(DIBDI[11]),
        .I2(DOBDO[9]),
        .I3(DIBDI[9]),
        .I4(DIBDI[10]),
        .I5(DOBDO[10]),
        .O(state_tag_ram_reg_4[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_1__2
       (.I0(state_tag_ram_reg_n_24),
        .I1(Q[15]),
        .I2(state_tag_ram_reg_n_25),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(state_tag_ram_reg_n_26),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_2__1
       (.I0(DOBDO[8]),
        .I1(DIBDI[8]),
        .I2(DOBDO[6]),
        .I3(DIBDI[6]),
        .I4(DIBDI[7]),
        .I5(DOBDO[7]),
        .O(state_tag_ram_reg_4[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_2__2
       (.I0(state_tag_ram_reg_n_27),
        .I1(Q[12]),
        .I2(state_tag_ram_reg_n_28),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(state_tag_ram_reg_n_29),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_3__1
       (.I0(DOBDO[5]),
        .I1(DIBDI[5]),
        .I2(DOBDO[3]),
        .I3(DIBDI[3]),
        .I4(DIBDI[4]),
        .I5(DOBDO[4]),
        .O(state_tag_ram_reg_4[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_3__2
       (.I0(state_tag_ram_reg_n_30),
        .I1(Q[9]),
        .I2(state_tag_ram_reg_n_31),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(state_tag_ram_reg_n_32),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_4__1
       (.I0(DOBDO[2]),
        .I1(DIBDI[2]),
        .I2(DOBDO[0]),
        .I3(DIBDI[0]),
        .I4(DIBDI[1]),
        .I5(DOBDO[1]),
        .O(state_tag_ram_reg_4[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_4__2
       (.I0(state_tag_ram_reg_n_33),
        .I1(Q[6]),
        .I2(state_tag_ram_reg_n_35),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(state_tag_ram_reg_n_34),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h04)) 
    m1_CACHE_HIT_OBUF_inst_i_3
       (.I0(DOBDO[22]),
        .I1(DOBDO[24]),
        .I2(DOBDO[23]),
        .O(state_tag_ram_reg_1));
  LUT4 #(
    .INIT(16'hD000)) 
    \s_RRESP_reg[2]_i_2__0 
       (.I0(state_tag_ram_reg_i_40__0_n_0),
        .I1(state_tag_ram_reg_i_37__0_n_0),
        .I2(state_tag_ram_reg_2),
        .I3(\s_RRESP_reg_reg[2] ),
        .O(m0_CRRESP));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "400" *) 
  (* RTL_RAM_NAME = "way0/state_tag_ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_01(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    state_tag_ram_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w_addr,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ACLK_IBUF_BUFG),
        .CLKBWRCLK(ACLK_IBUF_BUFG),
        .DBITERR(NLW_state_tag_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,\ACSNOOP_reg_reg[3] ,Q[25:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_state_tag_ram_reg_DOADO_UNCONNECTED[31:25],r_state_w0_s,state_tag_ram_reg_n_14,state_tag_ram_reg_n_15,state_tag_ram_reg_n_16,state_tag_ram_reg_n_17,state_tag_ram_reg_n_18,state_tag_ram_reg_n_19,state_tag_ram_reg_n_20,state_tag_ram_reg_n_21,state_tag_ram_reg_n_22,state_tag_ram_reg_n_23,state_tag_ram_reg_n_24,state_tag_ram_reg_n_25,state_tag_ram_reg_n_26,state_tag_ram_reg_n_27,state_tag_ram_reg_n_28,state_tag_ram_reg_n_29,state_tag_ram_reg_n_30,state_tag_ram_reg_n_31,state_tag_ram_reg_n_32,state_tag_ram_reg_n_33,state_tag_ram_reg_n_34,state_tag_ram_reg_n_35}),
        .DOBDO({NLW_state_tag_ram_reg_DOBDO_UNCONNECTED[31:25],DOBDO}),
        .DOPADOP(NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_state_tag_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'h0000000030373737)) 
    state_tag_ram_reg_i_36__0
       (.I0(state_tag_ram_reg_7),
        .I1(r_state_w0_s[2]),
        .I2(state_tag_ram_reg_3),
        .I3(state_tag_ram_reg_9),
        .I4(DOADO[2]),
        .I5(state_tag_ram_reg_10),
        .O(state_tag_ram_reg_2));
  LUT6 #(
    .INIT(64'h0000000033330777)) 
    state_tag_ram_reg_i_37__0
       (.I0(state_tag_ram_reg_7),
        .I1(r_state_w0_s[1]),
        .I2(DOADO[1]),
        .I3(state_tag_ram_reg_11),
        .I4(state_tag_ram_reg_3),
        .I5(state_tag_ram_reg_12),
        .O(state_tag_ram_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'hBB0BBB0BBB0B0000)) 
    state_tag_ram_reg_i_40__0
       (.I0(state_tag_ram_reg_i_53__0_n_0),
        .I1(r_state_w0_s[0]),
        .I2(DOADO[0]),
        .I3(state_tag_ram_reg_i_54__0_n_0),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_14),
        .O(state_tag_ram_reg_i_40__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    state_tag_ram_reg_i_48__0
       (.I0(CO),
        .I1(r_state_w0_s[1]),
        .I2(r_state_w0_s[2]),
        .I3(r_state_w0_s[0]),
        .O(state_tag_ram_reg_3));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    state_tag_ram_reg_i_49__0
       (.I0(Q[0]),
        .I1(w_addr[0]),
        .I2(Q[3]),
        .I3(w_addr[3]),
        .I4(state_tag_ram_reg_i_62__0_n_0),
        .O(\ACADDR_reg_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h000004FF)) 
    state_tag_ram_reg_i_53__0
       (.I0(r_state_w0_s[0]),
        .I1(r_state_w0_s[2]),
        .I2(r_state_w0_s[1]),
        .I3(CO),
        .I4(state_tag_ram_reg_7),
        .O(state_tag_ram_reg_i_53__0_n_0));
  LUT5 #(
    .INIT(32'hFB00FFFF)) 
    state_tag_ram_reg_i_54__0
       (.I0(r_state_w0_s[0]),
        .I1(r_state_w0_s[2]),
        .I2(r_state_w0_s[1]),
        .I3(CO),
        .I4(state_tag_ram_reg_11),
        .O(state_tag_ram_reg_i_54__0_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    state_tag_ram_reg_i_60
       (.I0(state_tag_ram_reg_8[2]),
        .I1(state_tag_ram_reg_8[0]),
        .I2(state_tag_ram_reg_8[3]),
        .I3(state_tag_ram_reg_8[1]),
        .O(\ACSNOOP_reg_reg[2] ));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    state_tag_ram_reg_i_62__0
       (.I0(equal0_carry__0[0]),
        .I1(instr_type),
        .I2(equal0_carry__0_0[0]),
        .I3(Q[1]),
        .I4(w_addr[2]),
        .I5(Q[2]),
        .O(state_tag_ram_reg_i_62__0_n_0));
  LUT6 #(
    .INIT(64'h5445555555555555)) 
    state_tag_ram_reg_i_6__0
       (.I0(state_tag_ram_reg_i_37__0_n_0),
        .I1(state_tag_ram_reg_7),
        .I2(state_tag_ram_reg_8[3]),
        .I3(state_tag_ram_reg_8[1]),
        .I4(state_tag_ram_reg_8[0]),
        .I5(state_tag_ram_reg_8[2]),
        .O(\ACSNOOP_reg_reg[3] [1]));
  LUT5 #(
    .INIT(32'h0002FF0F)) 
    state_tag_ram_reg_i_7__0
       (.I0(state_tag_ram_reg_2),
        .I1(state_tag_ram_reg_5),
        .I2(state_tag_ram_reg_6),
        .I3(state_tag_ram_reg_7),
        .I4(state_tag_ram_reg_i_40__0_n_0),
        .O(\ACSNOOP_reg_reg[3] [0]));
endmodule

(* ORIG_REF_NAME = "state_tag_ram" *) 
module state_tag_ram_12
   (DOBDO,
    \ACSNOOP_reg_reg[3] ,
    state_tag_ram_reg_0,
    state_tag_ram_reg_1,
    m1_CRRESP,
    state_tag_ram_reg_2,
    \ACSNOOP_reg_reg[2] ,
    state_tag_ram_reg_3,
    state_tag_ram_reg_4,
    \m_ARADDR_reg_reg[31] ,
    S,
    \ACADDR_reg_reg[31] ,
    \ACADDR_reg_reg[6] ,
    ACLK_IBUF_BUFG,
    SR,
    Q,
    w_addr,
    DIADI,
    DIBDI,
    WEA,
    WEBWE,
    cache_reg,
    \s_RRESP_reg_reg[2] ,
    state_tag_ram_reg_5,
    state_tag_ram_reg_6,
    state_tag_ram_reg_7,
    state_tag_ram_reg_8,
    state_tag_ram_reg_9,
    DOADO,
    state_tag_ram_reg_10,
    state_tag_ram_reg_11,
    state_tag_ram_reg_12,
    state_tag_ram_reg_13,
    state_tag_ram_reg_14,
    CO,
    equal0_carry__0,
    instr_type,
    equal0_carry__0_0);
  output [24:0]DOBDO;
  output [1:0]\ACSNOOP_reg_reg[3] ;
  output state_tag_ram_reg_0;
  output state_tag_ram_reg_1;
  output [0:0]m1_CRRESP;
  output state_tag_ram_reg_2;
  output \ACSNOOP_reg_reg[2] ;
  output state_tag_ram_reg_3;
  output [3:0]state_tag_ram_reg_4;
  output [3:0]\m_ARADDR_reg_reg[31] ;
  output [3:0]S;
  output [3:0]\ACADDR_reg_reg[31] ;
  output \ACADDR_reg_reg[6] ;
  input ACLK_IBUF_BUFG;
  input [0:0]SR;
  input [25:0]Q;
  input [3:0]w_addr;
  input [0:0]DIADI;
  input [24:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [2:0]cache_reg;
  input [0:0]\s_RRESP_reg_reg[2] ;
  input state_tag_ram_reg_5;
  input state_tag_ram_reg_6;
  input state_tag_ram_reg_7;
  input [3:0]state_tag_ram_reg_8;
  input state_tag_ram_reg_9;
  input [2:0]DOADO;
  input state_tag_ram_reg_10;
  input [0:0]state_tag_ram_reg_11;
  input state_tag_ram_reg_12;
  input state_tag_ram_reg_13;
  input state_tag_ram_reg_14;
  input [0:0]CO;
  input [1:0]equal0_carry__0;
  input instr_type;
  input [1:0]equal0_carry__0_0;

  wire [3:0]\ACADDR_reg_reg[31] ;
  wire \ACADDR_reg_reg[6] ;
  wire ACLK_IBUF_BUFG;
  wire \ACSNOOP_reg_reg[2] ;
  wire [1:0]\ACSNOOP_reg_reg[3] ;
  wire [0:0]CO;
  wire [0:0]DIADI;
  wire [24:0]DIBDI;
  wire [2:0]DOADO;
  wire [24:0]DOBDO;
  wire [25:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [2:0]cache_reg;
  wire [1:0]equal0_carry__0;
  wire [1:0]equal0_carry__0_0;
  wire instr_type;
  wire [0:0]m1_CRRESP;
  wire [3:0]\m_ARADDR_reg_reg[31] ;
  wire [2:0]r_state_w0_s;
  wire [0:0]\s_RRESP_reg_reg[2] ;
  wire state_tag_ram_reg_0;
  wire state_tag_ram_reg_1;
  wire state_tag_ram_reg_10;
  wire [0:0]state_tag_ram_reg_11;
  wire state_tag_ram_reg_12;
  wire state_tag_ram_reg_13;
  wire state_tag_ram_reg_14;
  wire state_tag_ram_reg_2;
  wire state_tag_ram_reg_3;
  wire [3:0]state_tag_ram_reg_4;
  wire state_tag_ram_reg_5;
  wire state_tag_ram_reg_6;
  wire state_tag_ram_reg_7;
  wire [3:0]state_tag_ram_reg_8;
  wire state_tag_ram_reg_9;
  wire state_tag_ram_reg_i_38_n_0;
  wire state_tag_ram_reg_i_41_n_0;
  wire state_tag_ram_reg_i_55_n_0;
  wire state_tag_ram_reg_i_56_n_0;
  wire state_tag_ram_reg_i_64_n_0;
  wire state_tag_ram_reg_n_14;
  wire state_tag_ram_reg_n_15;
  wire state_tag_ram_reg_n_16;
  wire state_tag_ram_reg_n_17;
  wire state_tag_ram_reg_n_18;
  wire state_tag_ram_reg_n_19;
  wire state_tag_ram_reg_n_20;
  wire state_tag_ram_reg_n_21;
  wire state_tag_ram_reg_n_22;
  wire state_tag_ram_reg_n_23;
  wire state_tag_ram_reg_n_24;
  wire state_tag_ram_reg_n_25;
  wire state_tag_ram_reg_n_26;
  wire state_tag_ram_reg_n_27;
  wire state_tag_ram_reg_n_28;
  wire state_tag_ram_reg_n_29;
  wire state_tag_ram_reg_n_30;
  wire state_tag_ram_reg_n_31;
  wire state_tag_ram_reg_n_32;
  wire state_tag_ram_reg_n_33;
  wire state_tag_ram_reg_n_34;
  wire state_tag_ram_reg_n_35;
  wire [3:0]w_addr;
  wire NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_state_tag_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_SBITERR_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOADO_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    cache_reg_i_48
       (.I0(DOBDO[23]),
        .I1(DOBDO[24]),
        .I2(DOBDO[22]),
        .I3(cache_reg[0]),
        .I4(cache_reg[2]),
        .I5(cache_reg[1]),
        .O(state_tag_ram_reg_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    equal0_carry__0_i_1
       (.I0(equal0_carry__0_0[1]),
        .I1(instr_type),
        .I2(equal0_carry__0[1]),
        .I3(DOBDO[21]),
        .O(\m_ARADDR_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    equal0_carry__0_i_1__1
       (.I0(Q[25]),
        .I1(state_tag_ram_reg_n_14),
        .O(\ACADDR_reg_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry__0_i_2
       (.I0(DOBDO[20]),
        .I1(DIBDI[20]),
        .I2(DOBDO[18]),
        .I3(DIBDI[18]),
        .I4(DIBDI[19]),
        .I5(DOBDO[19]),
        .O(\m_ARADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry__0_i_2__0
       (.I0(state_tag_ram_reg_n_15),
        .I1(Q[24]),
        .I2(state_tag_ram_reg_n_17),
        .I3(Q[22]),
        .I4(Q[23]),
        .I5(state_tag_ram_reg_n_16),
        .O(\ACADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry__0_i_3
       (.I0(DOBDO[17]),
        .I1(DIBDI[17]),
        .I2(DOBDO[15]),
        .I3(DIBDI[15]),
        .I4(DIBDI[16]),
        .I5(DOBDO[16]),
        .O(\m_ARADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry__0_i_3__0
       (.I0(state_tag_ram_reg_n_18),
        .I1(Q[21]),
        .I2(state_tag_ram_reg_n_19),
        .I3(Q[20]),
        .I4(Q[19]),
        .I5(state_tag_ram_reg_n_20),
        .O(\ACADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry__0_i_4
       (.I0(DOBDO[14]),
        .I1(DIBDI[14]),
        .I2(DOBDO[12]),
        .I3(DIBDI[12]),
        .I4(DIBDI[13]),
        .I5(DOBDO[13]),
        .O(\m_ARADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry__0_i_4__0
       (.I0(state_tag_ram_reg_n_21),
        .I1(Q[18]),
        .I2(state_tag_ram_reg_n_22),
        .I3(Q[17]),
        .I4(Q[16]),
        .I5(state_tag_ram_reg_n_23),
        .O(\ACADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_1
       (.I0(DOBDO[11]),
        .I1(DIBDI[11]),
        .I2(DOBDO[9]),
        .I3(DIBDI[9]),
        .I4(DIBDI[10]),
        .I5(DOBDO[10]),
        .O(state_tag_ram_reg_4[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_1__0
       (.I0(state_tag_ram_reg_n_24),
        .I1(Q[15]),
        .I2(state_tag_ram_reg_n_25),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(state_tag_ram_reg_n_26),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_2
       (.I0(DOBDO[8]),
        .I1(DIBDI[8]),
        .I2(DOBDO[6]),
        .I3(DIBDI[6]),
        .I4(DIBDI[7]),
        .I5(DOBDO[7]),
        .O(state_tag_ram_reg_4[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_2__0
       (.I0(state_tag_ram_reg_n_27),
        .I1(Q[12]),
        .I2(state_tag_ram_reg_n_28),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(state_tag_ram_reg_n_29),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_3
       (.I0(DOBDO[5]),
        .I1(DIBDI[5]),
        .I2(DOBDO[3]),
        .I3(DIBDI[3]),
        .I4(DIBDI[4]),
        .I5(DOBDO[4]),
        .O(state_tag_ram_reg_4[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_3__0
       (.I0(state_tag_ram_reg_n_30),
        .I1(Q[9]),
        .I2(state_tag_ram_reg_n_32),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(state_tag_ram_reg_n_31),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_4
       (.I0(DOBDO[2]),
        .I1(DIBDI[2]),
        .I2(DOBDO[0]),
        .I3(DIBDI[0]),
        .I4(DIBDI[1]),
        .I5(DOBDO[1]),
        .O(state_tag_ram_reg_4[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal0_carry_i_4__0
       (.I0(state_tag_ram_reg_n_33),
        .I1(Q[6]),
        .I2(state_tag_ram_reg_n_35),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(state_tag_ram_reg_n_34),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h04)) 
    m0_CACHE_HIT_OBUF_inst_i_3
       (.I0(DOBDO[22]),
        .I1(DOBDO[24]),
        .I2(DOBDO[23]),
        .O(state_tag_ram_reg_1));
  LUT4 #(
    .INIT(16'hD000)) 
    \s_RRESP_reg[2]_i_2 
       (.I0(state_tag_ram_reg_i_41_n_0),
        .I1(state_tag_ram_reg_i_38_n_0),
        .I2(state_tag_ram_reg_2),
        .I3(\s_RRESP_reg_reg[2] ),
        .O(m1_CRRESP));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "400" *) 
  (* RTL_RAM_NAME = "way0/state_tag_ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_01(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    state_tag_ram_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w_addr,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ACLK_IBUF_BUFG),
        .CLKBWRCLK(ACLK_IBUF_BUFG),
        .DBITERR(NLW_state_tag_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,\ACSNOOP_reg_reg[3] ,Q[25:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_state_tag_ram_reg_DOADO_UNCONNECTED[31:25],r_state_w0_s,state_tag_ram_reg_n_14,state_tag_ram_reg_n_15,state_tag_ram_reg_n_16,state_tag_ram_reg_n_17,state_tag_ram_reg_n_18,state_tag_ram_reg_n_19,state_tag_ram_reg_n_20,state_tag_ram_reg_n_21,state_tag_ram_reg_n_22,state_tag_ram_reg_n_23,state_tag_ram_reg_n_24,state_tag_ram_reg_n_25,state_tag_ram_reg_n_26,state_tag_ram_reg_n_27,state_tag_ram_reg_n_28,state_tag_ram_reg_n_29,state_tag_ram_reg_n_30,state_tag_ram_reg_n_31,state_tag_ram_reg_n_32,state_tag_ram_reg_n_33,state_tag_ram_reg_n_34,state_tag_ram_reg_n_35}),
        .DOBDO({NLW_state_tag_ram_reg_DOBDO_UNCONNECTED[31:25],DOBDO}),
        .DOPADOP(NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_state_tag_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'h0000000030373737)) 
    state_tag_ram_reg_i_37
       (.I0(state_tag_ram_reg_7),
        .I1(r_state_w0_s[2]),
        .I2(state_tag_ram_reg_3),
        .I3(state_tag_ram_reg_9),
        .I4(DOADO[2]),
        .I5(state_tag_ram_reg_10),
        .O(state_tag_ram_reg_2));
  LUT6 #(
    .INIT(64'h0000000033330777)) 
    state_tag_ram_reg_i_38
       (.I0(state_tag_ram_reg_7),
        .I1(r_state_w0_s[1]),
        .I2(DOADO[1]),
        .I3(state_tag_ram_reg_11),
        .I4(state_tag_ram_reg_3),
        .I5(state_tag_ram_reg_12),
        .O(state_tag_ram_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hBB0BBB0BBB0B0000)) 
    state_tag_ram_reg_i_41
       (.I0(state_tag_ram_reg_i_55_n_0),
        .I1(r_state_w0_s[0]),
        .I2(DOADO[0]),
        .I3(state_tag_ram_reg_i_56_n_0),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_14),
        .O(state_tag_ram_reg_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    state_tag_ram_reg_i_50
       (.I0(CO),
        .I1(r_state_w0_s[1]),
        .I2(r_state_w0_s[2]),
        .I3(r_state_w0_s[0]),
        .O(state_tag_ram_reg_3));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    state_tag_ram_reg_i_51
       (.I0(Q[0]),
        .I1(w_addr[0]),
        .I2(Q[3]),
        .I3(w_addr[3]),
        .I4(state_tag_ram_reg_i_64_n_0),
        .O(\ACADDR_reg_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h000004FF)) 
    state_tag_ram_reg_i_55
       (.I0(r_state_w0_s[0]),
        .I1(r_state_w0_s[2]),
        .I2(r_state_w0_s[1]),
        .I3(CO),
        .I4(state_tag_ram_reg_7),
        .O(state_tag_ram_reg_i_55_n_0));
  LUT5 #(
    .INIT(32'hFB00FFFF)) 
    state_tag_ram_reg_i_56
       (.I0(r_state_w0_s[0]),
        .I1(r_state_w0_s[2]),
        .I2(r_state_w0_s[1]),
        .I3(CO),
        .I4(state_tag_ram_reg_11),
        .O(state_tag_ram_reg_i_56_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    state_tag_ram_reg_i_62
       (.I0(state_tag_ram_reg_8[2]),
        .I1(state_tag_ram_reg_8[0]),
        .I2(state_tag_ram_reg_8[3]),
        .I3(state_tag_ram_reg_8[1]),
        .O(\ACSNOOP_reg_reg[2] ));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    state_tag_ram_reg_i_64
       (.I0(equal0_carry__0[0]),
        .I1(instr_type),
        .I2(equal0_carry__0_0[0]),
        .I3(Q[1]),
        .I4(w_addr[2]),
        .I5(Q[2]),
        .O(state_tag_ram_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'h5445555555555555)) 
    state_tag_ram_reg_i_7
       (.I0(state_tag_ram_reg_i_38_n_0),
        .I1(state_tag_ram_reg_7),
        .I2(state_tag_ram_reg_8[3]),
        .I3(state_tag_ram_reg_8[1]),
        .I4(state_tag_ram_reg_8[0]),
        .I5(state_tag_ram_reg_8[2]),
        .O(\ACSNOOP_reg_reg[3] [1]));
  LUT5 #(
    .INIT(32'h0002FF0F)) 
    state_tag_ram_reg_i_8
       (.I0(state_tag_ram_reg_2),
        .I1(state_tag_ram_reg_5),
        .I2(state_tag_ram_reg_6),
        .I3(state_tag_ram_reg_7),
        .I4(state_tag_ram_reg_i_41_n_0),
        .O(\ACSNOOP_reg_reg[3] [0]));
endmodule

(* ORIG_REF_NAME = "state_tag_ram" *) 
module state_tag_ram_13
   (DOADO,
    DOBDO,
    WEBWE,
    state_tag_ram_reg_0,
    \r_plrut_reg[1] ,
    w_plrut,
    state_tag_ram_reg_1,
    state_tag_ram_reg_2,
    state_tag_ram_reg_i_47_0,
    instr_type_reg,
    state_tag_ram_reg_3,
    state_tag_ram_reg_4,
    S,
    \m_ARADDR_reg_reg[31] ,
    state_tag_ram_reg_5,
    \ACADDR_reg_reg[31] ,
    WEA,
    ACLK_IBUF_BUFG,
    SR,
    Q,
    w_addr,
    DIADI,
    DIBDI,
    state_tag_ram_reg_6,
    CO,
    \r_plrut_reg[0] ,
    \r_plrut_reg[0]_0 ,
    plrut_ram_reg_0_15_0_0_i_1_0,
    state_tag_ram_reg_7,
    plrut_ram_reg_0_15_0_0_i_1_1,
    state_tag_ram_reg_8,
    \r_plrut_reg[2] ,
    \r_plrut_reg[2]_0 ,
    instr_type,
    state_tag_ram_reg_9,
    state_tag_ram_reg_i_41,
    state_tag_ram_reg_10,
    equal1_carry__0,
    equal1_carry__0_0,
    state_tag_ram_reg_11,
    state_tag_ram_reg_12,
    state_tag_ram_reg_13);
  output [2:0]DOADO;
  output [24:0]DOBDO;
  output [0:0]WEBWE;
  output state_tag_ram_reg_0;
  output [0:0]\r_plrut_reg[1] ;
  output [1:0]w_plrut;
  output state_tag_ram_reg_1;
  output state_tag_ram_reg_2;
  output [0:0]state_tag_ram_reg_i_47_0;
  output instr_type_reg;
  output state_tag_ram_reg_3;
  output state_tag_ram_reg_4;
  output [3:0]S;
  output [3:0]\m_ARADDR_reg_reg[31] ;
  output [3:0]state_tag_ram_reg_5;
  output [3:0]\ACADDR_reg_reg[31] ;
  output [0:0]WEA;
  input ACLK_IBUF_BUFG;
  input [0:0]SR;
  input [25:0]Q;
  input [4:0]w_addr;
  input [2:0]DIADI;
  input [24:0]DIBDI;
  input state_tag_ram_reg_6;
  input [0:0]CO;
  input \r_plrut_reg[0] ;
  input \r_plrut_reg[0]_0 ;
  input [1:0]plrut_ram_reg_0_15_0_0_i_1_0;
  input state_tag_ram_reg_7;
  input plrut_ram_reg_0_15_0_0_i_1_1;
  input state_tag_ram_reg_8;
  input \r_plrut_reg[2] ;
  input \r_plrut_reg[2]_0 ;
  input instr_type;
  input [0:0]state_tag_ram_reg_9;
  input state_tag_ram_reg_i_41;
  input [0:0]state_tag_ram_reg_10;
  input [0:0]equal1_carry__0;
  input [0:0]equal1_carry__0_0;
  input state_tag_ram_reg_11;
  input state_tag_ram_reg_12;
  input state_tag_ram_reg_13;

  wire [3:0]\ACADDR_reg_reg[31] ;
  wire ACLK_IBUF_BUFG;
  wire [0:0]CO;
  wire [2:0]DIADI;
  wire [24:0]DIBDI;
  wire [2:0]DOADO;
  wire [24:0]DOBDO;
  wire [25:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [0:0]equal1_carry__0;
  wire [0:0]equal1_carry__0_0;
  wire instr_type;
  wire instr_type_reg;
  wire [3:0]\m_ARADDR_reg_reg[31] ;
  wire [1:0]plrut_ram_reg_0_15_0_0_i_1_0;
  wire plrut_ram_reg_0_15_0_0_i_1_1;
  wire plrut_ram_reg_0_15_0_0_i_4_n_0;
  wire \r_plrut_reg[0] ;
  wire \r_plrut_reg[0]_0 ;
  wire [0:0]\r_plrut_reg[1] ;
  wire \r_plrut_reg[2] ;
  wire \r_plrut_reg[2]_0 ;
  wire state_tag_ram_reg_0;
  wire state_tag_ram_reg_1;
  wire [0:0]state_tag_ram_reg_10;
  wire state_tag_ram_reg_11;
  wire state_tag_ram_reg_12;
  wire state_tag_ram_reg_13;
  wire state_tag_ram_reg_2;
  wire state_tag_ram_reg_3;
  wire state_tag_ram_reg_4;
  wire [3:0]state_tag_ram_reg_5;
  wire state_tag_ram_reg_6;
  wire state_tag_ram_reg_7;
  wire state_tag_ram_reg_8;
  wire [0:0]state_tag_ram_reg_9;
  wire state_tag_ram_reg_i_1__3_n_0;
  wire state_tag_ram_reg_i_41;
  wire [0:0]state_tag_ram_reg_i_47_0;
  wire state_tag_ram_reg_n_14;
  wire state_tag_ram_reg_n_15;
  wire state_tag_ram_reg_n_16;
  wire state_tag_ram_reg_n_17;
  wire state_tag_ram_reg_n_18;
  wire state_tag_ram_reg_n_19;
  wire state_tag_ram_reg_n_20;
  wire state_tag_ram_reg_n_21;
  wire state_tag_ram_reg_n_22;
  wire state_tag_ram_reg_n_23;
  wire state_tag_ram_reg_n_24;
  wire state_tag_ram_reg_n_25;
  wire state_tag_ram_reg_n_26;
  wire state_tag_ram_reg_n_27;
  wire state_tag_ram_reg_n_28;
  wire state_tag_ram_reg_n_29;
  wire state_tag_ram_reg_n_30;
  wire state_tag_ram_reg_n_31;
  wire state_tag_ram_reg_n_32;
  wire state_tag_ram_reg_n_33;
  wire state_tag_ram_reg_n_34;
  wire state_tag_ram_reg_n_35;
  wire [4:0]w_addr;
  wire w_en_w1;
  wire [1:0]w_plrut;
  wire NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_state_tag_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_SBITERR_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOADO_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    cache_reg_i_2
       (.I0(state_tag_ram_reg_0),
        .O(state_tag_ram_reg_i_47_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    equal1_carry__0_i_1
       (.I0(equal1_carry__0),
        .I1(instr_type),
        .I2(equal1_carry__0_0),
        .I3(DOBDO[21]),
        .O(\m_ARADDR_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    equal1_carry__0_i_1__1
       (.I0(Q[25]),
        .I1(state_tag_ram_reg_n_14),
        .O(\ACADDR_reg_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry__0_i_2
       (.I0(DOBDO[20]),
        .I1(DIBDI[20]),
        .I2(DOBDO[18]),
        .I3(DIBDI[18]),
        .I4(DIBDI[19]),
        .I5(DOBDO[19]),
        .O(\m_ARADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry__0_i_2__0
       (.I0(state_tag_ram_reg_n_15),
        .I1(Q[24]),
        .I2(state_tag_ram_reg_n_16),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(state_tag_ram_reg_n_17),
        .O(\ACADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry__0_i_3
       (.I0(DOBDO[17]),
        .I1(DIBDI[17]),
        .I2(DOBDO[15]),
        .I3(DIBDI[15]),
        .I4(DIBDI[16]),
        .I5(DOBDO[16]),
        .O(\m_ARADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry__0_i_3__0
       (.I0(state_tag_ram_reg_n_18),
        .I1(Q[21]),
        .I2(state_tag_ram_reg_n_19),
        .I3(Q[20]),
        .I4(Q[19]),
        .I5(state_tag_ram_reg_n_20),
        .O(\ACADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry__0_i_4
       (.I0(DOBDO[14]),
        .I1(DIBDI[14]),
        .I2(DOBDO[12]),
        .I3(DIBDI[12]),
        .I4(DIBDI[13]),
        .I5(DOBDO[13]),
        .O(\m_ARADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry__0_i_4__0
       (.I0(state_tag_ram_reg_n_21),
        .I1(Q[18]),
        .I2(state_tag_ram_reg_n_22),
        .I3(Q[17]),
        .I4(Q[16]),
        .I5(state_tag_ram_reg_n_23),
        .O(\ACADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_1
       (.I0(DOBDO[11]),
        .I1(DIBDI[11]),
        .I2(DOBDO[9]),
        .I3(DIBDI[9]),
        .I4(DIBDI[10]),
        .I5(DOBDO[10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_1__0
       (.I0(state_tag_ram_reg_n_24),
        .I1(Q[15]),
        .I2(state_tag_ram_reg_n_25),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(state_tag_ram_reg_n_26),
        .O(state_tag_ram_reg_5[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_2
       (.I0(DOBDO[8]),
        .I1(DIBDI[8]),
        .I2(DOBDO[6]),
        .I3(DIBDI[6]),
        .I4(DIBDI[7]),
        .I5(DOBDO[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_2__0
       (.I0(state_tag_ram_reg_n_27),
        .I1(Q[12]),
        .I2(state_tag_ram_reg_n_29),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(state_tag_ram_reg_n_28),
        .O(state_tag_ram_reg_5[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_3
       (.I0(DOBDO[5]),
        .I1(DIBDI[5]),
        .I2(DOBDO[3]),
        .I3(DIBDI[3]),
        .I4(DIBDI[4]),
        .I5(DOBDO[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_3__0
       (.I0(state_tag_ram_reg_n_30),
        .I1(Q[9]),
        .I2(state_tag_ram_reg_n_32),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(state_tag_ram_reg_n_31),
        .O(state_tag_ram_reg_5[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_4
       (.I0(DOBDO[2]),
        .I1(DIBDI[2]),
        .I2(DOBDO[0]),
        .I3(DIBDI[0]),
        .I4(DIBDI[1]),
        .I5(DOBDO[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_4__0
       (.I0(state_tag_ram_reg_n_33),
        .I1(Q[6]),
        .I2(state_tag_ram_reg_n_34),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(state_tag_ram_reg_n_35),
        .O(state_tag_ram_reg_5[0]));
  LUT6 #(
    .INIT(64'h000000000D000D0D)) 
    m0_CACHE_HIT_OBUF_inst_i_2
       (.I0(CO),
        .I1(state_tag_ram_reg_1),
        .I2(\r_plrut_reg[0]_0 ),
        .I3(state_tag_ram_reg_7),
        .I4(state_tag_ram_reg_9),
        .I5(\r_plrut_reg[0] ),
        .O(state_tag_ram_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF40004)) 
    plrut_ram_reg_0_15_0_0_i_1
       (.I0(state_tag_ram_reg_1),
        .I1(CO),
        .I2(\r_plrut_reg[0] ),
        .I3(\r_plrut_reg[0]_0 ),
        .I4(plrut_ram_reg_0_15_0_0_i_1_0[0]),
        .I5(plrut_ram_reg_0_15_0_0_i_4_n_0),
        .O(w_plrut[0]));
  LUT3 #(
    .INIT(8'h04)) 
    plrut_ram_reg_0_15_0_0_i_3
       (.I0(DOBDO[23]),
        .I1(DOBDO[24]),
        .I2(DOBDO[22]),
        .O(state_tag_ram_reg_1));
  LUT6 #(
    .INIT(64'h222200A8888800A8)) 
    plrut_ram_reg_0_15_0_0_i_4
       (.I0(state_tag_ram_reg_2),
        .I1(plrut_ram_reg_0_15_0_0_i_1_0[0]),
        .I2(state_tag_ram_reg_1),
        .I3(state_tag_ram_reg_7),
        .I4(plrut_ram_reg_0_15_0_0_i_1_1),
        .I5(plrut_ram_reg_0_15_0_0_i_1_0[1]),
        .O(plrut_ram_reg_0_15_0_0_i_4_n_0));
  MUXF7 plrut_ram_reg_0_15_2_2_i_1
       (.I0(\r_plrut_reg[2] ),
        .I1(\r_plrut_reg[2]_0 ),
        .O(w_plrut[1]),
        .S(state_tag_ram_reg_2));
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_10 
       (.I0(instr_type),
        .I1(state_tag_ram_reg_2),
        .O(instr_type_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "400" *) 
  (* RTL_RAM_NAME = "way1/state_tag_ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_01(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    state_tag_ram_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w_addr[4:1],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ACLK_IBUF_BUFG),
        .CLKBWRCLK(ACLK_IBUF_BUFG),
        .DBITERR(NLW_state_tag_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,Q[25:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_state_tag_ram_reg_DOADO_UNCONNECTED[31:25],DOADO,state_tag_ram_reg_n_14,state_tag_ram_reg_n_15,state_tag_ram_reg_n_16,state_tag_ram_reg_n_17,state_tag_ram_reg_n_18,state_tag_ram_reg_n_19,state_tag_ram_reg_n_20,state_tag_ram_reg_n_21,state_tag_ram_reg_n_22,state_tag_ram_reg_n_23,state_tag_ram_reg_n_24,state_tag_ram_reg_n_25,state_tag_ram_reg_n_26,state_tag_ram_reg_n_27,state_tag_ram_reg_n_28,state_tag_ram_reg_n_29,state_tag_ram_reg_n_30,state_tag_ram_reg_n_31,state_tag_ram_reg_n_32,state_tag_ram_reg_n_33,state_tag_ram_reg_n_34,state_tag_ram_reg_n_35}),
        .DOBDO({NLW_state_tag_ram_reg_DOBDO_UNCONNECTED[31:25],DOBDO}),
        .DOPADOP(NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_state_tag_ram_reg_SBITERR_UNCONNECTED),
        .WEA({state_tag_ram_reg_i_1__3_n_0,state_tag_ram_reg_i_1__3_n_0,state_tag_ram_reg_i_1__3_n_0,state_tag_ram_reg_i_1__3_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,w_en_w1,w_en_w1,w_en_w1,w_en_w1}));
  LUT6 #(
    .INIT(64'h00FF000000FB0000)) 
    state_tag_ram_reg_i_1__1
       (.I0(state_tag_ram_reg_0),
        .I1(w_addr[0]),
        .I2(state_tag_ram_reg_6),
        .I3(state_tag_ram_reg_11),
        .I4(state_tag_ram_reg_12),
        .I5(state_tag_ram_reg_13),
        .O(WEA));
  LUT6 #(
    .INIT(64'h00FF000000FE0000)) 
    state_tag_ram_reg_i_1__3
       (.I0(state_tag_ram_reg_0),
        .I1(w_addr[0]),
        .I2(state_tag_ram_reg_6),
        .I3(state_tag_ram_reg_11),
        .I4(state_tag_ram_reg_4),
        .I5(state_tag_ram_reg_13),
        .O(state_tag_ram_reg_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    state_tag_ram_reg_i_2
       (.I0(state_tag_ram_reg_0),
        .I1(w_addr[0]),
        .I2(state_tag_ram_reg_6),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'h08)) 
    state_tag_ram_reg_i_2__0
       (.I0(state_tag_ram_reg_0),
        .I1(w_addr[0]),
        .I2(state_tag_ram_reg_6),
        .O(\r_plrut_reg[1] ));
  LUT3 #(
    .INIT(8'h01)) 
    state_tag_ram_reg_i_2__1
       (.I0(state_tag_ram_reg_0),
        .I1(w_addr[0]),
        .I2(state_tag_ram_reg_6),
        .O(w_en_w1));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    state_tag_ram_reg_i_3
       (.I0(state_tag_ram_reg_10),
        .I1(DOADO[1]),
        .I2(DOADO[2]),
        .I3(DOADO[0]),
        .O(state_tag_ram_reg_4));
  LUT6 #(
    .INIT(64'h00000000DDDDD0DD)) 
    state_tag_ram_reg_i_47
       (.I0(state_tag_ram_reg_2),
        .I1(state_tag_ram_reg_8),
        .I2(state_tag_ram_reg_1),
        .I3(CO),
        .I4(\r_plrut_reg[0]_0 ),
        .I5(\r_plrut_reg[0] ),
        .O(state_tag_ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    state_tag_ram_reg_i_52
       (.I0(state_tag_ram_reg_i_41),
        .I1(DOADO[0]),
        .I2(DOADO[2]),
        .I3(DOADO[1]),
        .I4(state_tag_ram_reg_10),
        .O(state_tag_ram_reg_3));
endmodule

(* ORIG_REF_NAME = "state_tag_ram" *) 
module state_tag_ram_14
   (instr_type_reg,
    WEBWE,
    \r_plrut_reg[1] ,
    \state_reg[0] ,
    state_tag_ram_reg_0,
    state_tag_ram_reg_1,
    D,
    \m_AWDOMAIN_reg_reg[1] ,
    \m_AWDOMAIN_reg_reg[0] ,
    state_tag_ram_reg_2,
    state_tag_ram_reg_3,
    state_tag_ram_reg_4,
    state_tag_ram_reg_5,
    state_tag_ram_reg_6,
    state_tag_ram_reg_7,
    \m_ARADDR_reg_reg[31] ,
    state_tag_ram_reg_8,
    \ACADDR_reg_reg[31] ,
    state_tag_ram_reg_9,
    WEA,
    ACLK_IBUF_BUFG,
    SR,
    Q,
    w_addr,
    DIADI,
    DIBDI,
    state_tag_ram_reg_10,
    instr_type,
    state_tag_ram_reg_11,
    s0_RREADY,
    state_tag_ram_reg_12,
    state_tag_ram_reg_13,
    state_tag_ram_reg_14,
    \state[2]_i_2 ,
    \state[2]_i_2_0 ,
    DOBDO,
    state_tag_ram_reg_15,
    state_tag_ram_reg_16,
    \state_reg[1] ,
    \state_reg[1]_0 ,
    cache_reg,
    cache_reg_0,
    cache_reg_1,
    cache_reg_2,
    state_tag_ram_reg_i_37,
    state_tag_ram_reg_i_41,
    DOADO,
    state_tag_ram_reg_17,
    state_tag_ram_reg_i_37_0,
    equal2_carry__0,
    equal2_carry__0_0,
    state_tag_ram_reg_18,
    state_tag_ram_reg_19,
    state_tag_ram_reg_20);
  output [0:0]instr_type_reg;
  output [0:0]WEBWE;
  output [0:0]\r_plrut_reg[1] ;
  output \state_reg[0] ;
  output state_tag_ram_reg_0;
  output state_tag_ram_reg_1;
  output [21:0]D;
  output \m_AWDOMAIN_reg_reg[1] ;
  output \m_AWDOMAIN_reg_reg[0] ;
  output state_tag_ram_reg_2;
  output state_tag_ram_reg_3;
  output state_tag_ram_reg_4;
  output state_tag_ram_reg_5;
  output state_tag_ram_reg_6;
  output [3:0]state_tag_ram_reg_7;
  output [3:0]\m_ARADDR_reg_reg[31] ;
  output [3:0]state_tag_ram_reg_8;
  output [3:0]\ACADDR_reg_reg[31] ;
  output state_tag_ram_reg_9;
  output [0:0]WEA;
  input ACLK_IBUF_BUFG;
  input [0:0]SR;
  input [25:0]Q;
  input [3:0]w_addr;
  input [2:0]DIADI;
  input [23:0]DIBDI;
  input [0:0]state_tag_ram_reg_10;
  input instr_type;
  input state_tag_ram_reg_11;
  input s0_RREADY;
  input [0:0]state_tag_ram_reg_12;
  input state_tag_ram_reg_13;
  input state_tag_ram_reg_14;
  input \state[2]_i_2 ;
  input \state[2]_i_2_0 ;
  input [24:0]DOBDO;
  input [24:0]state_tag_ram_reg_15;
  input [24:0]state_tag_ram_reg_16;
  input \state_reg[1] ;
  input [1:0]\state_reg[1]_0 ;
  input cache_reg;
  input cache_reg_0;
  input [0:0]cache_reg_1;
  input [0:0]cache_reg_2;
  input state_tag_ram_reg_i_37;
  input [0:0]state_tag_ram_reg_i_41;
  input [2:0]DOADO;
  input [0:0]state_tag_ram_reg_17;
  input state_tag_ram_reg_i_37_0;
  input [0:0]equal2_carry__0;
  input [0:0]equal2_carry__0_0;
  input state_tag_ram_reg_18;
  input state_tag_ram_reg_19;
  input state_tag_ram_reg_20;

  wire [3:0]\ACADDR_reg_reg[31] ;
  wire ACLK_IBUF_BUFG;
  wire [21:0]D;
  wire [2:0]DIADI;
  wire [23:0]DIBDI;
  wire [2:0]DOADO;
  wire [24:0]DOBDO;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire cache_reg;
  wire cache_reg_0;
  wire [0:0]cache_reg_1;
  wire [0:0]cache_reg_2;
  wire cache_reg_i_49_n_0;
  wire [0:0]equal2_carry__0;
  wire [0:0]equal2_carry__0_0;
  wire instr_type;
  wire [0:0]instr_type_reg;
  wire [3:0]\m_ARADDR_reg_reg[31] ;
  wire \m_AWDOMAIN_reg_reg[0] ;
  wire \m_AWDOMAIN_reg_reg[1] ;
  wire [0:0]\r_plrut_reg[1] ;
  wire [2:0]r_state_w2;
  wire [2:0]r_state_w2_s;
  wire s0_RREADY;
  wire \state[2]_i_2 ;
  wire \state[2]_i_2_0 ;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire [1:0]\state_reg[1]_0 ;
  wire state_tag_ram_reg_0;
  wire state_tag_ram_reg_1;
  wire [0:0]state_tag_ram_reg_10;
  wire state_tag_ram_reg_11;
  wire [0:0]state_tag_ram_reg_12;
  wire state_tag_ram_reg_13;
  wire state_tag_ram_reg_14;
  wire [24:0]state_tag_ram_reg_15;
  wire [24:0]state_tag_ram_reg_16;
  wire [0:0]state_tag_ram_reg_17;
  wire state_tag_ram_reg_18;
  wire state_tag_ram_reg_19;
  wire state_tag_ram_reg_2;
  wire state_tag_ram_reg_20;
  wire state_tag_ram_reg_3;
  wire state_tag_ram_reg_4;
  wire state_tag_ram_reg_5;
  wire state_tag_ram_reg_6;
  wire [3:0]state_tag_ram_reg_7;
  wire [3:0]state_tag_ram_reg_8;
  wire state_tag_ram_reg_9;
  wire state_tag_ram_reg_i_1__2_n_0;
  wire state_tag_ram_reg_i_37;
  wire state_tag_ram_reg_i_37_0;
  wire [0:0]state_tag_ram_reg_i_41;
  wire state_tag_ram_reg_i_45_n_0;
  wire state_tag_ram_reg_n_14;
  wire state_tag_ram_reg_n_15;
  wire state_tag_ram_reg_n_16;
  wire state_tag_ram_reg_n_17;
  wire state_tag_ram_reg_n_18;
  wire state_tag_ram_reg_n_19;
  wire state_tag_ram_reg_n_20;
  wire state_tag_ram_reg_n_21;
  wire state_tag_ram_reg_n_22;
  wire state_tag_ram_reg_n_23;
  wire state_tag_ram_reg_n_24;
  wire state_tag_ram_reg_n_25;
  wire state_tag_ram_reg_n_26;
  wire state_tag_ram_reg_n_27;
  wire state_tag_ram_reg_n_28;
  wire state_tag_ram_reg_n_29;
  wire state_tag_ram_reg_n_30;
  wire state_tag_ram_reg_n_31;
  wire state_tag_ram_reg_n_32;
  wire state_tag_ram_reg_n_33;
  wire state_tag_ram_reg_n_34;
  wire state_tag_ram_reg_n_35;
  wire state_tag_ram_reg_n_46;
  wire state_tag_ram_reg_n_47;
  wire state_tag_ram_reg_n_48;
  wire state_tag_ram_reg_n_49;
  wire state_tag_ram_reg_n_50;
  wire state_tag_ram_reg_n_51;
  wire state_tag_ram_reg_n_52;
  wire state_tag_ram_reg_n_53;
  wire state_tag_ram_reg_n_54;
  wire state_tag_ram_reg_n_55;
  wire state_tag_ram_reg_n_56;
  wire state_tag_ram_reg_n_57;
  wire state_tag_ram_reg_n_58;
  wire state_tag_ram_reg_n_59;
  wire state_tag_ram_reg_n_60;
  wire state_tag_ram_reg_n_61;
  wire state_tag_ram_reg_n_62;
  wire state_tag_ram_reg_n_63;
  wire state_tag_ram_reg_n_64;
  wire state_tag_ram_reg_n_65;
  wire state_tag_ram_reg_n_66;
  wire state_tag_ram_reg_n_67;
  wire [3:0]w_addr;
  wire NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_state_tag_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_SBITERR_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOADO_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEFEEEFEFEEEEEEEE)) 
    cache_reg_i_1
       (.I0(cache_reg),
        .I1(state_tag_ram_reg_2),
        .I2(cache_reg_0),
        .I3(cache_reg_i_49_n_0),
        .I4(cache_reg_1),
        .I5(state_tag_ram_reg_11),
        .O(\r_plrut_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    cache_reg_i_47
       (.I0(cache_reg_2),
        .I1(r_state_w2[0]),
        .I2(r_state_w2[2]),
        .I3(r_state_w2[1]),
        .O(state_tag_ram_reg_2));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    cache_reg_i_49
       (.I0(r_state_w2[0]),
        .I1(r_state_w2[2]),
        .I2(r_state_w2[1]),
        .I3(DOBDO[22]),
        .I4(DOBDO[24]),
        .I5(DOBDO[23]),
        .O(cache_reg_i_49_n_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    equal2_carry__0_i_1
       (.I0(equal2_carry__0),
        .I1(instr_type),
        .I2(equal2_carry__0_0),
        .I3(state_tag_ram_reg_n_46),
        .O(\m_ARADDR_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    equal2_carry__0_i_1__1
       (.I0(Q[25]),
        .I1(state_tag_ram_reg_n_14),
        .O(\ACADDR_reg_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry__0_i_2
       (.I0(state_tag_ram_reg_n_47),
        .I1(DIBDI[20]),
        .I2(state_tag_ram_reg_n_49),
        .I3(DIBDI[18]),
        .I4(DIBDI[19]),
        .I5(state_tag_ram_reg_n_48),
        .O(\m_ARADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry__0_i_2__0
       (.I0(state_tag_ram_reg_n_15),
        .I1(Q[24]),
        .I2(state_tag_ram_reg_n_16),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(state_tag_ram_reg_n_17),
        .O(\ACADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry__0_i_3
       (.I0(state_tag_ram_reg_n_50),
        .I1(DIBDI[17]),
        .I2(state_tag_ram_reg_n_52),
        .I3(DIBDI[15]),
        .I4(DIBDI[16]),
        .I5(state_tag_ram_reg_n_51),
        .O(\m_ARADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry__0_i_3__0
       (.I0(state_tag_ram_reg_n_18),
        .I1(Q[21]),
        .I2(state_tag_ram_reg_n_20),
        .I3(Q[19]),
        .I4(Q[20]),
        .I5(state_tag_ram_reg_n_19),
        .O(\ACADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry__0_i_4
       (.I0(state_tag_ram_reg_n_53),
        .I1(DIBDI[14]),
        .I2(state_tag_ram_reg_n_55),
        .I3(DIBDI[12]),
        .I4(DIBDI[13]),
        .I5(state_tag_ram_reg_n_54),
        .O(\m_ARADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry__0_i_4__0
       (.I0(state_tag_ram_reg_n_21),
        .I1(Q[18]),
        .I2(state_tag_ram_reg_n_23),
        .I3(Q[16]),
        .I4(Q[17]),
        .I5(state_tag_ram_reg_n_22),
        .O(\ACADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_1
       (.I0(state_tag_ram_reg_n_56),
        .I1(DIBDI[11]),
        .I2(state_tag_ram_reg_n_58),
        .I3(DIBDI[9]),
        .I4(DIBDI[10]),
        .I5(state_tag_ram_reg_n_57),
        .O(state_tag_ram_reg_7[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_1__0
       (.I0(state_tag_ram_reg_n_24),
        .I1(Q[15]),
        .I2(state_tag_ram_reg_n_25),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(state_tag_ram_reg_n_26),
        .O(state_tag_ram_reg_8[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_2
       (.I0(state_tag_ram_reg_n_59),
        .I1(DIBDI[8]),
        .I2(state_tag_ram_reg_n_61),
        .I3(DIBDI[6]),
        .I4(DIBDI[7]),
        .I5(state_tag_ram_reg_n_60),
        .O(state_tag_ram_reg_7[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_2__0
       (.I0(state_tag_ram_reg_n_27),
        .I1(Q[12]),
        .I2(state_tag_ram_reg_n_28),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(state_tag_ram_reg_n_29),
        .O(state_tag_ram_reg_8[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_3
       (.I0(state_tag_ram_reg_n_62),
        .I1(DIBDI[5]),
        .I2(state_tag_ram_reg_n_64),
        .I3(DIBDI[3]),
        .I4(DIBDI[4]),
        .I5(state_tag_ram_reg_n_63),
        .O(state_tag_ram_reg_7[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_3__0
       (.I0(state_tag_ram_reg_n_30),
        .I1(Q[9]),
        .I2(state_tag_ram_reg_n_31),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(state_tag_ram_reg_n_32),
        .O(state_tag_ram_reg_8[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_4
       (.I0(state_tag_ram_reg_n_65),
        .I1(DIBDI[2]),
        .I2(state_tag_ram_reg_n_67),
        .I3(DIBDI[0]),
        .I4(DIBDI[1]),
        .I5(state_tag_ram_reg_n_66),
        .O(state_tag_ram_reg_7[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_4__0
       (.I0(state_tag_ram_reg_n_33),
        .I1(Q[6]),
        .I2(state_tag_ram_reg_n_34),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(state_tag_ram_reg_n_35),
        .O(state_tag_ram_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h04)) 
    plrut_ram_reg_0_15_2_2_i_5
       (.I0(r_state_w2[1]),
        .I1(r_state_w2[2]),
        .I2(r_state_w2[0]),
        .O(state_tag_ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[10]_i_1 
       (.I0(state_tag_ram_reg_n_67),
        .I1(DOBDO[0]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[0]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[11]_i_1 
       (.I0(state_tag_ram_reg_n_66),
        .I1(DOBDO[1]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[1]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[12]_i_1 
       (.I0(state_tag_ram_reg_n_65),
        .I1(DOBDO[2]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[2]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[13]_i_1 
       (.I0(state_tag_ram_reg_n_64),
        .I1(DOBDO[3]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[3]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[14]_i_1 
       (.I0(state_tag_ram_reg_n_63),
        .I1(DOBDO[4]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[4]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[15]_i_1 
       (.I0(state_tag_ram_reg_n_62),
        .I1(DOBDO[5]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[5]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[16]_i_1 
       (.I0(state_tag_ram_reg_n_61),
        .I1(DOBDO[6]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[6]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[17]_i_1 
       (.I0(state_tag_ram_reg_n_60),
        .I1(DOBDO[7]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[7]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[18]_i_1 
       (.I0(state_tag_ram_reg_n_59),
        .I1(DOBDO[8]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[8]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[19]_i_1 
       (.I0(state_tag_ram_reg_n_58),
        .I1(DOBDO[9]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[9]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[20]_i_1 
       (.I0(state_tag_ram_reg_n_57),
        .I1(DOBDO[10]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[10]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[21]_i_1 
       (.I0(state_tag_ram_reg_n_56),
        .I1(DOBDO[11]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[11]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[22]_i_1 
       (.I0(state_tag_ram_reg_n_55),
        .I1(DOBDO[12]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[12]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[23]_i_1 
       (.I0(state_tag_ram_reg_n_54),
        .I1(DOBDO[13]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[13]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[24]_i_1 
       (.I0(state_tag_ram_reg_n_53),
        .I1(DOBDO[14]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[14]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[25]_i_1 
       (.I0(state_tag_ram_reg_n_52),
        .I1(DOBDO[15]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[15]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[26]_i_1 
       (.I0(state_tag_ram_reg_n_51),
        .I1(DOBDO[16]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[16]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[27]_i_1 
       (.I0(state_tag_ram_reg_n_50),
        .I1(DOBDO[17]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[17]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[28]_i_1 
       (.I0(state_tag_ram_reg_n_49),
        .I1(DOBDO[18]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[18]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[29]_i_1 
       (.I0(state_tag_ram_reg_n_48),
        .I1(DOBDO[19]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[19]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[30]_i_1 
       (.I0(state_tag_ram_reg_n_47),
        .I1(DOBDO[20]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[20]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[31]_i_2 
       (.I0(state_tag_ram_reg_n_46),
        .I1(DOBDO[21]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[21]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h000200020002AAAA)) 
    \state[1]_i_5 
       (.I0(\state_reg[1] ),
        .I1(state_tag_ram_reg_0),
        .I2(state_tag_ram_reg_1),
        .I3(state_tag_ram_reg_i_45_n_0),
        .I4(\state_reg[1]_0 [1]),
        .I5(\state_reg[1]_0 [0]),
        .O(\m_AWDOMAIN_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h8AAA8AAA8AAAAAAA)) 
    \state[2]_i_3 
       (.I0(\state[2]_i_2 ),
        .I1(state_tag_ram_reg_0),
        .I2(\state[2]_i_2_0 ),
        .I3(state_tag_ram_reg_11),
        .I4(state_tag_ram_reg_i_45_n_0),
        .I5(state_tag_ram_reg_1),
        .O(\state_reg[0] ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \state[3]_i_2 
       (.I0(\state_reg[1]_0 [0]),
        .I1(\state_reg[1]_0 [1]),
        .I2(state_tag_ram_reg_i_45_n_0),
        .I3(state_tag_ram_reg_1),
        .I4(state_tag_ram_reg_0),
        .O(\m_AWDOMAIN_reg_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "400" *) 
  (* RTL_RAM_NAME = "way2/state_tag_ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_01(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    state_tag_ram_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w_addr,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ACLK_IBUF_BUFG),
        .CLKBWRCLK(ACLK_IBUF_BUFG),
        .DBITERR(NLW_state_tag_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,Q[25:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI[23:22],instr_type_reg,DIBDI[21:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_state_tag_ram_reg_DOADO_UNCONNECTED[31:25],r_state_w2_s,state_tag_ram_reg_n_14,state_tag_ram_reg_n_15,state_tag_ram_reg_n_16,state_tag_ram_reg_n_17,state_tag_ram_reg_n_18,state_tag_ram_reg_n_19,state_tag_ram_reg_n_20,state_tag_ram_reg_n_21,state_tag_ram_reg_n_22,state_tag_ram_reg_n_23,state_tag_ram_reg_n_24,state_tag_ram_reg_n_25,state_tag_ram_reg_n_26,state_tag_ram_reg_n_27,state_tag_ram_reg_n_28,state_tag_ram_reg_n_29,state_tag_ram_reg_n_30,state_tag_ram_reg_n_31,state_tag_ram_reg_n_32,state_tag_ram_reg_n_33,state_tag_ram_reg_n_34,state_tag_ram_reg_n_35}),
        .DOBDO({NLW_state_tag_ram_reg_DOBDO_UNCONNECTED[31:25],r_state_w2,state_tag_ram_reg_n_46,state_tag_ram_reg_n_47,state_tag_ram_reg_n_48,state_tag_ram_reg_n_49,state_tag_ram_reg_n_50,state_tag_ram_reg_n_51,state_tag_ram_reg_n_52,state_tag_ram_reg_n_53,state_tag_ram_reg_n_54,state_tag_ram_reg_n_55,state_tag_ram_reg_n_56,state_tag_ram_reg_n_57,state_tag_ram_reg_n_58,state_tag_ram_reg_n_59,state_tag_ram_reg_n_60,state_tag_ram_reg_n_61,state_tag_ram_reg_n_62,state_tag_ram_reg_n_63,state_tag_ram_reg_n_64,state_tag_ram_reg_n_65,state_tag_ram_reg_n_66,state_tag_ram_reg_n_67}),
        .DOPADOP(NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_state_tag_ram_reg_SBITERR_UNCONNECTED),
        .WEA({state_tag_ram_reg_i_1__2_n_0,state_tag_ram_reg_i_1__2_n_0,state_tag_ram_reg_i_1__2_n_0,state_tag_ram_reg_i_1__2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,state_tag_ram_reg_10,state_tag_ram_reg_10,state_tag_ram_reg_10,state_tag_ram_reg_10}));
  LUT5 #(
    .INIT(32'hF2020202)) 
    state_tag_ram_reg_i_11
       (.I0(state_tag_ram_reg_i_45_n_0),
        .I1(instr_type),
        .I2(state_tag_ram_reg_11),
        .I3(s0_RREADY),
        .I4(state_tag_ram_reg_12),
        .O(instr_type_reg));
  LUT6 #(
    .INIT(64'h000000FF000000F7)) 
    state_tag_ram_reg_i_1__2
       (.I0(state_tag_ram_reg_13),
        .I1(\r_plrut_reg[1] ),
        .I2(state_tag_ram_reg_14),
        .I3(state_tag_ram_reg_18),
        .I4(state_tag_ram_reg_5),
        .I5(state_tag_ram_reg_19),
        .O(state_tag_ram_reg_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h00FF000000FB0000)) 
    state_tag_ram_reg_i_34__0
       (.I0(\r_plrut_reg[1] ),
        .I1(state_tag_ram_reg_13),
        .I2(state_tag_ram_reg_14),
        .I3(state_tag_ram_reg_18),
        .I4(state_tag_ram_reg_20),
        .I5(state_tag_ram_reg_19),
        .O(WEA));
  LUT3 #(
    .INIT(8'h04)) 
    state_tag_ram_reg_i_35
       (.I0(\r_plrut_reg[1] ),
        .I1(state_tag_ram_reg_13),
        .I2(state_tag_ram_reg_14),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'h1F0F)) 
    state_tag_ram_reg_i_3__5
       (.I0(r_state_w2_s[0]),
        .I1(r_state_w2_s[1]),
        .I2(state_tag_ram_reg_17),
        .I3(r_state_w2_s[2]),
        .O(state_tag_ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_tag_ram_reg_i_42
       (.I0(r_state_w2[2]),
        .I1(DOBDO[24]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[24]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[24]),
        .O(state_tag_ram_reg_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    state_tag_ram_reg_i_44
       (.I0(r_state_w2[1]),
        .I1(DOBDO[23]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[23]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[23]),
        .O(state_tag_ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_tag_ram_reg_i_45
       (.I0(r_state_w2[0]),
        .I1(DOBDO[22]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[22]),
        .I4(state_tag_ram_reg_13),
        .I5(state_tag_ram_reg_16[22]),
        .O(state_tag_ram_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h5100000051515151)) 
    state_tag_ram_reg_i_53
       (.I0(state_tag_ram_reg_i_37),
        .I1(state_tag_ram_reg_17),
        .I2(r_state_w2_s[2]),
        .I3(DOADO[2]),
        .I4(state_tag_ram_reg_i_37_0),
        .I5(state_tag_ram_reg_5),
        .O(state_tag_ram_reg_6));
  LUT5 #(
    .INIT(32'h32020202)) 
    state_tag_ram_reg_i_54
       (.I0(r_state_w2_s[1]),
        .I1(state_tag_ram_reg_i_37),
        .I2(state_tag_ram_reg_5),
        .I3(state_tag_ram_reg_i_41),
        .I4(DOADO[1]),
        .O(state_tag_ram_reg_4));
  LUT6 #(
    .INIT(64'h55553F3F15553F3F)) 
    state_tag_ram_reg_i_57__0
       (.I0(r_state_w2_s[0]),
        .I1(DOADO[0]),
        .I2(state_tag_ram_reg_i_41),
        .I3(r_state_w2_s[2]),
        .I4(state_tag_ram_reg_17),
        .I5(r_state_w2_s[1]),
        .O(state_tag_ram_reg_9));
endmodule

(* ORIG_REF_NAME = "state_tag_ram" *) 
module state_tag_ram_15
   (DOADO,
    DOBDO,
    DIADI,
    \m_AWADDR_reg_reg[31] ,
    state_tag_ram_reg_0,
    state_tag_ram_reg_1,
    state_tag_ram_reg_2,
    state_tag_ram_reg_3,
    m1_CRRESP,
    state_tag_ram_reg_4,
    \ACSNOOP_reg_reg[3] ,
    \ACSNOOP_reg_reg[1] ,
    ADDRBWRADDR,
    state_tag_ram_reg_5,
    state_tag_ram_reg_6,
    \m_ARADDR_reg_reg[31] ,
    state_tag_ram_reg_7,
    \ACADDR_reg_reg[31] ,
    \ACSNOOP_reg_reg[0] ,
    ACLK_IBUF_BUFG,
    SR,
    Q,
    w_addr,
    state_tag_ram_reg_8,
    DIBDI,
    WEA,
    WEBWE,
    plrut_ram_reg_0_15_0_0_i_4,
    plrut_ram_reg_0_15_0_0_i_4_0,
    cache_reg,
    plrut_ram_reg_0_15_2_2_i_1,
    plrut_ram_reg_0_15_2_2_i_1_0,
    state_tag_ram_reg_9,
    m1_CRVALID,
    state_tag_ram_reg_10,
    cache_reg_0,
    cache_reg_1,
    cache_reg_2,
    state_tag_ram_reg_11,
    state_tag_ram_reg_12,
    instr_type,
    state_tag_ram_reg_13);
  output [2:0]DOADO;
  output [24:0]DOBDO;
  output [0:0]DIADI;
  output [0:0]\m_AWADDR_reg_reg[31] ;
  output state_tag_ram_reg_0;
  output state_tag_ram_reg_1;
  output state_tag_ram_reg_2;
  output state_tag_ram_reg_3;
  output [0:0]m1_CRRESP;
  output state_tag_ram_reg_4;
  output \ACSNOOP_reg_reg[3] ;
  output \ACSNOOP_reg_reg[1] ;
  output [1:0]ADDRBWRADDR;
  output state_tag_ram_reg_5;
  output [3:0]state_tag_ram_reg_6;
  output [3:0]\m_ARADDR_reg_reg[31] ;
  output [3:0]state_tag_ram_reg_7;
  output [3:0]\ACADDR_reg_reg[31] ;
  output \ACSNOOP_reg_reg[0] ;
  input ACLK_IBUF_BUFG;
  input [0:0]SR;
  input [25:0]Q;
  input [3:0]w_addr;
  input [1:0]state_tag_ram_reg_8;
  input [23:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input plrut_ram_reg_0_15_0_0_i_4;
  input plrut_ram_reg_0_15_0_0_i_4_0;
  input [0:0]cache_reg;
  input plrut_ram_reg_0_15_2_2_i_1;
  input [0:0]plrut_ram_reg_0_15_2_2_i_1_0;
  input [3:0]state_tag_ram_reg_9;
  input m1_CRVALID;
  input state_tag_ram_reg_10;
  input [0:0]cache_reg_0;
  input cache_reg_1;
  input cache_reg_2;
  input state_tag_ram_reg_11;
  input [0:0]state_tag_ram_reg_12;
  input instr_type;
  input [0:0]state_tag_ram_reg_13;

  wire [3:0]\ACADDR_reg_reg[31] ;
  wire ACLK_IBUF_BUFG;
  wire \ACSNOOP_reg_reg[0] ;
  wire \ACSNOOP_reg_reg[1] ;
  wire \ACSNOOP_reg_reg[3] ;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]DIADI;
  wire [23:0]DIBDI;
  wire [2:0]DOADO;
  wire [24:0]DOBDO;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [0:0]cache_reg;
  wire [0:0]cache_reg_0;
  wire cache_reg_1;
  wire cache_reg_2;
  wire instr_type;
  wire [0:0]m1_CRRESP;
  wire m1_CRVALID;
  wire [3:0]\m_ARADDR_reg_reg[31] ;
  wire [0:0]\m_AWADDR_reg_reg[31] ;
  wire plrut_ram_reg_0_15_0_0_i_4;
  wire plrut_ram_reg_0_15_0_0_i_4_0;
  wire plrut_ram_reg_0_15_2_2_i_1;
  wire [0:0]plrut_ram_reg_0_15_2_2_i_1_0;
  wire state_tag_ram_reg_0;
  wire state_tag_ram_reg_1;
  wire state_tag_ram_reg_10;
  wire state_tag_ram_reg_11;
  wire [0:0]state_tag_ram_reg_12;
  wire [0:0]state_tag_ram_reg_13;
  wire state_tag_ram_reg_2;
  wire state_tag_ram_reg_3;
  wire state_tag_ram_reg_4;
  wire state_tag_ram_reg_5;
  wire [3:0]state_tag_ram_reg_6;
  wire [3:0]state_tag_ram_reg_7;
  wire [1:0]state_tag_ram_reg_8;
  wire [3:0]state_tag_ram_reg_9;
  wire state_tag_ram_reg_n_14;
  wire state_tag_ram_reg_n_15;
  wire state_tag_ram_reg_n_16;
  wire state_tag_ram_reg_n_17;
  wire state_tag_ram_reg_n_18;
  wire state_tag_ram_reg_n_19;
  wire state_tag_ram_reg_n_20;
  wire state_tag_ram_reg_n_21;
  wire state_tag_ram_reg_n_22;
  wire state_tag_ram_reg_n_23;
  wire state_tag_ram_reg_n_24;
  wire state_tag_ram_reg_n_25;
  wire state_tag_ram_reg_n_26;
  wire state_tag_ram_reg_n_27;
  wire state_tag_ram_reg_n_28;
  wire state_tag_ram_reg_n_29;
  wire state_tag_ram_reg_n_30;
  wire state_tag_ram_reg_n_31;
  wire state_tag_ram_reg_n_32;
  wire state_tag_ram_reg_n_33;
  wire state_tag_ram_reg_n_34;
  wire state_tag_ram_reg_n_35;
  wire [3:0]w_addr;
  wire NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_state_tag_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_SBITERR_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOADO_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h45555555)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(state_tag_ram_reg_4),
        .I1(state_tag_ram_reg_9[1]),
        .I2(state_tag_ram_reg_9[3]),
        .I3(state_tag_ram_reg_9[0]),
        .I4(state_tag_ram_reg_9[2]),
        .O(\ACSNOOP_reg_reg[1] ));
  LUT4 #(
    .INIT(16'hAA8A)) 
    cache_reg_i_46
       (.I0(cache_reg),
        .I1(DOBDO[22]),
        .I2(DOBDO[24]),
        .I3(DOBDO[23]),
        .O(state_tag_ram_reg_2));
  LUT5 #(
    .INIT(32'hF0D0FFFF)) 
    cache_reg_i_7
       (.I0(DOADO[2]),
        .I1(DOADO[0]),
        .I2(cache_reg_0),
        .I3(DOADO[1]),
        .I4(cache_reg_2),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFC8CCC8CCC8CC)) 
    cache_reg_i_8
       (.I0(DOADO[1]),
        .I1(cache_reg_0),
        .I2(DOADO[0]),
        .I3(DOADO[2]),
        .I4(cache_reg_1),
        .I5(cache_reg_2),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'hE21D)) 
    equal3_carry__0_i_1
       (.I0(state_tag_ram_reg_13),
        .I1(instr_type),
        .I2(state_tag_ram_reg_12),
        .I3(DOBDO[21]),
        .O(\m_ARADDR_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    equal3_carry__0_i_1__1
       (.I0(Q[25]),
        .I1(state_tag_ram_reg_n_14),
        .O(\ACADDR_reg_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry__0_i_2
       (.I0(DOBDO[20]),
        .I1(DIBDI[20]),
        .I2(DOBDO[18]),
        .I3(DIBDI[18]),
        .I4(DIBDI[19]),
        .I5(DOBDO[19]),
        .O(\m_ARADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry__0_i_2__0
       (.I0(state_tag_ram_reg_n_15),
        .I1(Q[24]),
        .I2(state_tag_ram_reg_n_17),
        .I3(Q[22]),
        .I4(Q[23]),
        .I5(state_tag_ram_reg_n_16),
        .O(\ACADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry__0_i_3
       (.I0(DOBDO[17]),
        .I1(DIBDI[17]),
        .I2(DOBDO[15]),
        .I3(DIBDI[15]),
        .I4(DIBDI[16]),
        .I5(DOBDO[16]),
        .O(\m_ARADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry__0_i_3__0
       (.I0(state_tag_ram_reg_n_18),
        .I1(Q[21]),
        .I2(state_tag_ram_reg_n_19),
        .I3(Q[20]),
        .I4(Q[19]),
        .I5(state_tag_ram_reg_n_20),
        .O(\ACADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry__0_i_4
       (.I0(DOBDO[14]),
        .I1(DIBDI[14]),
        .I2(DOBDO[12]),
        .I3(DIBDI[12]),
        .I4(DIBDI[13]),
        .I5(DOBDO[13]),
        .O(\m_ARADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry__0_i_4__0
       (.I0(state_tag_ram_reg_n_21),
        .I1(Q[18]),
        .I2(state_tag_ram_reg_n_22),
        .I3(Q[17]),
        .I4(Q[16]),
        .I5(state_tag_ram_reg_n_23),
        .O(\ACADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_1
       (.I0(DOBDO[11]),
        .I1(DIBDI[11]),
        .I2(DOBDO[9]),
        .I3(DIBDI[9]),
        .I4(DIBDI[10]),
        .I5(DOBDO[10]),
        .O(state_tag_ram_reg_6[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_1__0
       (.I0(state_tag_ram_reg_n_24),
        .I1(Q[15]),
        .I2(state_tag_ram_reg_n_26),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(state_tag_ram_reg_n_25),
        .O(state_tag_ram_reg_7[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_2
       (.I0(DOBDO[8]),
        .I1(DIBDI[8]),
        .I2(DOBDO[6]),
        .I3(DIBDI[6]),
        .I4(DIBDI[7]),
        .I5(DOBDO[7]),
        .O(state_tag_ram_reg_6[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_2__0
       (.I0(state_tag_ram_reg_n_27),
        .I1(Q[12]),
        .I2(state_tag_ram_reg_n_29),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(state_tag_ram_reg_n_28),
        .O(state_tag_ram_reg_7[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_3
       (.I0(DOBDO[5]),
        .I1(DIBDI[5]),
        .I2(DOBDO[3]),
        .I3(DIBDI[3]),
        .I4(DIBDI[4]),
        .I5(DOBDO[4]),
        .O(state_tag_ram_reg_6[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_3__0
       (.I0(state_tag_ram_reg_n_30),
        .I1(Q[9]),
        .I2(state_tag_ram_reg_n_31),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(state_tag_ram_reg_n_32),
        .O(state_tag_ram_reg_7[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_4
       (.I0(DOBDO[2]),
        .I1(DIBDI[2]),
        .I2(DOBDO[0]),
        .I3(DIBDI[0]),
        .I4(DIBDI[1]),
        .I5(DOBDO[1]),
        .O(state_tag_ram_reg_6[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_4__0
       (.I0(state_tag_ram_reg_n_33),
        .I1(Q[6]),
        .I2(state_tag_ram_reg_n_35),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(state_tag_ram_reg_n_34),
        .O(state_tag_ram_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00005545)) 
    plrut_ram_reg_0_15_0_0_i_5
       (.I0(plrut_ram_reg_0_15_0_0_i_4),
        .I1(DOBDO[23]),
        .I2(DOBDO[24]),
        .I3(DOBDO[22]),
        .I4(plrut_ram_reg_0_15_0_0_i_4_0),
        .O(state_tag_ram_reg_0));
  LUT6 #(
    .INIT(64'hFB00FFFFFB00FB00)) 
    plrut_ram_reg_0_15_2_2_i_2
       (.I0(DOBDO[23]),
        .I1(DOBDO[24]),
        .I2(DOBDO[22]),
        .I3(cache_reg),
        .I4(plrut_ram_reg_0_15_2_2_i_1),
        .I5(plrut_ram_reg_0_15_2_2_i_1_0),
        .O(state_tag_ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h04)) 
    plrut_ram_reg_0_15_2_2_i_4
       (.I0(DOBDO[23]),
        .I1(DOBDO[24]),
        .I2(DOBDO[22]),
        .O(state_tag_ram_reg_3));
  LUT6 #(
    .INIT(64'h1001000000000000)) 
    \s_RRESP_reg[3]_i_8 
       (.I0(state_tag_ram_reg_4),
        .I1(state_tag_ram_reg_9[3]),
        .I2(state_tag_ram_reg_9[2]),
        .I3(state_tag_ram_reg_9[1]),
        .I4(state_tag_ram_reg_9[0]),
        .I5(m1_CRVALID),
        .O(m1_CRRESP));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "400" *) 
  (* RTL_RAM_NAME = "way3/state_tag_ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_01(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    state_tag_ram_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w_addr,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ACLK_IBUF_BUFG),
        .CLKBWRCLK(ACLK_IBUF_BUFG),
        .DBITERR(NLW_state_tag_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,state_tag_ram_reg_8,Q[25:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI[23:21],\m_AWADDR_reg_reg[31] ,DIBDI[20:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_state_tag_ram_reg_DOADO_UNCONNECTED[31:25],DOADO,state_tag_ram_reg_n_14,state_tag_ram_reg_n_15,state_tag_ram_reg_n_16,state_tag_ram_reg_n_17,state_tag_ram_reg_n_18,state_tag_ram_reg_n_19,state_tag_ram_reg_n_20,state_tag_ram_reg_n_21,state_tag_ram_reg_n_22,state_tag_ram_reg_n_23,state_tag_ram_reg_n_24,state_tag_ram_reg_n_25,state_tag_ram_reg_n_26,state_tag_ram_reg_n_27,state_tag_ram_reg_n_28,state_tag_ram_reg_n_29,state_tag_ram_reg_n_30,state_tag_ram_reg_n_31,state_tag_ram_reg_n_32,state_tag_ram_reg_n_33,state_tag_ram_reg_n_34,state_tag_ram_reg_n_35}),
        .DOBDO({NLW_state_tag_ram_reg_DOBDO_UNCONNECTED[31:25],DOBDO}),
        .DOPADOP(NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_state_tag_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_12
       (.I0(state_tag_ram_reg_12),
        .I1(instr_type),
        .I2(state_tag_ram_reg_13),
        .O(\m_AWADDR_reg_reg[31] ));
  LUT6 #(
    .INIT(64'h000000000F2F0000)) 
    state_tag_ram_reg_i_36
       (.I0(DOADO[2]),
        .I1(DOADO[0]),
        .I2(cache_reg_0),
        .I3(DOADO[1]),
        .I4(cache_reg_2),
        .I5(state_tag_ram_reg_11),
        .O(state_tag_ram_reg_4));
  LUT4 #(
    .INIT(16'hFFFD)) 
    state_tag_ram_reg_i_39
       (.I0(state_tag_ram_reg_9[0]),
        .I1(state_tag_ram_reg_9[1]),
        .I2(state_tag_ram_reg_9[2]),
        .I3(state_tag_ram_reg_9[3]),
        .O(\ACSNOOP_reg_reg[0] ));
  LUT4 #(
    .INIT(16'hF0D0)) 
    state_tag_ram_reg_i_3__0
       (.I0(DOADO[2]),
        .I1(DOADO[0]),
        .I2(cache_reg_0),
        .I3(DOADO[1]),
        .O(state_tag_ram_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    state_tag_ram_reg_i_40
       (.I0(state_tag_ram_reg_9[3]),
        .I1(state_tag_ram_reg_9[1]),
        .I2(state_tag_ram_reg_9[0]),
        .I3(state_tag_ram_reg_9[2]),
        .O(\ACSNOOP_reg_reg[3] ));
  LUT6 #(
    .INIT(64'h14000000FFFFFFFF)) 
    state_tag_ram_reg_i_6
       (.I0(state_tag_ram_reg_4),
        .I1(state_tag_ram_reg_9[3]),
        .I2(state_tag_ram_reg_9[1]),
        .I3(state_tag_ram_reg_9[0]),
        .I4(state_tag_ram_reg_9[2]),
        .I5(state_tag_ram_reg_10),
        .O(DIADI));
endmodule

(* ORIG_REF_NAME = "state_tag_ram" *) 
module state_tag_ram_3
   (DOADO,
    DOBDO,
    WEBWE,
    state_tag_ram_reg_0,
    \r_plrut_reg[1] ,
    w_plrut,
    state_tag_ram_reg_1,
    state_tag_ram_reg_2,
    state_tag_ram_reg_i_45__0_0,
    instr_type_reg,
    state_tag_ram_reg_3,
    state_tag_ram_reg_4,
    S,
    \m_ARADDR_reg_reg[31] ,
    state_tag_ram_reg_5,
    \ACADDR_reg_reg[31] ,
    WEA,
    ACLK_IBUF_BUFG,
    SR,
    Q,
    w_addr,
    DIADI,
    DIBDI,
    state_tag_ram_reg_6,
    CO,
    \r_plrut_reg[0] ,
    \r_plrut_reg[0]_0 ,
    plrut_ram_reg_0_15_0_0_i_1__0_0,
    state_tag_ram_reg_7,
    plrut_ram_reg_0_15_0_0_i_1__0_1,
    state_tag_ram_reg_8,
    \r_plrut_reg[2] ,
    \r_plrut_reg[2]_0 ,
    instr_type,
    state_tag_ram_reg_9,
    state_tag_ram_reg_i_40__0,
    state_tag_ram_reg_10,
    equal1_carry__0,
    equal1_carry__0_0,
    state_tag_ram_reg_11,
    state_tag_ram_reg_12,
    state_tag_ram_reg_13);
  output [2:0]DOADO;
  output [24:0]DOBDO;
  output [0:0]WEBWE;
  output state_tag_ram_reg_0;
  output [0:0]\r_plrut_reg[1] ;
  output [1:0]w_plrut;
  output state_tag_ram_reg_1;
  output state_tag_ram_reg_2;
  output [0:0]state_tag_ram_reg_i_45__0_0;
  output instr_type_reg;
  output state_tag_ram_reg_3;
  output state_tag_ram_reg_4;
  output [3:0]S;
  output [3:0]\m_ARADDR_reg_reg[31] ;
  output [3:0]state_tag_ram_reg_5;
  output [3:0]\ACADDR_reg_reg[31] ;
  output [0:0]WEA;
  input ACLK_IBUF_BUFG;
  input [0:0]SR;
  input [25:0]Q;
  input [4:0]w_addr;
  input [2:0]DIADI;
  input [24:0]DIBDI;
  input state_tag_ram_reg_6;
  input [0:0]CO;
  input \r_plrut_reg[0] ;
  input \r_plrut_reg[0]_0 ;
  input [1:0]plrut_ram_reg_0_15_0_0_i_1__0_0;
  input state_tag_ram_reg_7;
  input plrut_ram_reg_0_15_0_0_i_1__0_1;
  input state_tag_ram_reg_8;
  input \r_plrut_reg[2] ;
  input \r_plrut_reg[2]_0 ;
  input instr_type;
  input [0:0]state_tag_ram_reg_9;
  input state_tag_ram_reg_i_40__0;
  input [0:0]state_tag_ram_reg_10;
  input [0:0]equal1_carry__0;
  input [0:0]equal1_carry__0_0;
  input state_tag_ram_reg_11;
  input state_tag_ram_reg_12;
  input state_tag_ram_reg_13;

  wire [3:0]\ACADDR_reg_reg[31] ;
  wire ACLK_IBUF_BUFG;
  wire [0:0]CO;
  wire [2:0]DIADI;
  wire [24:0]DIBDI;
  wire [2:0]DOADO;
  wire [24:0]DOBDO;
  wire [25:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [0:0]equal1_carry__0;
  wire [0:0]equal1_carry__0_0;
  wire instr_type;
  wire instr_type_reg;
  wire [3:0]\m_ARADDR_reg_reg[31] ;
  wire [1:0]plrut_ram_reg_0_15_0_0_i_1__0_0;
  wire plrut_ram_reg_0_15_0_0_i_1__0_1;
  wire plrut_ram_reg_0_15_0_0_i_4__0_n_0;
  wire \r_plrut_reg[0] ;
  wire \r_plrut_reg[0]_0 ;
  wire [0:0]\r_plrut_reg[1] ;
  wire \r_plrut_reg[2] ;
  wire \r_plrut_reg[2]_0 ;
  wire state_tag_ram_reg_0;
  wire state_tag_ram_reg_1;
  wire [0:0]state_tag_ram_reg_10;
  wire state_tag_ram_reg_11;
  wire state_tag_ram_reg_12;
  wire state_tag_ram_reg_13;
  wire state_tag_ram_reg_2;
  wire state_tag_ram_reg_3;
  wire state_tag_ram_reg_4;
  wire [3:0]state_tag_ram_reg_5;
  wire state_tag_ram_reg_6;
  wire state_tag_ram_reg_7;
  wire state_tag_ram_reg_8;
  wire [0:0]state_tag_ram_reg_9;
  wire state_tag_ram_reg_i_1__6_n_0;
  wire state_tag_ram_reg_i_40__0;
  wire [0:0]state_tag_ram_reg_i_45__0_0;
  wire state_tag_ram_reg_n_14;
  wire state_tag_ram_reg_n_15;
  wire state_tag_ram_reg_n_16;
  wire state_tag_ram_reg_n_17;
  wire state_tag_ram_reg_n_18;
  wire state_tag_ram_reg_n_19;
  wire state_tag_ram_reg_n_20;
  wire state_tag_ram_reg_n_21;
  wire state_tag_ram_reg_n_22;
  wire state_tag_ram_reg_n_23;
  wire state_tag_ram_reg_n_24;
  wire state_tag_ram_reg_n_25;
  wire state_tag_ram_reg_n_26;
  wire state_tag_ram_reg_n_27;
  wire state_tag_ram_reg_n_28;
  wire state_tag_ram_reg_n_29;
  wire state_tag_ram_reg_n_30;
  wire state_tag_ram_reg_n_31;
  wire state_tag_ram_reg_n_32;
  wire state_tag_ram_reg_n_33;
  wire state_tag_ram_reg_n_34;
  wire state_tag_ram_reg_n_35;
  wire [4:0]w_addr;
  wire w_en_w1;
  wire [1:0]w_plrut;
  wire NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_state_tag_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_SBITERR_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOADO_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    cache_reg_i_2__0
       (.I0(state_tag_ram_reg_0),
        .O(state_tag_ram_reg_i_45__0_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    equal1_carry__0_i_1__0
       (.I0(equal1_carry__0),
        .I1(instr_type),
        .I2(equal1_carry__0_0),
        .I3(DOBDO[21]),
        .O(\m_ARADDR_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    equal1_carry__0_i_1__2
       (.I0(Q[25]),
        .I1(state_tag_ram_reg_n_14),
        .O(\ACADDR_reg_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry__0_i_2__1
       (.I0(DOBDO[20]),
        .I1(DIBDI[20]),
        .I2(DOBDO[18]),
        .I3(DIBDI[18]),
        .I4(DIBDI[19]),
        .I5(DOBDO[19]),
        .O(\m_ARADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry__0_i_2__2
       (.I0(state_tag_ram_reg_n_15),
        .I1(Q[24]),
        .I2(state_tag_ram_reg_n_16),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(state_tag_ram_reg_n_17),
        .O(\ACADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry__0_i_3__1
       (.I0(DOBDO[17]),
        .I1(DIBDI[17]),
        .I2(DOBDO[15]),
        .I3(DIBDI[15]),
        .I4(DIBDI[16]),
        .I5(DOBDO[16]),
        .O(\m_ARADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry__0_i_3__2
       (.I0(state_tag_ram_reg_n_18),
        .I1(Q[21]),
        .I2(state_tag_ram_reg_n_20),
        .I3(Q[19]),
        .I4(Q[20]),
        .I5(state_tag_ram_reg_n_19),
        .O(\ACADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry__0_i_4__1
       (.I0(DOBDO[14]),
        .I1(DIBDI[14]),
        .I2(DOBDO[12]),
        .I3(DIBDI[12]),
        .I4(DIBDI[13]),
        .I5(DOBDO[13]),
        .O(\m_ARADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry__0_i_4__2
       (.I0(state_tag_ram_reg_n_21),
        .I1(Q[18]),
        .I2(state_tag_ram_reg_n_23),
        .I3(Q[16]),
        .I4(Q[17]),
        .I5(state_tag_ram_reg_n_22),
        .O(\ACADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_1__1
       (.I0(DOBDO[11]),
        .I1(DIBDI[11]),
        .I2(DOBDO[9]),
        .I3(DIBDI[9]),
        .I4(DIBDI[10]),
        .I5(DOBDO[10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_1__2
       (.I0(state_tag_ram_reg_n_24),
        .I1(Q[15]),
        .I2(state_tag_ram_reg_n_26),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(state_tag_ram_reg_n_25),
        .O(state_tag_ram_reg_5[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_2__1
       (.I0(DOBDO[8]),
        .I1(DIBDI[8]),
        .I2(DOBDO[6]),
        .I3(DIBDI[6]),
        .I4(DIBDI[7]),
        .I5(DOBDO[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_2__2
       (.I0(state_tag_ram_reg_n_27),
        .I1(Q[12]),
        .I2(state_tag_ram_reg_n_28),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(state_tag_ram_reg_n_29),
        .O(state_tag_ram_reg_5[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_3__1
       (.I0(DOBDO[5]),
        .I1(DIBDI[5]),
        .I2(DOBDO[3]),
        .I3(DIBDI[3]),
        .I4(DIBDI[4]),
        .I5(DOBDO[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_3__2
       (.I0(state_tag_ram_reg_n_30),
        .I1(Q[9]),
        .I2(state_tag_ram_reg_n_31),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(state_tag_ram_reg_n_32),
        .O(state_tag_ram_reg_5[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_4__1
       (.I0(DOBDO[2]),
        .I1(DIBDI[2]),
        .I2(DOBDO[0]),
        .I3(DIBDI[0]),
        .I4(DIBDI[1]),
        .I5(DOBDO[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal1_carry_i_4__2
       (.I0(state_tag_ram_reg_n_33),
        .I1(Q[6]),
        .I2(state_tag_ram_reg_n_34),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(state_tag_ram_reg_n_35),
        .O(state_tag_ram_reg_5[0]));
  LUT6 #(
    .INIT(64'h000000000D000D0D)) 
    m1_CACHE_HIT_OBUF_inst_i_2
       (.I0(CO),
        .I1(state_tag_ram_reg_1),
        .I2(\r_plrut_reg[0]_0 ),
        .I3(state_tag_ram_reg_7),
        .I4(state_tag_ram_reg_9),
        .I5(\r_plrut_reg[0] ),
        .O(state_tag_ram_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF40004)) 
    plrut_ram_reg_0_15_0_0_i_1__0
       (.I0(state_tag_ram_reg_1),
        .I1(CO),
        .I2(\r_plrut_reg[0] ),
        .I3(\r_plrut_reg[0]_0 ),
        .I4(plrut_ram_reg_0_15_0_0_i_1__0_0[0]),
        .I5(plrut_ram_reg_0_15_0_0_i_4__0_n_0),
        .O(w_plrut[0]));
  LUT3 #(
    .INIT(8'h04)) 
    plrut_ram_reg_0_15_0_0_i_3__0
       (.I0(DOBDO[23]),
        .I1(DOBDO[24]),
        .I2(DOBDO[22]),
        .O(state_tag_ram_reg_1));
  LUT6 #(
    .INIT(64'h222200A8888800A8)) 
    plrut_ram_reg_0_15_0_0_i_4__0
       (.I0(state_tag_ram_reg_2),
        .I1(plrut_ram_reg_0_15_0_0_i_1__0_0[0]),
        .I2(state_tag_ram_reg_1),
        .I3(state_tag_ram_reg_7),
        .I4(plrut_ram_reg_0_15_0_0_i_1__0_1),
        .I5(plrut_ram_reg_0_15_0_0_i_1__0_0[1]),
        .O(plrut_ram_reg_0_15_0_0_i_4__0_n_0));
  MUXF7 plrut_ram_reg_0_15_2_2_i_1__0
       (.I0(\r_plrut_reg[2] ),
        .I1(\r_plrut_reg[2]_0 ),
        .O(w_plrut[1]),
        .S(state_tag_ram_reg_2));
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_9__0 
       (.I0(instr_type),
        .I1(state_tag_ram_reg_2),
        .O(instr_type_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "400" *) 
  (* RTL_RAM_NAME = "way1/state_tag_ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_01(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    state_tag_ram_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w_addr[4:1],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ACLK_IBUF_BUFG),
        .CLKBWRCLK(ACLK_IBUF_BUFG),
        .DBITERR(NLW_state_tag_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,Q[25:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_state_tag_ram_reg_DOADO_UNCONNECTED[31:25],DOADO,state_tag_ram_reg_n_14,state_tag_ram_reg_n_15,state_tag_ram_reg_n_16,state_tag_ram_reg_n_17,state_tag_ram_reg_n_18,state_tag_ram_reg_n_19,state_tag_ram_reg_n_20,state_tag_ram_reg_n_21,state_tag_ram_reg_n_22,state_tag_ram_reg_n_23,state_tag_ram_reg_n_24,state_tag_ram_reg_n_25,state_tag_ram_reg_n_26,state_tag_ram_reg_n_27,state_tag_ram_reg_n_28,state_tag_ram_reg_n_29,state_tag_ram_reg_n_30,state_tag_ram_reg_n_31,state_tag_ram_reg_n_32,state_tag_ram_reg_n_33,state_tag_ram_reg_n_34,state_tag_ram_reg_n_35}),
        .DOBDO({NLW_state_tag_ram_reg_DOBDO_UNCONNECTED[31:25],DOBDO}),
        .DOPADOP(NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_state_tag_ram_reg_SBITERR_UNCONNECTED),
        .WEA({state_tag_ram_reg_i_1__6_n_0,state_tag_ram_reg_i_1__6_n_0,state_tag_ram_reg_i_1__6_n_0,state_tag_ram_reg_i_1__6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,w_en_w1,w_en_w1,w_en_w1,w_en_w1}));
  LUT6 #(
    .INIT(64'h00FF000000FB0000)) 
    state_tag_ram_reg_i_1__4
       (.I0(state_tag_ram_reg_0),
        .I1(w_addr[0]),
        .I2(state_tag_ram_reg_6),
        .I3(state_tag_ram_reg_11),
        .I4(state_tag_ram_reg_12),
        .I5(state_tag_ram_reg_13),
        .O(WEA));
  LUT6 #(
    .INIT(64'h00FF000000FE0000)) 
    state_tag_ram_reg_i_1__6
       (.I0(state_tag_ram_reg_0),
        .I1(w_addr[0]),
        .I2(state_tag_ram_reg_6),
        .I3(state_tag_ram_reg_11),
        .I4(state_tag_ram_reg_4),
        .I5(state_tag_ram_reg_13),
        .O(state_tag_ram_reg_i_1__6_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    state_tag_ram_reg_i_2__3
       (.I0(state_tag_ram_reg_0),
        .I1(w_addr[0]),
        .I2(state_tag_ram_reg_6),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'h08)) 
    state_tag_ram_reg_i_2__4
       (.I0(state_tag_ram_reg_0),
        .I1(w_addr[0]),
        .I2(state_tag_ram_reg_6),
        .O(\r_plrut_reg[1] ));
  LUT3 #(
    .INIT(8'h01)) 
    state_tag_ram_reg_i_2__5
       (.I0(state_tag_ram_reg_0),
        .I1(w_addr[0]),
        .I2(state_tag_ram_reg_6),
        .O(w_en_w1));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    state_tag_ram_reg_i_3__2
       (.I0(state_tag_ram_reg_10),
        .I1(DOADO[1]),
        .I2(DOADO[2]),
        .I3(DOADO[0]),
        .O(state_tag_ram_reg_4));
  LUT6 #(
    .INIT(64'h00000000DDDDD0DD)) 
    state_tag_ram_reg_i_45__0
       (.I0(state_tag_ram_reg_2),
        .I1(state_tag_ram_reg_8),
        .I2(state_tag_ram_reg_1),
        .I3(CO),
        .I4(\r_plrut_reg[0]_0 ),
        .I5(\r_plrut_reg[0] ),
        .O(state_tag_ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    state_tag_ram_reg_i_50__0
       (.I0(state_tag_ram_reg_i_40__0),
        .I1(DOADO[0]),
        .I2(DOADO[2]),
        .I3(DOADO[1]),
        .I4(state_tag_ram_reg_10),
        .O(state_tag_ram_reg_3));
endmodule

(* ORIG_REF_NAME = "state_tag_ram" *) 
module state_tag_ram_4
   (instr_type_reg,
    WEBWE,
    \r_plrut_reg[1] ,
    \state_reg[0] ,
    state_tag_ram_reg_0,
    state_tag_ram_reg_1,
    D,
    \m_AWDOMAIN_reg_reg[1] ,
    \m_AWDOMAIN_reg_reg[0] ,
    state_tag_ram_reg_2,
    state_tag_ram_reg_3,
    state_tag_ram_reg_4,
    state_tag_ram_reg_5,
    state_tag_ram_reg_6,
    state_tag_ram_reg_7,
    \m_ARADDR_reg_reg[31] ,
    state_tag_ram_reg_8,
    \ACADDR_reg_reg[31] ,
    state_tag_ram_reg_9,
    WEA,
    ACLK_IBUF_BUFG,
    SR,
    Q,
    w_addr,
    DIADI,
    DIBDI,
    state_tag_ram_reg_10,
    state_tag_ram_reg_11,
    state_tag_ram_reg_12,
    instr_type,
    state_tag_ram_reg_13,
    s1_RREADY,
    state_tag_ram_reg_14,
    \state[2]_i_2__0 ,
    \state[2]_i_2__0_0 ,
    DOBDO,
    state_tag_ram_reg_15,
    state_tag_ram_reg_16,
    \state_reg[1] ,
    \state_reg[1]_0 ,
    cache_reg,
    cache_reg_0,
    cache_reg_1,
    cache_reg_2,
    state_tag_ram_reg_i_36__0,
    state_tag_ram_reg_i_40__0,
    DOADO,
    state_tag_ram_reg_17,
    state_tag_ram_reg_i_36__0_0,
    equal2_carry__0,
    equal2_carry__0_0,
    state_tag_ram_reg_18,
    state_tag_ram_reg_19,
    state_tag_ram_reg_20);
  output [0:0]instr_type_reg;
  output [0:0]WEBWE;
  output [0:0]\r_plrut_reg[1] ;
  output \state_reg[0] ;
  output state_tag_ram_reg_0;
  output state_tag_ram_reg_1;
  output [21:0]D;
  output \m_AWDOMAIN_reg_reg[1] ;
  output \m_AWDOMAIN_reg_reg[0] ;
  output state_tag_ram_reg_2;
  output state_tag_ram_reg_3;
  output state_tag_ram_reg_4;
  output state_tag_ram_reg_5;
  output state_tag_ram_reg_6;
  output [3:0]state_tag_ram_reg_7;
  output [3:0]\m_ARADDR_reg_reg[31] ;
  output [3:0]state_tag_ram_reg_8;
  output [3:0]\ACADDR_reg_reg[31] ;
  output state_tag_ram_reg_9;
  output [0:0]WEA;
  input ACLK_IBUF_BUFG;
  input [0:0]SR;
  input [25:0]Q;
  input [3:0]w_addr;
  input [2:0]DIADI;
  input [23:0]DIBDI;
  input [0:0]state_tag_ram_reg_10;
  input state_tag_ram_reg_11;
  input state_tag_ram_reg_12;
  input instr_type;
  input state_tag_ram_reg_13;
  input s1_RREADY;
  input [0:0]state_tag_ram_reg_14;
  input \state[2]_i_2__0 ;
  input \state[2]_i_2__0_0 ;
  input [24:0]DOBDO;
  input [24:0]state_tag_ram_reg_15;
  input [24:0]state_tag_ram_reg_16;
  input \state_reg[1] ;
  input [1:0]\state_reg[1]_0 ;
  input cache_reg;
  input cache_reg_0;
  input [0:0]cache_reg_1;
  input [0:0]cache_reg_2;
  input state_tag_ram_reg_i_36__0;
  input [0:0]state_tag_ram_reg_i_40__0;
  input [2:0]DOADO;
  input [0:0]state_tag_ram_reg_17;
  input state_tag_ram_reg_i_36__0_0;
  input [0:0]equal2_carry__0;
  input [0:0]equal2_carry__0_0;
  input state_tag_ram_reg_18;
  input state_tag_ram_reg_19;
  input state_tag_ram_reg_20;

  wire [3:0]\ACADDR_reg_reg[31] ;
  wire ACLK_IBUF_BUFG;
  wire [21:0]D;
  wire [2:0]DIADI;
  wire [23:0]DIBDI;
  wire [2:0]DOADO;
  wire [24:0]DOBDO;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire cache_reg;
  wire cache_reg_0;
  wire [0:0]cache_reg_1;
  wire [0:0]cache_reg_2;
  wire cache_reg_i_49__0_n_0;
  wire [0:0]equal2_carry__0;
  wire [0:0]equal2_carry__0_0;
  wire instr_type;
  wire [0:0]instr_type_reg;
  wire [3:0]\m_ARADDR_reg_reg[31] ;
  wire \m_AWDOMAIN_reg_reg[0] ;
  wire \m_AWDOMAIN_reg_reg[1] ;
  wire [0:0]\r_plrut_reg[1] ;
  wire [2:0]r_state_w2;
  wire [2:0]r_state_w2_s;
  wire s1_RREADY;
  wire \state[2]_i_2__0 ;
  wire \state[2]_i_2__0_0 ;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire [1:0]\state_reg[1]_0 ;
  wire state_tag_ram_reg_0;
  wire state_tag_ram_reg_1;
  wire [0:0]state_tag_ram_reg_10;
  wire state_tag_ram_reg_11;
  wire state_tag_ram_reg_12;
  wire state_tag_ram_reg_13;
  wire [0:0]state_tag_ram_reg_14;
  wire [24:0]state_tag_ram_reg_15;
  wire [24:0]state_tag_ram_reg_16;
  wire [0:0]state_tag_ram_reg_17;
  wire state_tag_ram_reg_18;
  wire state_tag_ram_reg_19;
  wire state_tag_ram_reg_2;
  wire state_tag_ram_reg_20;
  wire state_tag_ram_reg_3;
  wire state_tag_ram_reg_4;
  wire state_tag_ram_reg_5;
  wire state_tag_ram_reg_6;
  wire [3:0]state_tag_ram_reg_7;
  wire [3:0]state_tag_ram_reg_8;
  wire state_tag_ram_reg_9;
  wire state_tag_ram_reg_i_1__5_n_0;
  wire state_tag_ram_reg_i_36__0;
  wire state_tag_ram_reg_i_36__0_0;
  wire [0:0]state_tag_ram_reg_i_40__0;
  wire state_tag_ram_reg_i_43__0_n_0;
  wire state_tag_ram_reg_n_14;
  wire state_tag_ram_reg_n_15;
  wire state_tag_ram_reg_n_16;
  wire state_tag_ram_reg_n_17;
  wire state_tag_ram_reg_n_18;
  wire state_tag_ram_reg_n_19;
  wire state_tag_ram_reg_n_20;
  wire state_tag_ram_reg_n_21;
  wire state_tag_ram_reg_n_22;
  wire state_tag_ram_reg_n_23;
  wire state_tag_ram_reg_n_24;
  wire state_tag_ram_reg_n_25;
  wire state_tag_ram_reg_n_26;
  wire state_tag_ram_reg_n_27;
  wire state_tag_ram_reg_n_28;
  wire state_tag_ram_reg_n_29;
  wire state_tag_ram_reg_n_30;
  wire state_tag_ram_reg_n_31;
  wire state_tag_ram_reg_n_32;
  wire state_tag_ram_reg_n_33;
  wire state_tag_ram_reg_n_34;
  wire state_tag_ram_reg_n_35;
  wire state_tag_ram_reg_n_46;
  wire state_tag_ram_reg_n_47;
  wire state_tag_ram_reg_n_48;
  wire state_tag_ram_reg_n_49;
  wire state_tag_ram_reg_n_50;
  wire state_tag_ram_reg_n_51;
  wire state_tag_ram_reg_n_52;
  wire state_tag_ram_reg_n_53;
  wire state_tag_ram_reg_n_54;
  wire state_tag_ram_reg_n_55;
  wire state_tag_ram_reg_n_56;
  wire state_tag_ram_reg_n_57;
  wire state_tag_ram_reg_n_58;
  wire state_tag_ram_reg_n_59;
  wire state_tag_ram_reg_n_60;
  wire state_tag_ram_reg_n_61;
  wire state_tag_ram_reg_n_62;
  wire state_tag_ram_reg_n_63;
  wire state_tag_ram_reg_n_64;
  wire state_tag_ram_reg_n_65;
  wire state_tag_ram_reg_n_66;
  wire state_tag_ram_reg_n_67;
  wire [3:0]w_addr;
  wire NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_state_tag_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_SBITERR_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOADO_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEFEEEFEFEEEEEEEE)) 
    cache_reg_i_1__0
       (.I0(cache_reg),
        .I1(state_tag_ram_reg_2),
        .I2(cache_reg_0),
        .I3(cache_reg_i_49__0_n_0),
        .I4(cache_reg_1),
        .I5(state_tag_ram_reg_13),
        .O(\r_plrut_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    cache_reg_i_47__0
       (.I0(cache_reg_2),
        .I1(r_state_w2[0]),
        .I2(r_state_w2[2]),
        .I3(r_state_w2[1]),
        .O(state_tag_ram_reg_2));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    cache_reg_i_49__0
       (.I0(r_state_w2[0]),
        .I1(r_state_w2[2]),
        .I2(r_state_w2[1]),
        .I3(DOBDO[22]),
        .I4(DOBDO[24]),
        .I5(DOBDO[23]),
        .O(cache_reg_i_49__0_n_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    equal2_carry__0_i_1__0
       (.I0(equal2_carry__0),
        .I1(instr_type),
        .I2(equal2_carry__0_0),
        .I3(state_tag_ram_reg_n_46),
        .O(\m_ARADDR_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    equal2_carry__0_i_1__2
       (.I0(Q[25]),
        .I1(state_tag_ram_reg_n_14),
        .O(\ACADDR_reg_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry__0_i_2__1
       (.I0(state_tag_ram_reg_n_47),
        .I1(DIBDI[20]),
        .I2(state_tag_ram_reg_n_49),
        .I3(DIBDI[18]),
        .I4(DIBDI[19]),
        .I5(state_tag_ram_reg_n_48),
        .O(\m_ARADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry__0_i_2__2
       (.I0(state_tag_ram_reg_n_15),
        .I1(Q[24]),
        .I2(state_tag_ram_reg_n_16),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(state_tag_ram_reg_n_17),
        .O(\ACADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry__0_i_3__1
       (.I0(state_tag_ram_reg_n_50),
        .I1(DIBDI[17]),
        .I2(state_tag_ram_reg_n_52),
        .I3(DIBDI[15]),
        .I4(DIBDI[16]),
        .I5(state_tag_ram_reg_n_51),
        .O(\m_ARADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry__0_i_3__2
       (.I0(state_tag_ram_reg_n_18),
        .I1(Q[21]),
        .I2(state_tag_ram_reg_n_20),
        .I3(Q[19]),
        .I4(Q[20]),
        .I5(state_tag_ram_reg_n_19),
        .O(\ACADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry__0_i_4__1
       (.I0(state_tag_ram_reg_n_53),
        .I1(DIBDI[14]),
        .I2(state_tag_ram_reg_n_55),
        .I3(DIBDI[12]),
        .I4(DIBDI[13]),
        .I5(state_tag_ram_reg_n_54),
        .O(\m_ARADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry__0_i_4__2
       (.I0(state_tag_ram_reg_n_21),
        .I1(Q[18]),
        .I2(state_tag_ram_reg_n_23),
        .I3(Q[16]),
        .I4(Q[17]),
        .I5(state_tag_ram_reg_n_22),
        .O(\ACADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_1__1
       (.I0(state_tag_ram_reg_n_56),
        .I1(DIBDI[11]),
        .I2(state_tag_ram_reg_n_58),
        .I3(DIBDI[9]),
        .I4(DIBDI[10]),
        .I5(state_tag_ram_reg_n_57),
        .O(state_tag_ram_reg_7[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_1__2
       (.I0(state_tag_ram_reg_n_24),
        .I1(Q[15]),
        .I2(state_tag_ram_reg_n_26),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(state_tag_ram_reg_n_25),
        .O(state_tag_ram_reg_8[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_2__1
       (.I0(state_tag_ram_reg_n_59),
        .I1(DIBDI[8]),
        .I2(state_tag_ram_reg_n_61),
        .I3(DIBDI[6]),
        .I4(DIBDI[7]),
        .I5(state_tag_ram_reg_n_60),
        .O(state_tag_ram_reg_7[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_2__2
       (.I0(state_tag_ram_reg_n_27),
        .I1(Q[12]),
        .I2(state_tag_ram_reg_n_29),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(state_tag_ram_reg_n_28),
        .O(state_tag_ram_reg_8[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_3__1
       (.I0(state_tag_ram_reg_n_62),
        .I1(DIBDI[5]),
        .I2(state_tag_ram_reg_n_64),
        .I3(DIBDI[3]),
        .I4(DIBDI[4]),
        .I5(state_tag_ram_reg_n_63),
        .O(state_tag_ram_reg_7[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_3__2
       (.I0(state_tag_ram_reg_n_30),
        .I1(Q[9]),
        .I2(state_tag_ram_reg_n_31),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(state_tag_ram_reg_n_32),
        .O(state_tag_ram_reg_8[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_4__1
       (.I0(state_tag_ram_reg_n_65),
        .I1(DIBDI[2]),
        .I2(state_tag_ram_reg_n_67),
        .I3(DIBDI[0]),
        .I4(DIBDI[1]),
        .I5(state_tag_ram_reg_n_66),
        .O(state_tag_ram_reg_7[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal2_carry_i_4__2
       (.I0(state_tag_ram_reg_n_33),
        .I1(Q[6]),
        .I2(state_tag_ram_reg_n_34),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(state_tag_ram_reg_n_35),
        .O(state_tag_ram_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h04)) 
    plrut_ram_reg_0_15_2_2_i_5__0
       (.I0(r_state_w2[1]),
        .I1(r_state_w2[2]),
        .I2(r_state_w2[0]),
        .O(state_tag_ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[10]_i_1__0 
       (.I0(state_tag_ram_reg_n_67),
        .I1(DOBDO[0]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[0]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[11]_i_1__0 
       (.I0(state_tag_ram_reg_n_66),
        .I1(DOBDO[1]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[1]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[12]_i_1__0 
       (.I0(state_tag_ram_reg_n_65),
        .I1(DOBDO[2]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[2]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[13]_i_1__0 
       (.I0(state_tag_ram_reg_n_64),
        .I1(DOBDO[3]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[3]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[14]_i_1__0 
       (.I0(state_tag_ram_reg_n_63),
        .I1(DOBDO[4]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[4]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[15]_i_1__0 
       (.I0(state_tag_ram_reg_n_62),
        .I1(DOBDO[5]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[5]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[16]_i_1__0 
       (.I0(state_tag_ram_reg_n_61),
        .I1(DOBDO[6]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[6]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[17]_i_1__0 
       (.I0(state_tag_ram_reg_n_60),
        .I1(DOBDO[7]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[7]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[18]_i_1__0 
       (.I0(state_tag_ram_reg_n_59),
        .I1(DOBDO[8]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[8]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[19]_i_1__0 
       (.I0(state_tag_ram_reg_n_58),
        .I1(DOBDO[9]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[9]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[20]_i_1__0 
       (.I0(state_tag_ram_reg_n_57),
        .I1(DOBDO[10]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[10]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[21]_i_1__0 
       (.I0(state_tag_ram_reg_n_56),
        .I1(DOBDO[11]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[11]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[22]_i_1__0 
       (.I0(state_tag_ram_reg_n_55),
        .I1(DOBDO[12]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[12]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[23]_i_1__0 
       (.I0(state_tag_ram_reg_n_54),
        .I1(DOBDO[13]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[13]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[24]_i_1__0 
       (.I0(state_tag_ram_reg_n_53),
        .I1(DOBDO[14]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[14]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[25]_i_1__0 
       (.I0(state_tag_ram_reg_n_52),
        .I1(DOBDO[15]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[15]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[26]_i_1__0 
       (.I0(state_tag_ram_reg_n_51),
        .I1(DOBDO[16]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[16]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[27]_i_1__0 
       (.I0(state_tag_ram_reg_n_50),
        .I1(DOBDO[17]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[17]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[28]_i_1__0 
       (.I0(state_tag_ram_reg_n_49),
        .I1(DOBDO[18]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[18]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[29]_i_1__0 
       (.I0(state_tag_ram_reg_n_48),
        .I1(DOBDO[19]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[19]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[30]_i_1__0 
       (.I0(state_tag_ram_reg_n_47),
        .I1(DOBDO[20]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[20]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_AWADDR_reg[31]_i_2__0 
       (.I0(state_tag_ram_reg_n_46),
        .I1(DOBDO[21]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[21]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h000200020002AAAA)) 
    \state[1]_i_5__0 
       (.I0(\state_reg[1] ),
        .I1(state_tag_ram_reg_0),
        .I2(state_tag_ram_reg_1),
        .I3(state_tag_ram_reg_i_43__0_n_0),
        .I4(\state_reg[1]_0 [1]),
        .I5(\state_reg[1]_0 [0]),
        .O(\m_AWDOMAIN_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h8AAA8AAA8AAAAAAA)) 
    \state[2]_i_3__0 
       (.I0(\state[2]_i_2__0 ),
        .I1(state_tag_ram_reg_0),
        .I2(\state[2]_i_2__0_0 ),
        .I3(state_tag_ram_reg_13),
        .I4(state_tag_ram_reg_i_43__0_n_0),
        .I5(state_tag_ram_reg_1),
        .O(\state_reg[0] ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \state[3]_i_2__0 
       (.I0(\state_reg[1]_0 [0]),
        .I1(\state_reg[1]_0 [1]),
        .I2(state_tag_ram_reg_i_43__0_n_0),
        .I3(state_tag_ram_reg_1),
        .I4(state_tag_ram_reg_0),
        .O(\m_AWDOMAIN_reg_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "400" *) 
  (* RTL_RAM_NAME = "way2/state_tag_ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_01(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    state_tag_ram_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w_addr,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ACLK_IBUF_BUFG),
        .CLKBWRCLK(ACLK_IBUF_BUFG),
        .DBITERR(NLW_state_tag_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,Q[25:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI[23:22],instr_type_reg,DIBDI[21:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_state_tag_ram_reg_DOADO_UNCONNECTED[31:25],r_state_w2_s,state_tag_ram_reg_n_14,state_tag_ram_reg_n_15,state_tag_ram_reg_n_16,state_tag_ram_reg_n_17,state_tag_ram_reg_n_18,state_tag_ram_reg_n_19,state_tag_ram_reg_n_20,state_tag_ram_reg_n_21,state_tag_ram_reg_n_22,state_tag_ram_reg_n_23,state_tag_ram_reg_n_24,state_tag_ram_reg_n_25,state_tag_ram_reg_n_26,state_tag_ram_reg_n_27,state_tag_ram_reg_n_28,state_tag_ram_reg_n_29,state_tag_ram_reg_n_30,state_tag_ram_reg_n_31,state_tag_ram_reg_n_32,state_tag_ram_reg_n_33,state_tag_ram_reg_n_34,state_tag_ram_reg_n_35}),
        .DOBDO({NLW_state_tag_ram_reg_DOBDO_UNCONNECTED[31:25],r_state_w2,state_tag_ram_reg_n_46,state_tag_ram_reg_n_47,state_tag_ram_reg_n_48,state_tag_ram_reg_n_49,state_tag_ram_reg_n_50,state_tag_ram_reg_n_51,state_tag_ram_reg_n_52,state_tag_ram_reg_n_53,state_tag_ram_reg_n_54,state_tag_ram_reg_n_55,state_tag_ram_reg_n_56,state_tag_ram_reg_n_57,state_tag_ram_reg_n_58,state_tag_ram_reg_n_59,state_tag_ram_reg_n_60,state_tag_ram_reg_n_61,state_tag_ram_reg_n_62,state_tag_ram_reg_n_63,state_tag_ram_reg_n_64,state_tag_ram_reg_n_65,state_tag_ram_reg_n_66,state_tag_ram_reg_n_67}),
        .DOPADOP(NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_state_tag_ram_reg_SBITERR_UNCONNECTED),
        .WEA({state_tag_ram_reg_i_1__5_n_0,state_tag_ram_reg_i_1__5_n_0,state_tag_ram_reg_i_1__5_n_0,state_tag_ram_reg_i_1__5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,state_tag_ram_reg_10,state_tag_ram_reg_10,state_tag_ram_reg_10,state_tag_ram_reg_10}));
  LUT5 #(
    .INIT(32'hF2020202)) 
    state_tag_ram_reg_i_10__0
       (.I0(state_tag_ram_reg_i_43__0_n_0),
        .I1(instr_type),
        .I2(state_tag_ram_reg_13),
        .I3(s1_RREADY),
        .I4(state_tag_ram_reg_14),
        .O(instr_type_reg));
  LUT6 #(
    .INIT(64'h000000FF000000F7)) 
    state_tag_ram_reg_i_1__5
       (.I0(state_tag_ram_reg_11),
        .I1(\r_plrut_reg[1] ),
        .I2(state_tag_ram_reg_12),
        .I3(state_tag_ram_reg_18),
        .I4(state_tag_ram_reg_5),
        .I5(state_tag_ram_reg_19),
        .O(state_tag_ram_reg_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h00FF000000FB0000)) 
    state_tag_ram_reg_i_33__0
       (.I0(\r_plrut_reg[1] ),
        .I1(state_tag_ram_reg_11),
        .I2(state_tag_ram_reg_12),
        .I3(state_tag_ram_reg_18),
        .I4(state_tag_ram_reg_20),
        .I5(state_tag_ram_reg_19),
        .O(WEA));
  LUT3 #(
    .INIT(8'h04)) 
    state_tag_ram_reg_i_34
       (.I0(\r_plrut_reg[1] ),
        .I1(state_tag_ram_reg_11),
        .I2(state_tag_ram_reg_12),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'h1F0F)) 
    state_tag_ram_reg_i_3__6
       (.I0(r_state_w2_s[0]),
        .I1(r_state_w2_s[1]),
        .I2(state_tag_ram_reg_17),
        .I3(r_state_w2_s[2]),
        .O(state_tag_ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_tag_ram_reg_i_41__0
       (.I0(r_state_w2[2]),
        .I1(DOBDO[24]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[24]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[24]),
        .O(state_tag_ram_reg_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    state_tag_ram_reg_i_42__0
       (.I0(r_state_w2[1]),
        .I1(DOBDO[23]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[23]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[23]),
        .O(state_tag_ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_tag_ram_reg_i_43__0
       (.I0(r_state_w2[0]),
        .I1(DOBDO[22]),
        .I2(\r_plrut_reg[1] ),
        .I3(state_tag_ram_reg_15[22]),
        .I4(state_tag_ram_reg_11),
        .I5(state_tag_ram_reg_16[22]),
        .O(state_tag_ram_reg_i_43__0_n_0));
  LUT6 #(
    .INIT(64'h5100000051515151)) 
    state_tag_ram_reg_i_51__0
       (.I0(state_tag_ram_reg_i_36__0),
        .I1(state_tag_ram_reg_17),
        .I2(r_state_w2_s[2]),
        .I3(DOADO[2]),
        .I4(state_tag_ram_reg_i_36__0_0),
        .I5(state_tag_ram_reg_5),
        .O(state_tag_ram_reg_6));
  LUT5 #(
    .INIT(32'h32020202)) 
    state_tag_ram_reg_i_52__0
       (.I0(r_state_w2_s[1]),
        .I1(state_tag_ram_reg_i_36__0),
        .I2(state_tag_ram_reg_5),
        .I3(state_tag_ram_reg_i_40__0),
        .I4(DOADO[1]),
        .O(state_tag_ram_reg_4));
  LUT6 #(
    .INIT(64'h55553F3F15553F3F)) 
    state_tag_ram_reg_i_55__0
       (.I0(r_state_w2_s[0]),
        .I1(DOADO[0]),
        .I2(state_tag_ram_reg_i_40__0),
        .I3(r_state_w2_s[2]),
        .I4(state_tag_ram_reg_17),
        .I5(r_state_w2_s[1]),
        .O(state_tag_ram_reg_9));
endmodule

(* ORIG_REF_NAME = "state_tag_ram" *) 
module state_tag_ram_5
   (DOADO,
    DOBDO,
    DIADI,
    \m_AWADDR_reg_reg[31] ,
    state_tag_ram_reg_0,
    state_tag_ram_reg_1,
    state_tag_ram_reg_2,
    state_tag_ram_reg_3,
    m0_CRRESP,
    state_tag_ram_reg_4,
    \ACSNOOP_reg_reg[3] ,
    \ACSNOOP_reg_reg[1] ,
    ADDRBWRADDR,
    state_tag_ram_reg_5,
    state_tag_ram_reg_6,
    \m_ARADDR_reg_reg[31] ,
    state_tag_ram_reg_7,
    \ACADDR_reg_reg[31] ,
    \ACSNOOP_reg_reg[0] ,
    ACLK_IBUF_BUFG,
    SR,
    Q,
    w_addr,
    state_tag_ram_reg_8,
    DIBDI,
    WEA,
    WEBWE,
    plrut_ram_reg_0_15_0_0_i_4__0,
    plrut_ram_reg_0_15_0_0_i_4__0_0,
    cache_reg,
    plrut_ram_reg_0_15_2_2_i_1__0,
    plrut_ram_reg_0_15_2_2_i_1__0_0,
    state_tag_ram_reg_9,
    m0_CRVALID,
    state_tag_ram_reg_10,
    cache_reg_0,
    cache_reg_1,
    cache_reg_2,
    state_tag_ram_reg_11,
    state_tag_ram_reg_12,
    instr_type,
    state_tag_ram_reg_13);
  output [2:0]DOADO;
  output [24:0]DOBDO;
  output [0:0]DIADI;
  output [0:0]\m_AWADDR_reg_reg[31] ;
  output state_tag_ram_reg_0;
  output state_tag_ram_reg_1;
  output state_tag_ram_reg_2;
  output state_tag_ram_reg_3;
  output [0:0]m0_CRRESP;
  output state_tag_ram_reg_4;
  output \ACSNOOP_reg_reg[3] ;
  output \ACSNOOP_reg_reg[1] ;
  output [1:0]ADDRBWRADDR;
  output state_tag_ram_reg_5;
  output [3:0]state_tag_ram_reg_6;
  output [3:0]\m_ARADDR_reg_reg[31] ;
  output [3:0]state_tag_ram_reg_7;
  output [3:0]\ACADDR_reg_reg[31] ;
  output \ACSNOOP_reg_reg[0] ;
  input ACLK_IBUF_BUFG;
  input [0:0]SR;
  input [25:0]Q;
  input [3:0]w_addr;
  input [1:0]state_tag_ram_reg_8;
  input [23:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input plrut_ram_reg_0_15_0_0_i_4__0;
  input plrut_ram_reg_0_15_0_0_i_4__0_0;
  input [0:0]cache_reg;
  input plrut_ram_reg_0_15_2_2_i_1__0;
  input [0:0]plrut_ram_reg_0_15_2_2_i_1__0_0;
  input [3:0]state_tag_ram_reg_9;
  input m0_CRVALID;
  input state_tag_ram_reg_10;
  input [0:0]cache_reg_0;
  input cache_reg_1;
  input cache_reg_2;
  input state_tag_ram_reg_11;
  input [0:0]state_tag_ram_reg_12;
  input instr_type;
  input [0:0]state_tag_ram_reg_13;

  wire [3:0]\ACADDR_reg_reg[31] ;
  wire ACLK_IBUF_BUFG;
  wire \ACSNOOP_reg_reg[0] ;
  wire \ACSNOOP_reg_reg[1] ;
  wire \ACSNOOP_reg_reg[3] ;
  wire [1:0]ADDRBWRADDR;
  wire [0:0]DIADI;
  wire [23:0]DIBDI;
  wire [2:0]DOADO;
  wire [24:0]DOBDO;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [0:0]cache_reg;
  wire [0:0]cache_reg_0;
  wire cache_reg_1;
  wire cache_reg_2;
  wire instr_type;
  wire [0:0]m0_CRRESP;
  wire m0_CRVALID;
  wire [3:0]\m_ARADDR_reg_reg[31] ;
  wire [0:0]\m_AWADDR_reg_reg[31] ;
  wire plrut_ram_reg_0_15_0_0_i_4__0;
  wire plrut_ram_reg_0_15_0_0_i_4__0_0;
  wire plrut_ram_reg_0_15_2_2_i_1__0;
  wire [0:0]plrut_ram_reg_0_15_2_2_i_1__0_0;
  wire state_tag_ram_reg_0;
  wire state_tag_ram_reg_1;
  wire state_tag_ram_reg_10;
  wire state_tag_ram_reg_11;
  wire [0:0]state_tag_ram_reg_12;
  wire [0:0]state_tag_ram_reg_13;
  wire state_tag_ram_reg_2;
  wire state_tag_ram_reg_3;
  wire state_tag_ram_reg_4;
  wire state_tag_ram_reg_5;
  wire [3:0]state_tag_ram_reg_6;
  wire [3:0]state_tag_ram_reg_7;
  wire [1:0]state_tag_ram_reg_8;
  wire [3:0]state_tag_ram_reg_9;
  wire state_tag_ram_reg_n_14;
  wire state_tag_ram_reg_n_15;
  wire state_tag_ram_reg_n_16;
  wire state_tag_ram_reg_n_17;
  wire state_tag_ram_reg_n_18;
  wire state_tag_ram_reg_n_19;
  wire state_tag_ram_reg_n_20;
  wire state_tag_ram_reg_n_21;
  wire state_tag_ram_reg_n_22;
  wire state_tag_ram_reg_n_23;
  wire state_tag_ram_reg_n_24;
  wire state_tag_ram_reg_n_25;
  wire state_tag_ram_reg_n_26;
  wire state_tag_ram_reg_n_27;
  wire state_tag_ram_reg_n_28;
  wire state_tag_ram_reg_n_29;
  wire state_tag_ram_reg_n_30;
  wire state_tag_ram_reg_n_31;
  wire state_tag_ram_reg_n_32;
  wire state_tag_ram_reg_n_33;
  wire state_tag_ram_reg_n_34;
  wire state_tag_ram_reg_n_35;
  wire [3:0]w_addr;
  wire NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_state_tag_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_state_tag_ram_reg_SBITERR_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOADO_UNCONNECTED;
  wire [31:25]NLW_state_tag_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h45555555)) 
    \FSM_sequential_state[2]_i_4__0 
       (.I0(state_tag_ram_reg_4),
        .I1(state_tag_ram_reg_9[1]),
        .I2(state_tag_ram_reg_9[3]),
        .I3(state_tag_ram_reg_9[0]),
        .I4(state_tag_ram_reg_9[2]),
        .O(\ACSNOOP_reg_reg[1] ));
  LUT4 #(
    .INIT(16'hAA8A)) 
    cache_reg_i_46__0
       (.I0(cache_reg),
        .I1(DOBDO[22]),
        .I2(DOBDO[24]),
        .I3(DOBDO[23]),
        .O(state_tag_ram_reg_2));
  LUT5 #(
    .INIT(32'hF0D0FFFF)) 
    cache_reg_i_7__0
       (.I0(DOADO[2]),
        .I1(DOADO[0]),
        .I2(cache_reg_0),
        .I3(DOADO[1]),
        .I4(cache_reg_2),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFC8CCC8CCC8CC)) 
    cache_reg_i_8__0
       (.I0(DOADO[1]),
        .I1(cache_reg_0),
        .I2(DOADO[0]),
        .I3(DOADO[2]),
        .I4(cache_reg_1),
        .I5(cache_reg_2),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'hE21D)) 
    equal3_carry__0_i_1__0
       (.I0(state_tag_ram_reg_13),
        .I1(instr_type),
        .I2(state_tag_ram_reg_12),
        .I3(DOBDO[21]),
        .O(\m_ARADDR_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    equal3_carry__0_i_1__2
       (.I0(Q[25]),
        .I1(state_tag_ram_reg_n_14),
        .O(\ACADDR_reg_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry__0_i_2__1
       (.I0(DOBDO[20]),
        .I1(DIBDI[20]),
        .I2(DOBDO[18]),
        .I3(DIBDI[18]),
        .I4(DIBDI[19]),
        .I5(DOBDO[19]),
        .O(\m_ARADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry__0_i_2__2
       (.I0(state_tag_ram_reg_n_15),
        .I1(Q[24]),
        .I2(state_tag_ram_reg_n_16),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(state_tag_ram_reg_n_17),
        .O(\ACADDR_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry__0_i_3__1
       (.I0(DOBDO[17]),
        .I1(DIBDI[17]),
        .I2(DOBDO[15]),
        .I3(DIBDI[15]),
        .I4(DIBDI[16]),
        .I5(DOBDO[16]),
        .O(\m_ARADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry__0_i_3__2
       (.I0(state_tag_ram_reg_n_18),
        .I1(Q[21]),
        .I2(state_tag_ram_reg_n_19),
        .I3(Q[20]),
        .I4(Q[19]),
        .I5(state_tag_ram_reg_n_20),
        .O(\ACADDR_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry__0_i_4__1
       (.I0(DOBDO[14]),
        .I1(DIBDI[14]),
        .I2(DOBDO[12]),
        .I3(DIBDI[12]),
        .I4(DIBDI[13]),
        .I5(DOBDO[13]),
        .O(\m_ARADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry__0_i_4__2
       (.I0(state_tag_ram_reg_n_21),
        .I1(Q[18]),
        .I2(state_tag_ram_reg_n_22),
        .I3(Q[17]),
        .I4(Q[16]),
        .I5(state_tag_ram_reg_n_23),
        .O(\ACADDR_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_1__1
       (.I0(DOBDO[11]),
        .I1(DIBDI[11]),
        .I2(DOBDO[9]),
        .I3(DIBDI[9]),
        .I4(DIBDI[10]),
        .I5(DOBDO[10]),
        .O(state_tag_ram_reg_6[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_1__2
       (.I0(state_tag_ram_reg_n_24),
        .I1(Q[15]),
        .I2(state_tag_ram_reg_n_25),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(state_tag_ram_reg_n_26),
        .O(state_tag_ram_reg_7[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_2__1
       (.I0(DOBDO[8]),
        .I1(DIBDI[8]),
        .I2(DOBDO[6]),
        .I3(DIBDI[6]),
        .I4(DIBDI[7]),
        .I5(DOBDO[7]),
        .O(state_tag_ram_reg_6[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_2__2
       (.I0(state_tag_ram_reg_n_27),
        .I1(Q[12]),
        .I2(state_tag_ram_reg_n_29),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(state_tag_ram_reg_n_28),
        .O(state_tag_ram_reg_7[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_3__1
       (.I0(DOBDO[5]),
        .I1(DIBDI[5]),
        .I2(DOBDO[3]),
        .I3(DIBDI[3]),
        .I4(DIBDI[4]),
        .I5(DOBDO[4]),
        .O(state_tag_ram_reg_6[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_3__2
       (.I0(state_tag_ram_reg_n_30),
        .I1(Q[9]),
        .I2(state_tag_ram_reg_n_32),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(state_tag_ram_reg_n_31),
        .O(state_tag_ram_reg_7[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_4__1
       (.I0(DOBDO[2]),
        .I1(DIBDI[2]),
        .I2(DOBDO[0]),
        .I3(DIBDI[0]),
        .I4(DIBDI[1]),
        .I5(DOBDO[1]),
        .O(state_tag_ram_reg_6[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal3_carry_i_4__2
       (.I0(state_tag_ram_reg_n_33),
        .I1(Q[6]),
        .I2(state_tag_ram_reg_n_35),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(state_tag_ram_reg_n_34),
        .O(state_tag_ram_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00005545)) 
    plrut_ram_reg_0_15_0_0_i_5__0
       (.I0(plrut_ram_reg_0_15_0_0_i_4__0),
        .I1(DOBDO[23]),
        .I2(DOBDO[24]),
        .I3(DOBDO[22]),
        .I4(plrut_ram_reg_0_15_0_0_i_4__0_0),
        .O(state_tag_ram_reg_0));
  LUT6 #(
    .INIT(64'hFB00FFFFFB00FB00)) 
    plrut_ram_reg_0_15_2_2_i_2__0
       (.I0(DOBDO[23]),
        .I1(DOBDO[24]),
        .I2(DOBDO[22]),
        .I3(cache_reg),
        .I4(plrut_ram_reg_0_15_2_2_i_1__0),
        .I5(plrut_ram_reg_0_15_2_2_i_1__0_0),
        .O(state_tag_ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h04)) 
    plrut_ram_reg_0_15_2_2_i_4__0
       (.I0(DOBDO[23]),
        .I1(DOBDO[24]),
        .I2(DOBDO[22]),
        .O(state_tag_ram_reg_3));
  LUT6 #(
    .INIT(64'h1001000000000000)) 
    \s_RRESP_reg[3]_i_8__0 
       (.I0(state_tag_ram_reg_4),
        .I1(state_tag_ram_reg_9[3]),
        .I2(state_tag_ram_reg_9[2]),
        .I3(state_tag_ram_reg_9[1]),
        .I4(state_tag_ram_reg_9[0]),
        .I5(m0_CRVALID),
        .O(m0_CRRESP));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d25" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "400" *) 
  (* RTL_RAM_NAME = "way3/state_tag_ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_01(256'h0100000001000000010000000100000001000000010000000100000001000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    state_tag_ram_reg
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w_addr,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_state_tag_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_state_tag_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ACLK_IBUF_BUFG),
        .CLKBWRCLK(ACLK_IBUF_BUFG),
        .DBITERR(NLW_state_tag_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,state_tag_ram_reg_8,Q[25:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI[23:21],\m_AWADDR_reg_reg[31] ,DIBDI[20:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_state_tag_ram_reg_DOADO_UNCONNECTED[31:25],DOADO,state_tag_ram_reg_n_14,state_tag_ram_reg_n_15,state_tag_ram_reg_n_16,state_tag_ram_reg_n_17,state_tag_ram_reg_n_18,state_tag_ram_reg_n_19,state_tag_ram_reg_n_20,state_tag_ram_reg_n_21,state_tag_ram_reg_n_22,state_tag_ram_reg_n_23,state_tag_ram_reg_n_24,state_tag_ram_reg_n_25,state_tag_ram_reg_n_26,state_tag_ram_reg_n_27,state_tag_ram_reg_n_28,state_tag_ram_reg_n_29,state_tag_ram_reg_n_30,state_tag_ram_reg_n_31,state_tag_ram_reg_n_32,state_tag_ram_reg_n_33,state_tag_ram_reg_n_34,state_tag_ram_reg_n_35}),
        .DOBDO({NLW_state_tag_ram_reg_DOBDO_UNCONNECTED[31:25],DOBDO}),
        .DOPADOP(NLW_state_tag_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_state_tag_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_state_tag_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_state_tag_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_state_tag_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_state_tag_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_state_tag_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hB8)) 
    state_tag_ram_reg_i_11__0
       (.I0(state_tag_ram_reg_12),
        .I1(instr_type),
        .I2(state_tag_ram_reg_13),
        .O(\m_AWADDR_reg_reg[31] ));
  LUT6 #(
    .INIT(64'h000000000F2F0000)) 
    state_tag_ram_reg_i_35__0
       (.I0(DOADO[2]),
        .I1(DOADO[0]),
        .I2(cache_reg_0),
        .I3(DOADO[1]),
        .I4(cache_reg_2),
        .I5(state_tag_ram_reg_11),
        .O(state_tag_ram_reg_4));
  LUT4 #(
    .INIT(16'hFFFD)) 
    state_tag_ram_reg_i_38__0
       (.I0(state_tag_ram_reg_9[0]),
        .I1(state_tag_ram_reg_9[1]),
        .I2(state_tag_ram_reg_9[2]),
        .I3(state_tag_ram_reg_9[3]),
        .O(\ACSNOOP_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    state_tag_ram_reg_i_39__0
       (.I0(state_tag_ram_reg_9[3]),
        .I1(state_tag_ram_reg_9[1]),
        .I2(state_tag_ram_reg_9[0]),
        .I3(state_tag_ram_reg_9[2]),
        .O(\ACSNOOP_reg_reg[3] ));
  LUT4 #(
    .INIT(16'hF0D0)) 
    state_tag_ram_reg_i_3__3
       (.I0(DOADO[2]),
        .I1(DOADO[0]),
        .I2(cache_reg_0),
        .I3(DOADO[1]),
        .O(state_tag_ram_reg_5));
  LUT6 #(
    .INIT(64'h14000000FFFFFFFF)) 
    state_tag_ram_reg_i_5__0
       (.I0(state_tag_ram_reg_4),
        .I1(state_tag_ram_reg_9[3]),
        .I2(state_tag_ram_reg_9[1]),
        .I3(state_tag_ram_reg_9[0]),
        .I4(state_tag_ram_reg_9[2]),
        .I5(state_tag_ram_reg_10),
        .O(DIADI));
endmodule

(* ADDR_WIDTH = "32" *) (* DATA_WIDTH = "32" *) (* ID_WIDTH = "1" *) 
(* SHAREABLE_REGION_END = "262143" *) (* SHAREABLE_REGION_START = "131072" *) (* STRB_WIDTH = "4" *) 
(* USER_WIDTH = "4" *) 
(* NotValidForBitStream *)
module subsystem
   (ACLK,
    ARESETn,
    m0_ENABLE,
    m0_CACHE_HIT,
    m0_CACHE_BUSY,
    m0_AWID,
    m0_AWADDR,
    m0_AWLEN,
    m0_AWSIZE,
    m0_AWBURST,
    m0_AWLOCK,
    m0_AWCACHE,
    m0_AWPROT,
    m0_AWQOS,
    m0_AWREGION,
    m0_AWUSER,
    m0_AWDOMAIN,
    m0_AWVALID,
    m0_AWREADY,
    m0_WDATA,
    m0_WSTRB,
    m0_WLAST,
    m0_WUSER,
    m0_WVALID,
    m0_WREADY,
    m0_BID,
    m0_BRESP,
    m0_BUSER,
    m0_BVALID,
    m0_BREADY,
    m0_ARID,
    m0_ARADDR,
    m0_ARLEN,
    m0_ARSIZE,
    m0_ARBURST,
    m0_ARLOCK,
    m0_ARCACHE,
    m0_ARPROT,
    m0_ARQOS,
    m0_ARREGION,
    m0_ARUSER,
    m0_ARDOMAIN,
    m0_ARVALID,
    m0_ARREADY,
    m0_RID,
    m0_RDATA,
    m0_RRESP,
    m0_RLAST,
    m0_RUSER,
    m0_RVALID,
    m0_RREADY,
    m1_ENABLE,
    m1_CACHE_HIT,
    m1_CACHE_BUSY,
    m1_AWID,
    m1_AWADDR,
    m1_AWLEN,
    m1_AWSIZE,
    m1_AWBURST,
    m1_AWLOCK,
    m1_AWCACHE,
    m1_AWPROT,
    m1_AWQOS,
    m1_AWREGION,
    m1_AWUSER,
    m1_AWDOMAIN,
    m1_AWVALID,
    m1_AWREADY,
    m1_WDATA,
    m1_WSTRB,
    m1_WLAST,
    m1_WUSER,
    m1_WVALID,
    m1_WREADY,
    m1_BID,
    m1_BRESP,
    m1_BUSER,
    m1_BVALID,
    m1_BREADY,
    m1_ARID,
    m1_ARADDR,
    m1_ARLEN,
    m1_ARSIZE,
    m1_ARBURST,
    m1_ARLOCK,
    m1_ARCACHE,
    m1_ARPROT,
    m1_ARQOS,
    m1_ARREGION,
    m1_ARUSER,
    m1_ARDOMAIN,
    m1_ARVALID,
    m1_ARREADY,
    m1_RID,
    m1_RDATA,
    m1_RRESP,
    m1_RLAST,
    m1_RUSER,
    m1_RVALID,
    m1_RREADY,
    s_AWID,
    s_AWADDR,
    s_AWLEN,
    s_AWSIZE,
    s_AWBURST,
    s_AWLOCK,
    s_AWCACHE,
    s_AWPROT,
    s_AWQOS,
    s_AWREGION,
    s_AWUSER,
    s_AWVALID,
    s_AWREADY,
    s_WDATA,
    s_WSTRB,
    s_WLAST,
    s_WUSER,
    s_WVALID,
    s_WREADY,
    s_BID,
    s_BRESP,
    s_BUSER,
    s_BVALID,
    s_BREADY,
    s_ARID,
    s_ARADDR,
    s_ARLEN,
    s_ARSIZE,
    s_ARBURST,
    s_ARLOCK,
    s_ARCACHE,
    s_ARPROT,
    s_ARQOS,
    s_ARREGION,
    s_ARUSER,
    s_ARVALID,
    s_ARREADY,
    s_RID,
    s_RDATA,
    s_RRESP,
    s_RLAST,
    s_RUSER,
    s_RVALID,
    s_RREADY);
  input ACLK;
  input ARESETn;
  input m0_ENABLE;
  output m0_CACHE_HIT;
  output m0_CACHE_BUSY;
  input [0:0]m0_AWID;
  input [31:0]m0_AWADDR;
  input [7:0]m0_AWLEN;
  input [2:0]m0_AWSIZE;
  input [1:0]m0_AWBURST;
  input m0_AWLOCK;
  input [3:0]m0_AWCACHE;
  input [2:0]m0_AWPROT;
  input [3:0]m0_AWQOS;
  input [3:0]m0_AWREGION;
  input [3:0]m0_AWUSER;
  input [1:0]m0_AWDOMAIN;
  input m0_AWVALID;
  output m0_AWREADY;
  input [31:0]m0_WDATA;
  input [3:0]m0_WSTRB;
  input m0_WLAST;
  input [3:0]m0_WUSER;
  input m0_WVALID;
  output m0_WREADY;
  output [0:0]m0_BID;
  output [1:0]m0_BRESP;
  output [3:0]m0_BUSER;
  output m0_BVALID;
  input m0_BREADY;
  input [0:0]m0_ARID;
  input [31:0]m0_ARADDR;
  input [7:0]m0_ARLEN;
  input [2:0]m0_ARSIZE;
  input [1:0]m0_ARBURST;
  input m0_ARLOCK;
  input [3:0]m0_ARCACHE;
  input [2:0]m0_ARPROT;
  input [3:0]m0_ARQOS;
  input [3:0]m0_ARREGION;
  input [3:0]m0_ARUSER;
  input [1:0]m0_ARDOMAIN;
  input m0_ARVALID;
  output m0_ARREADY;
  output [0:0]m0_RID;
  output [31:0]m0_RDATA;
  output [1:0]m0_RRESP;
  output m0_RLAST;
  output [3:0]m0_RUSER;
  output m0_RVALID;
  input m0_RREADY;
  input m1_ENABLE;
  output m1_CACHE_HIT;
  output m1_CACHE_BUSY;
  input [0:0]m1_AWID;
  input [31:0]m1_AWADDR;
  input [7:0]m1_AWLEN;
  input [2:0]m1_AWSIZE;
  input [1:0]m1_AWBURST;
  input m1_AWLOCK;
  input [3:0]m1_AWCACHE;
  input [2:0]m1_AWPROT;
  input [3:0]m1_AWQOS;
  input [3:0]m1_AWREGION;
  input [3:0]m1_AWUSER;
  input [1:0]m1_AWDOMAIN;
  input m1_AWVALID;
  output m1_AWREADY;
  input [31:0]m1_WDATA;
  input [3:0]m1_WSTRB;
  input m1_WLAST;
  input [3:0]m1_WUSER;
  input m1_WVALID;
  output m1_WREADY;
  output [0:0]m1_BID;
  output [1:0]m1_BRESP;
  output [3:0]m1_BUSER;
  output m1_BVALID;
  input m1_BREADY;
  input [0:0]m1_ARID;
  input [31:0]m1_ARADDR;
  input [7:0]m1_ARLEN;
  input [2:0]m1_ARSIZE;
  input [1:0]m1_ARBURST;
  input m1_ARLOCK;
  input [3:0]m1_ARCACHE;
  input [2:0]m1_ARPROT;
  input [3:0]m1_ARQOS;
  input [3:0]m1_ARREGION;
  input [3:0]m1_ARUSER;
  input [1:0]m1_ARDOMAIN;
  input m1_ARVALID;
  output m1_ARREADY;
  output [0:0]m1_RID;
  output [31:0]m1_RDATA;
  output [1:0]m1_RRESP;
  output m1_RLAST;
  output [3:0]m1_RUSER;
  output m1_RVALID;
  input m1_RREADY;
  output [0:0]s_AWID;
  output [31:0]s_AWADDR;
  output [7:0]s_AWLEN;
  output [2:0]s_AWSIZE;
  output [1:0]s_AWBURST;
  output s_AWLOCK;
  output [3:0]s_AWCACHE;
  output [2:0]s_AWPROT;
  output [3:0]s_AWQOS;
  output [3:0]s_AWREGION;
  output [3:0]s_AWUSER;
  output s_AWVALID;
  input s_AWREADY;
  output [31:0]s_WDATA;
  output [3:0]s_WSTRB;
  output s_WLAST;
  output [3:0]s_WUSER;
  output s_WVALID;
  input s_WREADY;
  input [0:0]s_BID;
  input [1:0]s_BRESP;
  input [3:0]s_BUSER;
  input s_BVALID;
  output s_BREADY;
  output [0:0]s_ARID;
  output [31:0]s_ARADDR;
  output [7:0]s_ARLEN;
  output [2:0]s_ARSIZE;
  output [1:0]s_ARBURST;
  output s_ARLOCK;
  output [3:0]s_ARCACHE;
  output [2:0]s_ARPROT;
  output [3:0]s_ARQOS;
  output [3:0]s_ARREGION;
  output [3:0]s_ARUSER;
  output s_ARVALID;
  input s_ARREADY;
  input [0:0]s_RID;
  input [31:0]s_RDATA;
  input [1:0]s_RRESP;
  input s_RLAST;
  input [3:0]s_RUSER;
  input s_RVALID;
  output s_RREADY;

  wire ACLK;
  wire ACLK_IBUF;
  wire ACLK_IBUF_BUFG;
  wire ARESETn;
  wire ARESETn_IBUF;
  wire cacheA_n_101;
  wire cacheA_n_124;
  wire cacheA_n_147;
  wire cacheA_n_148;
  wire cacheA_n_149;
  wire cacheA_n_152;
  wire cacheB_n_0;
  wire cacheB_n_101;
  wire cacheB_n_124;
  wire cacheB_n_152;
  wire cacheB_n_153;
  wire cacheB_n_154;
  wire cacheB_n_155;
  wire cacheB_n_156;
  wire \cache_controller/fetch_done ;
  wire \cache_controller/fetch_done_1 ;
  wire \cache_controller/s_RRESP_reg0 ;
  wire \cache_controller/s_RRESP_reg0_2 ;
  wire \cache_controller/word_cnt0__6 ;
  wire i_AWVALID0;
  wire [31:6]m0_ACADDR;
  wire m0_ACREADY;
  wire [3:0]m0_ACSNOOP;
  wire m0_ACVALID;
  wire [31:0]m0_ARADDR;
  wire [31:2]m0_ARADDR_IBUF;
  wire [3:0]m0_ARCACHE;
  wire [3:0]m0_ARCACHE_IBUF;
  wire [1:0]m0_ARDOMAIN;
  wire [1:0]m0_ARDOMAIN_IBUF;
  wire [0:0]m0_ARID;
  wire [0:0]m0_ARID_IBUF;
  wire m0_ARREADY;
  wire m0_ARREADY_OBUF;
  wire m0_ARVALID;
  wire m0_ARVALID_IBUF;
  wire [31:0]m0_AWADDR;
  wire [31:2]m0_AWADDR_IBUF;
  wire [3:0]m0_AWCACHE;
  wire [3:0]m0_AWCACHE_IBUF;
  wire [1:0]m0_AWDOMAIN;
  wire [1:0]m0_AWDOMAIN_IBUF;
  wire [0:0]m0_AWID;
  wire [0:0]m0_AWID_IBUF;
  wire m0_AWREADY;
  wire m0_AWREADY_OBUF;
  wire m0_AWVALID;
  wire m0_AWVALID_IBUF;
  wire [0:0]m0_BID;
  wire [0:0]m0_BID_OBUF;
  wire m0_BREADY;
  wire m0_BREADY_IBUF;
  wire [1:0]m0_BRESP;
  wire [1:1]m0_BRESP_OBUF;
  wire [3:0]m0_BUSER;
  wire m0_BVALID;
  wire m0_BVALID_OBUF;
  wire m0_CACHE_BUSY;
  wire m0_CACHE_BUSY_OBUF;
  wire m0_CACHE_HIT;
  wire m0_CACHE_HIT_OBUF;
  wire [31:0]m0_CDDATA;
  wire m0_CDLAST;
  wire m0_CDREADY;
  wire m0_CDVALID;
  wire m0_CRREADY;
  wire [3:2]m0_CRRESP;
  wire m0_CRVALID;
  wire m0_ENABLE;
  wire m0_ENABLE_IBUF;
  wire [31:0]m0_RDATA;
  wire [31:0]m0_RDATA_OBUF;
  wire [0:0]m0_RID;
  wire [0:0]m0_RID_OBUF;
  wire m0_RLAST;
  wire m0_RREADY;
  wire m0_RREADY_IBUF;
  wire [1:0]m0_RRESP;
  wire [1:1]m0_RRESP_OBUF;
  wire [3:0]m0_RUSER;
  wire m0_RVALID;
  wire m0_RVALID_OBUF;
  wire [31:0]m0_WDATA;
  wire [31:0]m0_WDATA_IBUF;
  wire m0_WREADY;
  wire m0_WREADY_OBUF;
  wire m0_WVALID;
  wire m0_WVALID_IBUF;
  wire [31:6]m1_ACADDR;
  wire m1_ACREADY;
  wire [3:0]m1_ACSNOOP;
  wire m1_ACVALID;
  wire [31:0]m1_ARADDR;
  wire [31:2]m1_ARADDR_IBUF;
  wire [3:0]m1_ARCACHE;
  wire [3:0]m1_ARCACHE_IBUF;
  wire [1:0]m1_ARDOMAIN;
  wire [1:0]m1_ARDOMAIN_IBUF;
  wire [0:0]m1_ARID;
  wire [0:0]m1_ARID_IBUF;
  wire m1_ARREADY;
  wire m1_ARREADY_OBUF;
  wire m1_ARVALID;
  wire m1_ARVALID_IBUF;
  wire [31:0]m1_AWADDR;
  wire [31:2]m1_AWADDR_IBUF;
  wire [3:0]m1_AWCACHE;
  wire [3:0]m1_AWCACHE_IBUF;
  wire [1:0]m1_AWDOMAIN;
  wire [1:0]m1_AWDOMAIN_IBUF;
  wire [0:0]m1_AWID;
  wire [0:0]m1_AWID_IBUF;
  wire m1_AWREADY;
  wire m1_AWREADY_OBUF;
  wire m1_AWVALID;
  wire m1_AWVALID_IBUF;
  wire [0:0]m1_BID;
  wire [0:0]m1_BID_OBUF;
  wire m1_BREADY;
  wire m1_BREADY_IBUF;
  wire [1:0]m1_BRESP;
  wire [1:1]m1_BRESP_OBUF;
  wire [3:0]m1_BUSER;
  wire m1_BVALID;
  wire m1_BVALID_OBUF;
  wire m1_CACHE_BUSY;
  wire m1_CACHE_BUSY_OBUF;
  wire m1_CACHE_HIT;
  wire m1_CACHE_HIT_OBUF;
  wire [31:0]m1_CDDATA;
  wire m1_CDLAST;
  wire m1_CDREADY;
  wire m1_CDVALID;
  wire m1_CRREADY;
  wire [3:2]m1_CRRESP;
  wire m1_CRVALID;
  wire m1_ENABLE;
  wire m1_ENABLE_IBUF;
  wire [31:0]m1_RDATA;
  wire [31:0]m1_RDATA_OBUF;
  wire [0:0]m1_RID;
  wire [0:0]m1_RID_OBUF;
  wire m1_RLAST;
  wire m1_RREADY;
  wire m1_RREADY_IBUF;
  wire [1:0]m1_RRESP;
  wire [1:1]m1_RRESP_OBUF;
  wire [3:0]m1_RUSER;
  wire m1_RVALID;
  wire m1_RVALID_OBUF;
  wire [31:0]m1_WDATA;
  wire [31:0]m1_WDATA_IBUF;
  wire m1_WREADY;
  wire m1_WREADY_OBUF;
  wire m1_WVALID;
  wire m1_WVALID_IBUF;
  wire r0_RREADY;
  wire [31:10]s0_ARADDR;
  wire [1:1]s0_ARDOMAIN;
  wire s0_ARID;
  wire s0_ARREADY;
  wire [3:0]s0_ARSNOOP;
  wire s0_ARVALID;
  wire [31:6]s0_AWADDR;
  wire [3:3]s0_AWLEN;
  wire s0_AWVALID;
  wire s0_BREADY;
  wire s0_RREADY;
  wire [3:0]s0_RRESP;
  wire s0_RVALID;
  wire s0_WLAST;
  wire s0_WVALID;
  wire [31:10]s1_ARADDR;
  wire [1:1]s1_ARDOMAIN;
  wire s1_ARID;
  wire s1_ARREADY;
  wire [3:0]s1_ARSNOOP;
  wire s1_ARVALID;
  wire [31:6]s1_AWADDR;
  wire [3:3]s1_AWLEN;
  wire s1_AWVALID;
  wire s1_BREADY;
  wire s1_RREADY;
  wire [3:0]s1_RRESP;
  wire s1_RVALID;
  wire s1_WLAST;
  wire [31:0]s_ARADDR;
  wire [31:6]s_ARADDR_OBUF;
  wire [1:0]s_ARBURST;
  wire [0:0]s_ARBURST_OBUF;
  wire [3:0]s_ARCACHE;
  wire [0:0]s_ARID;
  wire [0:0]s_ARID_OBUF;
  wire [7:0]s_ARLEN;
  wire s_ARLOCK;
  wire [2:0]s_ARPROT;
  wire [3:0]s_ARQOS;
  wire s_ARREADY;
  wire s_ARREADY_IBUF;
  wire [3:0]s_ARREGION;
  wire [2:0]s_ARSIZE;
  wire [3:0]s_ARUSER;
  wire s_ARVALID;
  wire s_ARVALID_OBUF;
  wire [31:0]s_AWADDR;
  wire [31:6]s_AWADDR_OBUF;
  wire [1:0]s_AWBURST;
  wire [3:0]s_AWCACHE;
  wire [0:0]s_AWID;
  wire [0:0]s_AWID_OBUF;
  wire [7:0]s_AWLEN;
  wire s_AWLOCK;
  wire [2:0]s_AWPROT;
  wire [3:0]s_AWQOS;
  wire s_AWREADY;
  wire s_AWREADY_IBUF;
  wire [3:0]s_AWREGION;
  wire [2:0]s_AWSIZE;
  wire [1:1]s_AWSIZE_OBUF;
  wire [3:0]s_AWUSER;
  wire s_AWVALID;
  wire s_AWVALID_OBUF;
  wire s_BREADY;
  wire s_BREADY_OBUF;
  wire [1:0]s_BRESP;
  wire [1:0]s_BRESP_IBUF;
  wire s_BVALID;
  wire s_BVALID_IBUF;
  wire [31:0]s_RDATA;
  wire [31:0]s_RDATA_IBUF;
  wire s_RLAST;
  wire s_RLAST_IBUF;
  wire s_RREADY;
  wire s_RREADY_OBUF;
  wire [1:0]s_RRESP;
  wire [1:0]s_RRESP_IBUF;
  wire s_RVALID;
  wire s_RVALID_IBUF;
  wire [31:0]s_WDATA;
  wire [31:0]s_WDATA_OBUF;
  wire s_WLAST;
  wire s_WLAST_OBUF;
  wire s_WREADY;
  wire s_WREADY_IBUF;
  wire [3:0]s_WSTRB;
  wire [0:0]s_WSTRB_OBUF;
  wire [3:0]s_WUSER;
  wire s_WVALID;
  wire s_WVALID_OBUF;
  wire [2:0]\snoop_controller/state ;
  wire [2:0]\snoop_controller/state_0 ;
  wire \uACE_Controller_R_coreA/make_unique__0 ;
  wire [2:2]\uACE_Controller_R_coreA/r_next_state ;
  wire \uACE_Controller_R_coreA/r_next_state28_out ;
  wire [2:0]\uACE_Controller_R_coreA/r_state ;
  wire \uACE_Controller_R_coreB/make_unique__0 ;
  wire [2:2]\uACE_Controller_R_coreB/r_next_state ;
  wire \uACE_Controller_R_coreB/r_next_state28_out ;
  wire [2:0]\uACE_Controller_R_coreB/r_state ;
  wire \uACE_Controller_W_coreB/o_AWREADY1__1 ;
  wire uACE_Interconnect_n_1;
  wire uACE_Interconnect_n_10;
  wire uACE_Interconnect_n_105;
  wire uACE_Interconnect_n_14;
  wire uACE_Interconnect_n_15;
  wire uACE_Interconnect_n_17;
  wire uACE_Interconnect_n_18;
  wire uACE_Interconnect_n_198;
  wire uACE_Interconnect_n_22;
  wire uACE_Interconnect_n_23;
  wire uACE_Interconnect_n_3;
  wire uACE_Interconnect_n_6;
  wire uACE_Interconnect_n_7;
  wire uACE_Interconnect_n_8;
  wire \uAXI_Interconnect/m1_wgrnt_r ;

initial begin
 $sdf_annotate("subsystem_top_tb_time_synth.sdf",,,,"tool_control");
end
  BUFG ACLK_IBUF_BUFG_inst
       (.I(ACLK_IBUF),
        .O(ACLK_IBUF_BUFG));
  IBUF ACLK_IBUF_inst
       (.I(ACLK),
        .O(ACLK_IBUF));
  IBUF ARESETn_IBUF_inst
       (.I(ARESETn),
        .O(ARESETn_IBUF));
  single_core_cache cacheA
       (.\ACADDR_reg_reg[31]_0 (m1_ACADDR),
        .ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .\ACSNOOP_reg_reg[3]_0 (m1_ACSNOOP),
        .ARESETn_IBUF(ARESETn_IBUF),
        .CDDATA(m0_CDDATA),
        .D({s0_ARADDR,s0_AWADDR[9:6]}),
        .DOADO(m0_RDATA_OBUF),
        .DOBDO(m1_CDDATA),
        .E(m0_WREADY_OBUF),
        .\FSM_onehot_w_state_reg[2] (cacheA_n_147),
        .\FSM_onehot_w_state_reg[3] (uACE_Interconnect_n_18),
        .\FSM_onehot_w_state_reg[3]_0 ({uACE_Interconnect_n_22,uACE_Interconnect_n_23}),
        .\FSM_onehot_w_state_reg[3]_1 (uACE_Interconnect_n_105),
        .\FSM_sequential_r_state_reg[0] (cacheA_n_152),
        .\FSM_sequential_r_state_reg[2] (\uACE_Controller_R_coreB/r_state ),
        .Q(\snoop_controller/state ),
        .SR(cacheB_n_0),
        .cache_reg(uACE_Interconnect_n_3),
        .cache_reg_0(uACE_Interconnect_n_6),
        .fetch_done(\cache_controller/fetch_done ),
        .fetch_done_reg(uACE_Interconnect_n_7),
        .instr_type_reg_0({s0_ARSNOOP[3],cacheA_n_101,s0_ARSNOOP[1:0]}),
        .m0_ARID_IBUF(m0_ARID_IBUF),
        .m0_ARREADY_OBUF(m0_ARREADY_OBUF),
        .m0_ARVALID_IBUF(m0_ARVALID_IBUF),
        .m0_AWID_IBUF(m0_AWID_IBUF),
        .m0_AWREADY_OBUF(m0_AWREADY_OBUF),
        .m0_AWVALID_IBUF(m0_AWVALID_IBUF),
        .m0_BID_OBUF(m0_BID_OBUF),
        .m0_BREADY_IBUF(m0_BREADY_IBUF),
        .m0_BRESP_OBUF(m0_BRESP_OBUF),
        .m0_BVALID_OBUF(m0_BVALID_OBUF),
        .m0_CACHE_BUSY_OBUF(m0_CACHE_BUSY_OBUF),
        .m0_CACHE_HIT_OBUF(m0_CACHE_HIT_OBUF),
        .m0_CDREADY(m0_CDREADY),
        .m0_RID_OBUF(m0_RID_OBUF),
        .m0_RREADY_IBUF(m0_RREADY_IBUF),
        .m0_RRESP_OBUF(m0_RRESP_OBUF),
        .m0_RVALID_OBUF(m0_RVALID_OBUF),
        .m0_WVALID_IBUF(m0_WVALID_IBUF),
        .m1_ACREADY(m1_ACREADY),
        .m1_ACVALID(m1_ACVALID),
        .m1_CDLAST(m1_CDLAST),
        .m1_CDREADY(m1_CDREADY),
        .m1_CDVALID(m1_CDVALID),
        .m1_CRREADY(m1_CRREADY),
        .m1_CRRESP(m1_CRRESP),
        .m1_CRVALID(m1_CRVALID),
        .\m_ARADDR_reg_reg[31]_0 (m0_ARADDR_IBUF),
        .\m_ARCACHE_reg_reg[3]_0 (m0_ARCACHE_IBUF),
        .\m_ARDOMAIN_reg_reg[1]_0 (m0_ARDOMAIN_IBUF),
        .\m_AWADDR_reg_reg[31]_0 (m0_AWADDR_IBUF),
        .\m_AWCACHE_reg_reg[3]_0 (m0_AWCACHE_IBUF),
        .\m_AWDOMAIN_reg_reg[1]_0 (m0_AWDOMAIN_IBUF),
        .\m_WDATA_reg_reg[31]_0 (m0_WDATA_IBUF),
        .make_unique__0(\uACE_Controller_R_coreB/make_unique__0 ),
        .r_next_state(\uACE_Controller_R_coreB/r_next_state ),
        .r_next_state28_out(\uACE_Controller_R_coreB/r_next_state28_out ),
        .s0_ARDOMAIN(s0_ARDOMAIN),
        .s0_ARID(s0_ARID),
        .s0_ARREADY(s0_ARREADY),
        .s0_AWLEN(s0_AWLEN),
        .s0_AWVALID(s0_AWVALID),
        .s0_BREADY(s0_BREADY),
        .s0_RREADY(s0_RREADY),
        .s0_RVALID(s0_RVALID),
        .s0_WLAST(s0_WLAST),
        .s0_WVALID(s0_WVALID),
        .s1_RREADY(s1_RREADY),
        .\s_AWADDR_reg_reg[18]_0 (cacheA_n_124),
        .\s_AWADDR_reg_reg[31]_0 (s0_AWADDR[31:10]),
        .s_AWREADY_IBUF(s_AWREADY_IBUF),
        .s_BRESP_IBUF(s_BRESP_IBUF),
        .s_BVALID_IBUF(s_BVALID_IBUF),
        .s_RDATA_IBUF(s_RDATA_IBUF),
        .\s_RRESP_reg_reg[0] (\cache_controller/s_RRESP_reg0_2 ),
        .\s_RRESP_reg_reg[3] (s0_RRESP),
        .s_WREADY_IBUF(s_WREADY_IBUF),
        .\state_reg[1] (s0_ARVALID),
        .\state_reg[1]_0 (cacheA_n_149),
        .\state_reg[3] (m0_ENABLE_IBUF),
        .state_tag_ram_reg(uACE_Interconnect_n_1),
        .\word_cnt_reg[2] (cacheA_n_148),
        .\word_cnt_reg[3] (uACE_Interconnect_n_198));
  single_core_cache_0 cacheB
       (.\ACADDR_reg_reg[31]_0 (m0_ACADDR),
        .ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .\ACSNOOP_reg_reg[3]_0 (m0_ACSNOOP),
        .ARESETn_IBUF(ARESETn_IBUF),
        .CDDATA(m0_CDDATA),
        .D({s1_ARADDR,s1_AWADDR[9:6]}),
        .DOADO(m1_RDATA_OBUF),
        .DOBDO(m1_CDDATA),
        .E(m1_WREADY_OBUF),
        .\FSM_sequential_r_state_reg[0] (cacheB_n_156),
        .\FSM_sequential_r_state_reg[2] (\uACE_Controller_R_coreA/r_state ),
        .Q(\snoop_controller/state_0 ),
        .SR(cacheB_n_0),
        .cache_reg(uACE_Interconnect_n_14),
        .cache_reg_0(uACE_Interconnect_n_10),
        .fetch_done(\cache_controller/fetch_done_1 ),
        .fetch_done_reg(uACE_Interconnect_n_15),
        .i_AWVALID0(i_AWVALID0),
        .instr_type_reg_0({s1_ARSNOOP[3],cacheB_n_101,s1_ARSNOOP[1:0]}),
        .m0_ACREADY(m0_ACREADY),
        .m0_ACVALID(m0_ACVALID),
        .m0_CDLAST(m0_CDLAST),
        .m0_CDREADY(m0_CDREADY),
        .m0_CDVALID(m0_CDVALID),
        .m0_CRREADY(m0_CRREADY),
        .m0_CRRESP(m0_CRRESP),
        .m0_CRVALID(m0_CRVALID),
        .m1_ARID_IBUF(m1_ARID_IBUF),
        .m1_ARREADY_OBUF(m1_ARREADY_OBUF),
        .m1_ARVALID_IBUF(m1_ARVALID_IBUF),
        .m1_AWID_IBUF(m1_AWID_IBUF),
        .m1_AWREADY_OBUF(m1_AWREADY_OBUF),
        .m1_AWVALID_IBUF(m1_AWVALID_IBUF),
        .m1_BID_OBUF(m1_BID_OBUF),
        .m1_BREADY_IBUF(m1_BREADY_IBUF),
        .m1_BRESP_OBUF(m1_BRESP_OBUF),
        .m1_BVALID_OBUF(m1_BVALID_OBUF),
        .m1_CACHE_BUSY_OBUF(m1_CACHE_BUSY_OBUF),
        .m1_CACHE_HIT_OBUF(m1_CACHE_HIT_OBUF),
        .m1_CDREADY(m1_CDREADY),
        .m1_RID_OBUF(m1_RID_OBUF),
        .m1_RREADY_IBUF(m1_RREADY_IBUF),
        .m1_RRESP_OBUF(m1_RRESP_OBUF),
        .m1_RVALID_OBUF(m1_RVALID_OBUF),
        .m1_WVALID_IBUF(m1_WVALID_IBUF),
        .m1_wgrnt_r(\uAXI_Interconnect/m1_wgrnt_r ),
        .\m_ARADDR_reg_reg[31]_0 (m1_ARADDR_IBUF),
        .\m_ARCACHE_reg_reg[3]_0 (m1_ARCACHE_IBUF),
        .\m_ARDOMAIN_reg_reg[1]_0 (m1_ARDOMAIN_IBUF),
        .\m_AWADDR_reg_reg[31]_0 (m1_AWADDR_IBUF),
        .\m_AWCACHE_reg_reg[3]_0 (m1_AWCACHE_IBUF),
        .\m_AWDOMAIN_reg_reg[1]_0 (m1_AWDOMAIN_IBUF),
        .\m_WDATA_reg_reg[31]_0 (m1_WDATA_IBUF),
        .make_unique__0(\uACE_Controller_R_coreA/make_unique__0 ),
        .o_AWREADY1__1(\uACE_Controller_W_coreB/o_AWREADY1__1 ),
        .r0_RREADY(r0_RREADY),
        .r_next_state(\uACE_Controller_R_coreA/r_next_state ),
        .r_next_state28_out(\uACE_Controller_R_coreA/r_next_state28_out ),
        .s0_BREADY(s0_BREADY),
        .s0_RREADY(s0_RREADY),
        .s0_WVALID(s0_WVALID),
        .s1_ARDOMAIN(s1_ARDOMAIN),
        .s1_ARID(s1_ARID),
        .s1_ARREADY(s1_ARREADY),
        .s1_AWLEN(s1_AWLEN),
        .s1_AWVALID(s1_AWVALID),
        .s1_BREADY(s1_BREADY),
        .s1_RREADY(s1_RREADY),
        .s1_RVALID(s1_RVALID),
        .s1_WLAST(s1_WLAST),
        .\s_AWADDR_reg_reg[18]_0 (cacheB_n_124),
        .\s_AWADDR_reg_reg[31]_0 (s1_AWADDR[31:10]),
        .s_AWREADY_IBUF(s_AWREADY_IBUF),
        .s_BREADY_OBUF(s_BREADY_OBUF),
        .s_BRESP_IBUF(s_BRESP_IBUF),
        .s_BVALID_IBUF(s_BVALID_IBUF),
        .s_RDATA_IBUF(s_RDATA_IBUF),
        .s_RREADY_OBUF(s_RREADY_OBUF),
        .\s_RRESP_reg_reg[0] (\cache_controller/s_RRESP_reg0 ),
        .\s_RRESP_reg_reg[3] (s1_RRESP),
        .s_WREADY_IBUF(s_WREADY_IBUF),
        .s_WVALID(uACE_Interconnect_n_18),
        .s_WVALID_OBUF(s_WVALID_OBUF),
        .state_reg(uACE_Interconnect_n_17),
        .\state_reg[0] (cacheB_n_155),
        .\state_reg[1] (s1_ARVALID),
        .\state_reg[2] (cacheB_n_153),
        .\state_reg[3] (cacheB_n_152),
        .\state_reg[3]_0 (cacheB_n_154),
        .\state_reg[3]_1 (m1_ENABLE_IBUF),
        .state_tag_ram_reg(uACE_Interconnect_n_8),
        .\word_cnt_reg[0] (\cache_controller/word_cnt0__6 ));
  IBUF \m0_ARADDR_IBUF[10]_inst 
       (.I(m0_ARADDR[10]),
        .O(m0_ARADDR_IBUF[10]));
  IBUF \m0_ARADDR_IBUF[11]_inst 
       (.I(m0_ARADDR[11]),
        .O(m0_ARADDR_IBUF[11]));
  IBUF \m0_ARADDR_IBUF[12]_inst 
       (.I(m0_ARADDR[12]),
        .O(m0_ARADDR_IBUF[12]));
  IBUF \m0_ARADDR_IBUF[13]_inst 
       (.I(m0_ARADDR[13]),
        .O(m0_ARADDR_IBUF[13]));
  IBUF \m0_ARADDR_IBUF[14]_inst 
       (.I(m0_ARADDR[14]),
        .O(m0_ARADDR_IBUF[14]));
  IBUF \m0_ARADDR_IBUF[15]_inst 
       (.I(m0_ARADDR[15]),
        .O(m0_ARADDR_IBUF[15]));
  IBUF \m0_ARADDR_IBUF[16]_inst 
       (.I(m0_ARADDR[16]),
        .O(m0_ARADDR_IBUF[16]));
  IBUF \m0_ARADDR_IBUF[17]_inst 
       (.I(m0_ARADDR[17]),
        .O(m0_ARADDR_IBUF[17]));
  IBUF \m0_ARADDR_IBUF[18]_inst 
       (.I(m0_ARADDR[18]),
        .O(m0_ARADDR_IBUF[18]));
  IBUF \m0_ARADDR_IBUF[19]_inst 
       (.I(m0_ARADDR[19]),
        .O(m0_ARADDR_IBUF[19]));
  IBUF \m0_ARADDR_IBUF[20]_inst 
       (.I(m0_ARADDR[20]),
        .O(m0_ARADDR_IBUF[20]));
  IBUF \m0_ARADDR_IBUF[21]_inst 
       (.I(m0_ARADDR[21]),
        .O(m0_ARADDR_IBUF[21]));
  IBUF \m0_ARADDR_IBUF[22]_inst 
       (.I(m0_ARADDR[22]),
        .O(m0_ARADDR_IBUF[22]));
  IBUF \m0_ARADDR_IBUF[23]_inst 
       (.I(m0_ARADDR[23]),
        .O(m0_ARADDR_IBUF[23]));
  IBUF \m0_ARADDR_IBUF[24]_inst 
       (.I(m0_ARADDR[24]),
        .O(m0_ARADDR_IBUF[24]));
  IBUF \m0_ARADDR_IBUF[25]_inst 
       (.I(m0_ARADDR[25]),
        .O(m0_ARADDR_IBUF[25]));
  IBUF \m0_ARADDR_IBUF[26]_inst 
       (.I(m0_ARADDR[26]),
        .O(m0_ARADDR_IBUF[26]));
  IBUF \m0_ARADDR_IBUF[27]_inst 
       (.I(m0_ARADDR[27]),
        .O(m0_ARADDR_IBUF[27]));
  IBUF \m0_ARADDR_IBUF[28]_inst 
       (.I(m0_ARADDR[28]),
        .O(m0_ARADDR_IBUF[28]));
  IBUF \m0_ARADDR_IBUF[29]_inst 
       (.I(m0_ARADDR[29]),
        .O(m0_ARADDR_IBUF[29]));
  IBUF \m0_ARADDR_IBUF[2]_inst 
       (.I(m0_ARADDR[2]),
        .O(m0_ARADDR_IBUF[2]));
  IBUF \m0_ARADDR_IBUF[30]_inst 
       (.I(m0_ARADDR[30]),
        .O(m0_ARADDR_IBUF[30]));
  IBUF \m0_ARADDR_IBUF[31]_inst 
       (.I(m0_ARADDR[31]),
        .O(m0_ARADDR_IBUF[31]));
  IBUF \m0_ARADDR_IBUF[3]_inst 
       (.I(m0_ARADDR[3]),
        .O(m0_ARADDR_IBUF[3]));
  IBUF \m0_ARADDR_IBUF[4]_inst 
       (.I(m0_ARADDR[4]),
        .O(m0_ARADDR_IBUF[4]));
  IBUF \m0_ARADDR_IBUF[5]_inst 
       (.I(m0_ARADDR[5]),
        .O(m0_ARADDR_IBUF[5]));
  IBUF \m0_ARADDR_IBUF[6]_inst 
       (.I(m0_ARADDR[6]),
        .O(m0_ARADDR_IBUF[6]));
  IBUF \m0_ARADDR_IBUF[7]_inst 
       (.I(m0_ARADDR[7]),
        .O(m0_ARADDR_IBUF[7]));
  IBUF \m0_ARADDR_IBUF[8]_inst 
       (.I(m0_ARADDR[8]),
        .O(m0_ARADDR_IBUF[8]));
  IBUF \m0_ARADDR_IBUF[9]_inst 
       (.I(m0_ARADDR[9]),
        .O(m0_ARADDR_IBUF[9]));
  IBUF \m0_ARCACHE_IBUF[0]_inst 
       (.I(m0_ARCACHE[0]),
        .O(m0_ARCACHE_IBUF[0]));
  IBUF \m0_ARCACHE_IBUF[1]_inst 
       (.I(m0_ARCACHE[1]),
        .O(m0_ARCACHE_IBUF[1]));
  IBUF \m0_ARCACHE_IBUF[2]_inst 
       (.I(m0_ARCACHE[2]),
        .O(m0_ARCACHE_IBUF[2]));
  IBUF \m0_ARCACHE_IBUF[3]_inst 
       (.I(m0_ARCACHE[3]),
        .O(m0_ARCACHE_IBUF[3]));
  IBUF \m0_ARDOMAIN_IBUF[0]_inst 
       (.I(m0_ARDOMAIN[0]),
        .O(m0_ARDOMAIN_IBUF[0]));
  IBUF \m0_ARDOMAIN_IBUF[1]_inst 
       (.I(m0_ARDOMAIN[1]),
        .O(m0_ARDOMAIN_IBUF[1]));
  IBUF \m0_ARID_IBUF[0]_inst 
       (.I(m0_ARID),
        .O(m0_ARID_IBUF));
  OBUF m0_ARREADY_OBUF_inst
       (.I(m0_ARREADY_OBUF),
        .O(m0_ARREADY));
  IBUF m0_ARVALID_IBUF_inst
       (.I(m0_ARVALID),
        .O(m0_ARVALID_IBUF));
  IBUF \m0_AWADDR_IBUF[10]_inst 
       (.I(m0_AWADDR[10]),
        .O(m0_AWADDR_IBUF[10]));
  IBUF \m0_AWADDR_IBUF[11]_inst 
       (.I(m0_AWADDR[11]),
        .O(m0_AWADDR_IBUF[11]));
  IBUF \m0_AWADDR_IBUF[12]_inst 
       (.I(m0_AWADDR[12]),
        .O(m0_AWADDR_IBUF[12]));
  IBUF \m0_AWADDR_IBUF[13]_inst 
       (.I(m0_AWADDR[13]),
        .O(m0_AWADDR_IBUF[13]));
  IBUF \m0_AWADDR_IBUF[14]_inst 
       (.I(m0_AWADDR[14]),
        .O(m0_AWADDR_IBUF[14]));
  IBUF \m0_AWADDR_IBUF[15]_inst 
       (.I(m0_AWADDR[15]),
        .O(m0_AWADDR_IBUF[15]));
  IBUF \m0_AWADDR_IBUF[16]_inst 
       (.I(m0_AWADDR[16]),
        .O(m0_AWADDR_IBUF[16]));
  IBUF \m0_AWADDR_IBUF[17]_inst 
       (.I(m0_AWADDR[17]),
        .O(m0_AWADDR_IBUF[17]));
  IBUF \m0_AWADDR_IBUF[18]_inst 
       (.I(m0_AWADDR[18]),
        .O(m0_AWADDR_IBUF[18]));
  IBUF \m0_AWADDR_IBUF[19]_inst 
       (.I(m0_AWADDR[19]),
        .O(m0_AWADDR_IBUF[19]));
  IBUF \m0_AWADDR_IBUF[20]_inst 
       (.I(m0_AWADDR[20]),
        .O(m0_AWADDR_IBUF[20]));
  IBUF \m0_AWADDR_IBUF[21]_inst 
       (.I(m0_AWADDR[21]),
        .O(m0_AWADDR_IBUF[21]));
  IBUF \m0_AWADDR_IBUF[22]_inst 
       (.I(m0_AWADDR[22]),
        .O(m0_AWADDR_IBUF[22]));
  IBUF \m0_AWADDR_IBUF[23]_inst 
       (.I(m0_AWADDR[23]),
        .O(m0_AWADDR_IBUF[23]));
  IBUF \m0_AWADDR_IBUF[24]_inst 
       (.I(m0_AWADDR[24]),
        .O(m0_AWADDR_IBUF[24]));
  IBUF \m0_AWADDR_IBUF[25]_inst 
       (.I(m0_AWADDR[25]),
        .O(m0_AWADDR_IBUF[25]));
  IBUF \m0_AWADDR_IBUF[26]_inst 
       (.I(m0_AWADDR[26]),
        .O(m0_AWADDR_IBUF[26]));
  IBUF \m0_AWADDR_IBUF[27]_inst 
       (.I(m0_AWADDR[27]),
        .O(m0_AWADDR_IBUF[27]));
  IBUF \m0_AWADDR_IBUF[28]_inst 
       (.I(m0_AWADDR[28]),
        .O(m0_AWADDR_IBUF[28]));
  IBUF \m0_AWADDR_IBUF[29]_inst 
       (.I(m0_AWADDR[29]),
        .O(m0_AWADDR_IBUF[29]));
  IBUF \m0_AWADDR_IBUF[2]_inst 
       (.I(m0_AWADDR[2]),
        .O(m0_AWADDR_IBUF[2]));
  IBUF \m0_AWADDR_IBUF[30]_inst 
       (.I(m0_AWADDR[30]),
        .O(m0_AWADDR_IBUF[30]));
  IBUF \m0_AWADDR_IBUF[31]_inst 
       (.I(m0_AWADDR[31]),
        .O(m0_AWADDR_IBUF[31]));
  IBUF \m0_AWADDR_IBUF[3]_inst 
       (.I(m0_AWADDR[3]),
        .O(m0_AWADDR_IBUF[3]));
  IBUF \m0_AWADDR_IBUF[4]_inst 
       (.I(m0_AWADDR[4]),
        .O(m0_AWADDR_IBUF[4]));
  IBUF \m0_AWADDR_IBUF[5]_inst 
       (.I(m0_AWADDR[5]),
        .O(m0_AWADDR_IBUF[5]));
  IBUF \m0_AWADDR_IBUF[6]_inst 
       (.I(m0_AWADDR[6]),
        .O(m0_AWADDR_IBUF[6]));
  IBUF \m0_AWADDR_IBUF[7]_inst 
       (.I(m0_AWADDR[7]),
        .O(m0_AWADDR_IBUF[7]));
  IBUF \m0_AWADDR_IBUF[8]_inst 
       (.I(m0_AWADDR[8]),
        .O(m0_AWADDR_IBUF[8]));
  IBUF \m0_AWADDR_IBUF[9]_inst 
       (.I(m0_AWADDR[9]),
        .O(m0_AWADDR_IBUF[9]));
  IBUF \m0_AWCACHE_IBUF[0]_inst 
       (.I(m0_AWCACHE[0]),
        .O(m0_AWCACHE_IBUF[0]));
  IBUF \m0_AWCACHE_IBUF[1]_inst 
       (.I(m0_AWCACHE[1]),
        .O(m0_AWCACHE_IBUF[1]));
  IBUF \m0_AWCACHE_IBUF[2]_inst 
       (.I(m0_AWCACHE[2]),
        .O(m0_AWCACHE_IBUF[2]));
  IBUF \m0_AWCACHE_IBUF[3]_inst 
       (.I(m0_AWCACHE[3]),
        .O(m0_AWCACHE_IBUF[3]));
  IBUF \m0_AWDOMAIN_IBUF[0]_inst 
       (.I(m0_AWDOMAIN[0]),
        .O(m0_AWDOMAIN_IBUF[0]));
  IBUF \m0_AWDOMAIN_IBUF[1]_inst 
       (.I(m0_AWDOMAIN[1]),
        .O(m0_AWDOMAIN_IBUF[1]));
  IBUF \m0_AWID_IBUF[0]_inst 
       (.I(m0_AWID),
        .O(m0_AWID_IBUF));
  OBUF m0_AWREADY_OBUF_inst
       (.I(m0_AWREADY_OBUF),
        .O(m0_AWREADY));
  IBUF m0_AWVALID_IBUF_inst
       (.I(m0_AWVALID),
        .O(m0_AWVALID_IBUF));
  OBUF \m0_BID_OBUF[0]_inst 
       (.I(m0_BID_OBUF),
        .O(m0_BID));
  IBUF m0_BREADY_IBUF_inst
       (.I(m0_BREADY),
        .O(m0_BREADY_IBUF));
  OBUF \m0_BRESP_OBUF[0]_inst 
       (.I(1'b0),
        .O(m0_BRESP[0]));
  OBUF \m0_BRESP_OBUF[1]_inst 
       (.I(m0_BRESP_OBUF),
        .O(m0_BRESP[1]));
  OBUF \m0_BUSER_OBUF[0]_inst 
       (.I(1'b0),
        .O(m0_BUSER[0]));
  OBUF \m0_BUSER_OBUF[1]_inst 
       (.I(1'b0),
        .O(m0_BUSER[1]));
  OBUF \m0_BUSER_OBUF[2]_inst 
       (.I(1'b0),
        .O(m0_BUSER[2]));
  OBUF \m0_BUSER_OBUF[3]_inst 
       (.I(1'b0),
        .O(m0_BUSER[3]));
  OBUF m0_BVALID_OBUF_inst
       (.I(m0_BVALID_OBUF),
        .O(m0_BVALID));
  OBUF m0_CACHE_BUSY_OBUF_inst
       (.I(m0_CACHE_BUSY_OBUF),
        .O(m0_CACHE_BUSY));
  OBUF m0_CACHE_HIT_OBUF_inst
       (.I(m0_CACHE_HIT_OBUF),
        .O(m0_CACHE_HIT));
  IBUF m0_ENABLE_IBUF_inst
       (.I(m0_ENABLE),
        .O(m0_ENABLE_IBUF));
  OBUF \m0_RDATA_OBUF[0]_inst 
       (.I(m0_RDATA_OBUF[0]),
        .O(m0_RDATA[0]));
  OBUF \m0_RDATA_OBUF[10]_inst 
       (.I(m0_RDATA_OBUF[10]),
        .O(m0_RDATA[10]));
  OBUF \m0_RDATA_OBUF[11]_inst 
       (.I(m0_RDATA_OBUF[11]),
        .O(m0_RDATA[11]));
  OBUF \m0_RDATA_OBUF[12]_inst 
       (.I(m0_RDATA_OBUF[12]),
        .O(m0_RDATA[12]));
  OBUF \m0_RDATA_OBUF[13]_inst 
       (.I(m0_RDATA_OBUF[13]),
        .O(m0_RDATA[13]));
  OBUF \m0_RDATA_OBUF[14]_inst 
       (.I(m0_RDATA_OBUF[14]),
        .O(m0_RDATA[14]));
  OBUF \m0_RDATA_OBUF[15]_inst 
       (.I(m0_RDATA_OBUF[15]),
        .O(m0_RDATA[15]));
  OBUF \m0_RDATA_OBUF[16]_inst 
       (.I(m0_RDATA_OBUF[16]),
        .O(m0_RDATA[16]));
  OBUF \m0_RDATA_OBUF[17]_inst 
       (.I(m0_RDATA_OBUF[17]),
        .O(m0_RDATA[17]));
  OBUF \m0_RDATA_OBUF[18]_inst 
       (.I(m0_RDATA_OBUF[18]),
        .O(m0_RDATA[18]));
  OBUF \m0_RDATA_OBUF[19]_inst 
       (.I(m0_RDATA_OBUF[19]),
        .O(m0_RDATA[19]));
  OBUF \m0_RDATA_OBUF[1]_inst 
       (.I(m0_RDATA_OBUF[1]),
        .O(m0_RDATA[1]));
  OBUF \m0_RDATA_OBUF[20]_inst 
       (.I(m0_RDATA_OBUF[20]),
        .O(m0_RDATA[20]));
  OBUF \m0_RDATA_OBUF[21]_inst 
       (.I(m0_RDATA_OBUF[21]),
        .O(m0_RDATA[21]));
  OBUF \m0_RDATA_OBUF[22]_inst 
       (.I(m0_RDATA_OBUF[22]),
        .O(m0_RDATA[22]));
  OBUF \m0_RDATA_OBUF[23]_inst 
       (.I(m0_RDATA_OBUF[23]),
        .O(m0_RDATA[23]));
  OBUF \m0_RDATA_OBUF[24]_inst 
       (.I(m0_RDATA_OBUF[24]),
        .O(m0_RDATA[24]));
  OBUF \m0_RDATA_OBUF[25]_inst 
       (.I(m0_RDATA_OBUF[25]),
        .O(m0_RDATA[25]));
  OBUF \m0_RDATA_OBUF[26]_inst 
       (.I(m0_RDATA_OBUF[26]),
        .O(m0_RDATA[26]));
  OBUF \m0_RDATA_OBUF[27]_inst 
       (.I(m0_RDATA_OBUF[27]),
        .O(m0_RDATA[27]));
  OBUF \m0_RDATA_OBUF[28]_inst 
       (.I(m0_RDATA_OBUF[28]),
        .O(m0_RDATA[28]));
  OBUF \m0_RDATA_OBUF[29]_inst 
       (.I(m0_RDATA_OBUF[29]),
        .O(m0_RDATA[29]));
  OBUF \m0_RDATA_OBUF[2]_inst 
       (.I(m0_RDATA_OBUF[2]),
        .O(m0_RDATA[2]));
  OBUF \m0_RDATA_OBUF[30]_inst 
       (.I(m0_RDATA_OBUF[30]),
        .O(m0_RDATA[30]));
  OBUF \m0_RDATA_OBUF[31]_inst 
       (.I(m0_RDATA_OBUF[31]),
        .O(m0_RDATA[31]));
  OBUF \m0_RDATA_OBUF[3]_inst 
       (.I(m0_RDATA_OBUF[3]),
        .O(m0_RDATA[3]));
  OBUF \m0_RDATA_OBUF[4]_inst 
       (.I(m0_RDATA_OBUF[4]),
        .O(m0_RDATA[4]));
  OBUF \m0_RDATA_OBUF[5]_inst 
       (.I(m0_RDATA_OBUF[5]),
        .O(m0_RDATA[5]));
  OBUF \m0_RDATA_OBUF[6]_inst 
       (.I(m0_RDATA_OBUF[6]),
        .O(m0_RDATA[6]));
  OBUF \m0_RDATA_OBUF[7]_inst 
       (.I(m0_RDATA_OBUF[7]),
        .O(m0_RDATA[7]));
  OBUF \m0_RDATA_OBUF[8]_inst 
       (.I(m0_RDATA_OBUF[8]),
        .O(m0_RDATA[8]));
  OBUF \m0_RDATA_OBUF[9]_inst 
       (.I(m0_RDATA_OBUF[9]),
        .O(m0_RDATA[9]));
  OBUF \m0_RID_OBUF[0]_inst 
       (.I(m0_RID_OBUF),
        .O(m0_RID));
  OBUF m0_RLAST_OBUF_inst
       (.I(m0_RVALID_OBUF),
        .O(m0_RLAST));
  IBUF m0_RREADY_IBUF_inst
       (.I(m0_RREADY),
        .O(m0_RREADY_IBUF));
  OBUF \m0_RRESP_OBUF[0]_inst 
       (.I(1'b0),
        .O(m0_RRESP[0]));
  OBUF \m0_RRESP_OBUF[1]_inst 
       (.I(m0_RRESP_OBUF),
        .O(m0_RRESP[1]));
  OBUF \m0_RUSER_OBUF[0]_inst 
       (.I(1'b0),
        .O(m0_RUSER[0]));
  OBUF \m0_RUSER_OBUF[1]_inst 
       (.I(1'b0),
        .O(m0_RUSER[1]));
  OBUF \m0_RUSER_OBUF[2]_inst 
       (.I(1'b0),
        .O(m0_RUSER[2]));
  OBUF \m0_RUSER_OBUF[3]_inst 
       (.I(1'b0),
        .O(m0_RUSER[3]));
  OBUF m0_RVALID_OBUF_inst
       (.I(m0_RVALID_OBUF),
        .O(m0_RVALID));
  IBUF \m0_WDATA_IBUF[0]_inst 
       (.I(m0_WDATA[0]),
        .O(m0_WDATA_IBUF[0]));
  IBUF \m0_WDATA_IBUF[10]_inst 
       (.I(m0_WDATA[10]),
        .O(m0_WDATA_IBUF[10]));
  IBUF \m0_WDATA_IBUF[11]_inst 
       (.I(m0_WDATA[11]),
        .O(m0_WDATA_IBUF[11]));
  IBUF \m0_WDATA_IBUF[12]_inst 
       (.I(m0_WDATA[12]),
        .O(m0_WDATA_IBUF[12]));
  IBUF \m0_WDATA_IBUF[13]_inst 
       (.I(m0_WDATA[13]),
        .O(m0_WDATA_IBUF[13]));
  IBUF \m0_WDATA_IBUF[14]_inst 
       (.I(m0_WDATA[14]),
        .O(m0_WDATA_IBUF[14]));
  IBUF \m0_WDATA_IBUF[15]_inst 
       (.I(m0_WDATA[15]),
        .O(m0_WDATA_IBUF[15]));
  IBUF \m0_WDATA_IBUF[16]_inst 
       (.I(m0_WDATA[16]),
        .O(m0_WDATA_IBUF[16]));
  IBUF \m0_WDATA_IBUF[17]_inst 
       (.I(m0_WDATA[17]),
        .O(m0_WDATA_IBUF[17]));
  IBUF \m0_WDATA_IBUF[18]_inst 
       (.I(m0_WDATA[18]),
        .O(m0_WDATA_IBUF[18]));
  IBUF \m0_WDATA_IBUF[19]_inst 
       (.I(m0_WDATA[19]),
        .O(m0_WDATA_IBUF[19]));
  IBUF \m0_WDATA_IBUF[1]_inst 
       (.I(m0_WDATA[1]),
        .O(m0_WDATA_IBUF[1]));
  IBUF \m0_WDATA_IBUF[20]_inst 
       (.I(m0_WDATA[20]),
        .O(m0_WDATA_IBUF[20]));
  IBUF \m0_WDATA_IBUF[21]_inst 
       (.I(m0_WDATA[21]),
        .O(m0_WDATA_IBUF[21]));
  IBUF \m0_WDATA_IBUF[22]_inst 
       (.I(m0_WDATA[22]),
        .O(m0_WDATA_IBUF[22]));
  IBUF \m0_WDATA_IBUF[23]_inst 
       (.I(m0_WDATA[23]),
        .O(m0_WDATA_IBUF[23]));
  IBUF \m0_WDATA_IBUF[24]_inst 
       (.I(m0_WDATA[24]),
        .O(m0_WDATA_IBUF[24]));
  IBUF \m0_WDATA_IBUF[25]_inst 
       (.I(m0_WDATA[25]),
        .O(m0_WDATA_IBUF[25]));
  IBUF \m0_WDATA_IBUF[26]_inst 
       (.I(m0_WDATA[26]),
        .O(m0_WDATA_IBUF[26]));
  IBUF \m0_WDATA_IBUF[27]_inst 
       (.I(m0_WDATA[27]),
        .O(m0_WDATA_IBUF[27]));
  IBUF \m0_WDATA_IBUF[28]_inst 
       (.I(m0_WDATA[28]),
        .O(m0_WDATA_IBUF[28]));
  IBUF \m0_WDATA_IBUF[29]_inst 
       (.I(m0_WDATA[29]),
        .O(m0_WDATA_IBUF[29]));
  IBUF \m0_WDATA_IBUF[2]_inst 
       (.I(m0_WDATA[2]),
        .O(m0_WDATA_IBUF[2]));
  IBUF \m0_WDATA_IBUF[30]_inst 
       (.I(m0_WDATA[30]),
        .O(m0_WDATA_IBUF[30]));
  IBUF \m0_WDATA_IBUF[31]_inst 
       (.I(m0_WDATA[31]),
        .O(m0_WDATA_IBUF[31]));
  IBUF \m0_WDATA_IBUF[3]_inst 
       (.I(m0_WDATA[3]),
        .O(m0_WDATA_IBUF[3]));
  IBUF \m0_WDATA_IBUF[4]_inst 
       (.I(m0_WDATA[4]),
        .O(m0_WDATA_IBUF[4]));
  IBUF \m0_WDATA_IBUF[5]_inst 
       (.I(m0_WDATA[5]),
        .O(m0_WDATA_IBUF[5]));
  IBUF \m0_WDATA_IBUF[6]_inst 
       (.I(m0_WDATA[6]),
        .O(m0_WDATA_IBUF[6]));
  IBUF \m0_WDATA_IBUF[7]_inst 
       (.I(m0_WDATA[7]),
        .O(m0_WDATA_IBUF[7]));
  IBUF \m0_WDATA_IBUF[8]_inst 
       (.I(m0_WDATA[8]),
        .O(m0_WDATA_IBUF[8]));
  IBUF \m0_WDATA_IBUF[9]_inst 
       (.I(m0_WDATA[9]),
        .O(m0_WDATA_IBUF[9]));
  OBUF m0_WREADY_OBUF_inst
       (.I(m0_WREADY_OBUF),
        .O(m0_WREADY));
  IBUF m0_WVALID_IBUF_inst
       (.I(m0_WVALID),
        .O(m0_WVALID_IBUF));
  IBUF \m1_ARADDR_IBUF[10]_inst 
       (.I(m1_ARADDR[10]),
        .O(m1_ARADDR_IBUF[10]));
  IBUF \m1_ARADDR_IBUF[11]_inst 
       (.I(m1_ARADDR[11]),
        .O(m1_ARADDR_IBUF[11]));
  IBUF \m1_ARADDR_IBUF[12]_inst 
       (.I(m1_ARADDR[12]),
        .O(m1_ARADDR_IBUF[12]));
  IBUF \m1_ARADDR_IBUF[13]_inst 
       (.I(m1_ARADDR[13]),
        .O(m1_ARADDR_IBUF[13]));
  IBUF \m1_ARADDR_IBUF[14]_inst 
       (.I(m1_ARADDR[14]),
        .O(m1_ARADDR_IBUF[14]));
  IBUF \m1_ARADDR_IBUF[15]_inst 
       (.I(m1_ARADDR[15]),
        .O(m1_ARADDR_IBUF[15]));
  IBUF \m1_ARADDR_IBUF[16]_inst 
       (.I(m1_ARADDR[16]),
        .O(m1_ARADDR_IBUF[16]));
  IBUF \m1_ARADDR_IBUF[17]_inst 
       (.I(m1_ARADDR[17]),
        .O(m1_ARADDR_IBUF[17]));
  IBUF \m1_ARADDR_IBUF[18]_inst 
       (.I(m1_ARADDR[18]),
        .O(m1_ARADDR_IBUF[18]));
  IBUF \m1_ARADDR_IBUF[19]_inst 
       (.I(m1_ARADDR[19]),
        .O(m1_ARADDR_IBUF[19]));
  IBUF \m1_ARADDR_IBUF[20]_inst 
       (.I(m1_ARADDR[20]),
        .O(m1_ARADDR_IBUF[20]));
  IBUF \m1_ARADDR_IBUF[21]_inst 
       (.I(m1_ARADDR[21]),
        .O(m1_ARADDR_IBUF[21]));
  IBUF \m1_ARADDR_IBUF[22]_inst 
       (.I(m1_ARADDR[22]),
        .O(m1_ARADDR_IBUF[22]));
  IBUF \m1_ARADDR_IBUF[23]_inst 
       (.I(m1_ARADDR[23]),
        .O(m1_ARADDR_IBUF[23]));
  IBUF \m1_ARADDR_IBUF[24]_inst 
       (.I(m1_ARADDR[24]),
        .O(m1_ARADDR_IBUF[24]));
  IBUF \m1_ARADDR_IBUF[25]_inst 
       (.I(m1_ARADDR[25]),
        .O(m1_ARADDR_IBUF[25]));
  IBUF \m1_ARADDR_IBUF[26]_inst 
       (.I(m1_ARADDR[26]),
        .O(m1_ARADDR_IBUF[26]));
  IBUF \m1_ARADDR_IBUF[27]_inst 
       (.I(m1_ARADDR[27]),
        .O(m1_ARADDR_IBUF[27]));
  IBUF \m1_ARADDR_IBUF[28]_inst 
       (.I(m1_ARADDR[28]),
        .O(m1_ARADDR_IBUF[28]));
  IBUF \m1_ARADDR_IBUF[29]_inst 
       (.I(m1_ARADDR[29]),
        .O(m1_ARADDR_IBUF[29]));
  IBUF \m1_ARADDR_IBUF[2]_inst 
       (.I(m1_ARADDR[2]),
        .O(m1_ARADDR_IBUF[2]));
  IBUF \m1_ARADDR_IBUF[30]_inst 
       (.I(m1_ARADDR[30]),
        .O(m1_ARADDR_IBUF[30]));
  IBUF \m1_ARADDR_IBUF[31]_inst 
       (.I(m1_ARADDR[31]),
        .O(m1_ARADDR_IBUF[31]));
  IBUF \m1_ARADDR_IBUF[3]_inst 
       (.I(m1_ARADDR[3]),
        .O(m1_ARADDR_IBUF[3]));
  IBUF \m1_ARADDR_IBUF[4]_inst 
       (.I(m1_ARADDR[4]),
        .O(m1_ARADDR_IBUF[4]));
  IBUF \m1_ARADDR_IBUF[5]_inst 
       (.I(m1_ARADDR[5]),
        .O(m1_ARADDR_IBUF[5]));
  IBUF \m1_ARADDR_IBUF[6]_inst 
       (.I(m1_ARADDR[6]),
        .O(m1_ARADDR_IBUF[6]));
  IBUF \m1_ARADDR_IBUF[7]_inst 
       (.I(m1_ARADDR[7]),
        .O(m1_ARADDR_IBUF[7]));
  IBUF \m1_ARADDR_IBUF[8]_inst 
       (.I(m1_ARADDR[8]),
        .O(m1_ARADDR_IBUF[8]));
  IBUF \m1_ARADDR_IBUF[9]_inst 
       (.I(m1_ARADDR[9]),
        .O(m1_ARADDR_IBUF[9]));
  IBUF \m1_ARCACHE_IBUF[0]_inst 
       (.I(m1_ARCACHE[0]),
        .O(m1_ARCACHE_IBUF[0]));
  IBUF \m1_ARCACHE_IBUF[1]_inst 
       (.I(m1_ARCACHE[1]),
        .O(m1_ARCACHE_IBUF[1]));
  IBUF \m1_ARCACHE_IBUF[2]_inst 
       (.I(m1_ARCACHE[2]),
        .O(m1_ARCACHE_IBUF[2]));
  IBUF \m1_ARCACHE_IBUF[3]_inst 
       (.I(m1_ARCACHE[3]),
        .O(m1_ARCACHE_IBUF[3]));
  IBUF \m1_ARDOMAIN_IBUF[0]_inst 
       (.I(m1_ARDOMAIN[0]),
        .O(m1_ARDOMAIN_IBUF[0]));
  IBUF \m1_ARDOMAIN_IBUF[1]_inst 
       (.I(m1_ARDOMAIN[1]),
        .O(m1_ARDOMAIN_IBUF[1]));
  IBUF \m1_ARID_IBUF[0]_inst 
       (.I(m1_ARID),
        .O(m1_ARID_IBUF));
  OBUF m1_ARREADY_OBUF_inst
       (.I(m1_ARREADY_OBUF),
        .O(m1_ARREADY));
  IBUF m1_ARVALID_IBUF_inst
       (.I(m1_ARVALID),
        .O(m1_ARVALID_IBUF));
  IBUF \m1_AWADDR_IBUF[10]_inst 
       (.I(m1_AWADDR[10]),
        .O(m1_AWADDR_IBUF[10]));
  IBUF \m1_AWADDR_IBUF[11]_inst 
       (.I(m1_AWADDR[11]),
        .O(m1_AWADDR_IBUF[11]));
  IBUF \m1_AWADDR_IBUF[12]_inst 
       (.I(m1_AWADDR[12]),
        .O(m1_AWADDR_IBUF[12]));
  IBUF \m1_AWADDR_IBUF[13]_inst 
       (.I(m1_AWADDR[13]),
        .O(m1_AWADDR_IBUF[13]));
  IBUF \m1_AWADDR_IBUF[14]_inst 
       (.I(m1_AWADDR[14]),
        .O(m1_AWADDR_IBUF[14]));
  IBUF \m1_AWADDR_IBUF[15]_inst 
       (.I(m1_AWADDR[15]),
        .O(m1_AWADDR_IBUF[15]));
  IBUF \m1_AWADDR_IBUF[16]_inst 
       (.I(m1_AWADDR[16]),
        .O(m1_AWADDR_IBUF[16]));
  IBUF \m1_AWADDR_IBUF[17]_inst 
       (.I(m1_AWADDR[17]),
        .O(m1_AWADDR_IBUF[17]));
  IBUF \m1_AWADDR_IBUF[18]_inst 
       (.I(m1_AWADDR[18]),
        .O(m1_AWADDR_IBUF[18]));
  IBUF \m1_AWADDR_IBUF[19]_inst 
       (.I(m1_AWADDR[19]),
        .O(m1_AWADDR_IBUF[19]));
  IBUF \m1_AWADDR_IBUF[20]_inst 
       (.I(m1_AWADDR[20]),
        .O(m1_AWADDR_IBUF[20]));
  IBUF \m1_AWADDR_IBUF[21]_inst 
       (.I(m1_AWADDR[21]),
        .O(m1_AWADDR_IBUF[21]));
  IBUF \m1_AWADDR_IBUF[22]_inst 
       (.I(m1_AWADDR[22]),
        .O(m1_AWADDR_IBUF[22]));
  IBUF \m1_AWADDR_IBUF[23]_inst 
       (.I(m1_AWADDR[23]),
        .O(m1_AWADDR_IBUF[23]));
  IBUF \m1_AWADDR_IBUF[24]_inst 
       (.I(m1_AWADDR[24]),
        .O(m1_AWADDR_IBUF[24]));
  IBUF \m1_AWADDR_IBUF[25]_inst 
       (.I(m1_AWADDR[25]),
        .O(m1_AWADDR_IBUF[25]));
  IBUF \m1_AWADDR_IBUF[26]_inst 
       (.I(m1_AWADDR[26]),
        .O(m1_AWADDR_IBUF[26]));
  IBUF \m1_AWADDR_IBUF[27]_inst 
       (.I(m1_AWADDR[27]),
        .O(m1_AWADDR_IBUF[27]));
  IBUF \m1_AWADDR_IBUF[28]_inst 
       (.I(m1_AWADDR[28]),
        .O(m1_AWADDR_IBUF[28]));
  IBUF \m1_AWADDR_IBUF[29]_inst 
       (.I(m1_AWADDR[29]),
        .O(m1_AWADDR_IBUF[29]));
  IBUF \m1_AWADDR_IBUF[2]_inst 
       (.I(m1_AWADDR[2]),
        .O(m1_AWADDR_IBUF[2]));
  IBUF \m1_AWADDR_IBUF[30]_inst 
       (.I(m1_AWADDR[30]),
        .O(m1_AWADDR_IBUF[30]));
  IBUF \m1_AWADDR_IBUF[31]_inst 
       (.I(m1_AWADDR[31]),
        .O(m1_AWADDR_IBUF[31]));
  IBUF \m1_AWADDR_IBUF[3]_inst 
       (.I(m1_AWADDR[3]),
        .O(m1_AWADDR_IBUF[3]));
  IBUF \m1_AWADDR_IBUF[4]_inst 
       (.I(m1_AWADDR[4]),
        .O(m1_AWADDR_IBUF[4]));
  IBUF \m1_AWADDR_IBUF[5]_inst 
       (.I(m1_AWADDR[5]),
        .O(m1_AWADDR_IBUF[5]));
  IBUF \m1_AWADDR_IBUF[6]_inst 
       (.I(m1_AWADDR[6]),
        .O(m1_AWADDR_IBUF[6]));
  IBUF \m1_AWADDR_IBUF[7]_inst 
       (.I(m1_AWADDR[7]),
        .O(m1_AWADDR_IBUF[7]));
  IBUF \m1_AWADDR_IBUF[8]_inst 
       (.I(m1_AWADDR[8]),
        .O(m1_AWADDR_IBUF[8]));
  IBUF \m1_AWADDR_IBUF[9]_inst 
       (.I(m1_AWADDR[9]),
        .O(m1_AWADDR_IBUF[9]));
  IBUF \m1_AWCACHE_IBUF[0]_inst 
       (.I(m1_AWCACHE[0]),
        .O(m1_AWCACHE_IBUF[0]));
  IBUF \m1_AWCACHE_IBUF[1]_inst 
       (.I(m1_AWCACHE[1]),
        .O(m1_AWCACHE_IBUF[1]));
  IBUF \m1_AWCACHE_IBUF[2]_inst 
       (.I(m1_AWCACHE[2]),
        .O(m1_AWCACHE_IBUF[2]));
  IBUF \m1_AWCACHE_IBUF[3]_inst 
       (.I(m1_AWCACHE[3]),
        .O(m1_AWCACHE_IBUF[3]));
  IBUF \m1_AWDOMAIN_IBUF[0]_inst 
       (.I(m1_AWDOMAIN[0]),
        .O(m1_AWDOMAIN_IBUF[0]));
  IBUF \m1_AWDOMAIN_IBUF[1]_inst 
       (.I(m1_AWDOMAIN[1]),
        .O(m1_AWDOMAIN_IBUF[1]));
  IBUF \m1_AWID_IBUF[0]_inst 
       (.I(m1_AWID),
        .O(m1_AWID_IBUF));
  OBUF m1_AWREADY_OBUF_inst
       (.I(m1_AWREADY_OBUF),
        .O(m1_AWREADY));
  IBUF m1_AWVALID_IBUF_inst
       (.I(m1_AWVALID),
        .O(m1_AWVALID_IBUF));
  OBUF \m1_BID_OBUF[0]_inst 
       (.I(m1_BID_OBUF),
        .O(m1_BID));
  IBUF m1_BREADY_IBUF_inst
       (.I(m1_BREADY),
        .O(m1_BREADY_IBUF));
  OBUF \m1_BRESP_OBUF[0]_inst 
       (.I(1'b0),
        .O(m1_BRESP[0]));
  OBUF \m1_BRESP_OBUF[1]_inst 
       (.I(m1_BRESP_OBUF),
        .O(m1_BRESP[1]));
  OBUF \m1_BUSER_OBUF[0]_inst 
       (.I(1'b0),
        .O(m1_BUSER[0]));
  OBUF \m1_BUSER_OBUF[1]_inst 
       (.I(1'b0),
        .O(m1_BUSER[1]));
  OBUF \m1_BUSER_OBUF[2]_inst 
       (.I(1'b0),
        .O(m1_BUSER[2]));
  OBUF \m1_BUSER_OBUF[3]_inst 
       (.I(1'b0),
        .O(m1_BUSER[3]));
  OBUF m1_BVALID_OBUF_inst
       (.I(m1_BVALID_OBUF),
        .O(m1_BVALID));
  OBUF m1_CACHE_BUSY_OBUF_inst
       (.I(m1_CACHE_BUSY_OBUF),
        .O(m1_CACHE_BUSY));
  OBUF m1_CACHE_HIT_OBUF_inst
       (.I(m1_CACHE_HIT_OBUF),
        .O(m1_CACHE_HIT));
  IBUF m1_ENABLE_IBUF_inst
       (.I(m1_ENABLE),
        .O(m1_ENABLE_IBUF));
  OBUF \m1_RDATA_OBUF[0]_inst 
       (.I(m1_RDATA_OBUF[0]),
        .O(m1_RDATA[0]));
  OBUF \m1_RDATA_OBUF[10]_inst 
       (.I(m1_RDATA_OBUF[10]),
        .O(m1_RDATA[10]));
  OBUF \m1_RDATA_OBUF[11]_inst 
       (.I(m1_RDATA_OBUF[11]),
        .O(m1_RDATA[11]));
  OBUF \m1_RDATA_OBUF[12]_inst 
       (.I(m1_RDATA_OBUF[12]),
        .O(m1_RDATA[12]));
  OBUF \m1_RDATA_OBUF[13]_inst 
       (.I(m1_RDATA_OBUF[13]),
        .O(m1_RDATA[13]));
  OBUF \m1_RDATA_OBUF[14]_inst 
       (.I(m1_RDATA_OBUF[14]),
        .O(m1_RDATA[14]));
  OBUF \m1_RDATA_OBUF[15]_inst 
       (.I(m1_RDATA_OBUF[15]),
        .O(m1_RDATA[15]));
  OBUF \m1_RDATA_OBUF[16]_inst 
       (.I(m1_RDATA_OBUF[16]),
        .O(m1_RDATA[16]));
  OBUF \m1_RDATA_OBUF[17]_inst 
       (.I(m1_RDATA_OBUF[17]),
        .O(m1_RDATA[17]));
  OBUF \m1_RDATA_OBUF[18]_inst 
       (.I(m1_RDATA_OBUF[18]),
        .O(m1_RDATA[18]));
  OBUF \m1_RDATA_OBUF[19]_inst 
       (.I(m1_RDATA_OBUF[19]),
        .O(m1_RDATA[19]));
  OBUF \m1_RDATA_OBUF[1]_inst 
       (.I(m1_RDATA_OBUF[1]),
        .O(m1_RDATA[1]));
  OBUF \m1_RDATA_OBUF[20]_inst 
       (.I(m1_RDATA_OBUF[20]),
        .O(m1_RDATA[20]));
  OBUF \m1_RDATA_OBUF[21]_inst 
       (.I(m1_RDATA_OBUF[21]),
        .O(m1_RDATA[21]));
  OBUF \m1_RDATA_OBUF[22]_inst 
       (.I(m1_RDATA_OBUF[22]),
        .O(m1_RDATA[22]));
  OBUF \m1_RDATA_OBUF[23]_inst 
       (.I(m1_RDATA_OBUF[23]),
        .O(m1_RDATA[23]));
  OBUF \m1_RDATA_OBUF[24]_inst 
       (.I(m1_RDATA_OBUF[24]),
        .O(m1_RDATA[24]));
  OBUF \m1_RDATA_OBUF[25]_inst 
       (.I(m1_RDATA_OBUF[25]),
        .O(m1_RDATA[25]));
  OBUF \m1_RDATA_OBUF[26]_inst 
       (.I(m1_RDATA_OBUF[26]),
        .O(m1_RDATA[26]));
  OBUF \m1_RDATA_OBUF[27]_inst 
       (.I(m1_RDATA_OBUF[27]),
        .O(m1_RDATA[27]));
  OBUF \m1_RDATA_OBUF[28]_inst 
       (.I(m1_RDATA_OBUF[28]),
        .O(m1_RDATA[28]));
  OBUF \m1_RDATA_OBUF[29]_inst 
       (.I(m1_RDATA_OBUF[29]),
        .O(m1_RDATA[29]));
  OBUF \m1_RDATA_OBUF[2]_inst 
       (.I(m1_RDATA_OBUF[2]),
        .O(m1_RDATA[2]));
  OBUF \m1_RDATA_OBUF[30]_inst 
       (.I(m1_RDATA_OBUF[30]),
        .O(m1_RDATA[30]));
  OBUF \m1_RDATA_OBUF[31]_inst 
       (.I(m1_RDATA_OBUF[31]),
        .O(m1_RDATA[31]));
  OBUF \m1_RDATA_OBUF[3]_inst 
       (.I(m1_RDATA_OBUF[3]),
        .O(m1_RDATA[3]));
  OBUF \m1_RDATA_OBUF[4]_inst 
       (.I(m1_RDATA_OBUF[4]),
        .O(m1_RDATA[4]));
  OBUF \m1_RDATA_OBUF[5]_inst 
       (.I(m1_RDATA_OBUF[5]),
        .O(m1_RDATA[5]));
  OBUF \m1_RDATA_OBUF[6]_inst 
       (.I(m1_RDATA_OBUF[6]),
        .O(m1_RDATA[6]));
  OBUF \m1_RDATA_OBUF[7]_inst 
       (.I(m1_RDATA_OBUF[7]),
        .O(m1_RDATA[7]));
  OBUF \m1_RDATA_OBUF[8]_inst 
       (.I(m1_RDATA_OBUF[8]),
        .O(m1_RDATA[8]));
  OBUF \m1_RDATA_OBUF[9]_inst 
       (.I(m1_RDATA_OBUF[9]),
        .O(m1_RDATA[9]));
  OBUF \m1_RID_OBUF[0]_inst 
       (.I(m1_RID_OBUF),
        .O(m1_RID));
  OBUF m1_RLAST_OBUF_inst
       (.I(m1_RVALID_OBUF),
        .O(m1_RLAST));
  IBUF m1_RREADY_IBUF_inst
       (.I(m1_RREADY),
        .O(m1_RREADY_IBUF));
  OBUF \m1_RRESP_OBUF[0]_inst 
       (.I(1'b0),
        .O(m1_RRESP[0]));
  OBUF \m1_RRESP_OBUF[1]_inst 
       (.I(m1_RRESP_OBUF),
        .O(m1_RRESP[1]));
  OBUF \m1_RUSER_OBUF[0]_inst 
       (.I(1'b0),
        .O(m1_RUSER[0]));
  OBUF \m1_RUSER_OBUF[1]_inst 
       (.I(1'b0),
        .O(m1_RUSER[1]));
  OBUF \m1_RUSER_OBUF[2]_inst 
       (.I(1'b0),
        .O(m1_RUSER[2]));
  OBUF \m1_RUSER_OBUF[3]_inst 
       (.I(1'b0),
        .O(m1_RUSER[3]));
  OBUF m1_RVALID_OBUF_inst
       (.I(m1_RVALID_OBUF),
        .O(m1_RVALID));
  IBUF \m1_WDATA_IBUF[0]_inst 
       (.I(m1_WDATA[0]),
        .O(m1_WDATA_IBUF[0]));
  IBUF \m1_WDATA_IBUF[10]_inst 
       (.I(m1_WDATA[10]),
        .O(m1_WDATA_IBUF[10]));
  IBUF \m1_WDATA_IBUF[11]_inst 
       (.I(m1_WDATA[11]),
        .O(m1_WDATA_IBUF[11]));
  IBUF \m1_WDATA_IBUF[12]_inst 
       (.I(m1_WDATA[12]),
        .O(m1_WDATA_IBUF[12]));
  IBUF \m1_WDATA_IBUF[13]_inst 
       (.I(m1_WDATA[13]),
        .O(m1_WDATA_IBUF[13]));
  IBUF \m1_WDATA_IBUF[14]_inst 
       (.I(m1_WDATA[14]),
        .O(m1_WDATA_IBUF[14]));
  IBUF \m1_WDATA_IBUF[15]_inst 
       (.I(m1_WDATA[15]),
        .O(m1_WDATA_IBUF[15]));
  IBUF \m1_WDATA_IBUF[16]_inst 
       (.I(m1_WDATA[16]),
        .O(m1_WDATA_IBUF[16]));
  IBUF \m1_WDATA_IBUF[17]_inst 
       (.I(m1_WDATA[17]),
        .O(m1_WDATA_IBUF[17]));
  IBUF \m1_WDATA_IBUF[18]_inst 
       (.I(m1_WDATA[18]),
        .O(m1_WDATA_IBUF[18]));
  IBUF \m1_WDATA_IBUF[19]_inst 
       (.I(m1_WDATA[19]),
        .O(m1_WDATA_IBUF[19]));
  IBUF \m1_WDATA_IBUF[1]_inst 
       (.I(m1_WDATA[1]),
        .O(m1_WDATA_IBUF[1]));
  IBUF \m1_WDATA_IBUF[20]_inst 
       (.I(m1_WDATA[20]),
        .O(m1_WDATA_IBUF[20]));
  IBUF \m1_WDATA_IBUF[21]_inst 
       (.I(m1_WDATA[21]),
        .O(m1_WDATA_IBUF[21]));
  IBUF \m1_WDATA_IBUF[22]_inst 
       (.I(m1_WDATA[22]),
        .O(m1_WDATA_IBUF[22]));
  IBUF \m1_WDATA_IBUF[23]_inst 
       (.I(m1_WDATA[23]),
        .O(m1_WDATA_IBUF[23]));
  IBUF \m1_WDATA_IBUF[24]_inst 
       (.I(m1_WDATA[24]),
        .O(m1_WDATA_IBUF[24]));
  IBUF \m1_WDATA_IBUF[25]_inst 
       (.I(m1_WDATA[25]),
        .O(m1_WDATA_IBUF[25]));
  IBUF \m1_WDATA_IBUF[26]_inst 
       (.I(m1_WDATA[26]),
        .O(m1_WDATA_IBUF[26]));
  IBUF \m1_WDATA_IBUF[27]_inst 
       (.I(m1_WDATA[27]),
        .O(m1_WDATA_IBUF[27]));
  IBUF \m1_WDATA_IBUF[28]_inst 
       (.I(m1_WDATA[28]),
        .O(m1_WDATA_IBUF[28]));
  IBUF \m1_WDATA_IBUF[29]_inst 
       (.I(m1_WDATA[29]),
        .O(m1_WDATA_IBUF[29]));
  IBUF \m1_WDATA_IBUF[2]_inst 
       (.I(m1_WDATA[2]),
        .O(m1_WDATA_IBUF[2]));
  IBUF \m1_WDATA_IBUF[30]_inst 
       (.I(m1_WDATA[30]),
        .O(m1_WDATA_IBUF[30]));
  IBUF \m1_WDATA_IBUF[31]_inst 
       (.I(m1_WDATA[31]),
        .O(m1_WDATA_IBUF[31]));
  IBUF \m1_WDATA_IBUF[3]_inst 
       (.I(m1_WDATA[3]),
        .O(m1_WDATA_IBUF[3]));
  IBUF \m1_WDATA_IBUF[4]_inst 
       (.I(m1_WDATA[4]),
        .O(m1_WDATA_IBUF[4]));
  IBUF \m1_WDATA_IBUF[5]_inst 
       (.I(m1_WDATA[5]),
        .O(m1_WDATA_IBUF[5]));
  IBUF \m1_WDATA_IBUF[6]_inst 
       (.I(m1_WDATA[6]),
        .O(m1_WDATA_IBUF[6]));
  IBUF \m1_WDATA_IBUF[7]_inst 
       (.I(m1_WDATA[7]),
        .O(m1_WDATA_IBUF[7]));
  IBUF \m1_WDATA_IBUF[8]_inst 
       (.I(m1_WDATA[8]),
        .O(m1_WDATA_IBUF[8]));
  IBUF \m1_WDATA_IBUF[9]_inst 
       (.I(m1_WDATA[9]),
        .O(m1_WDATA_IBUF[9]));
  OBUF m1_WREADY_OBUF_inst
       (.I(m1_WREADY_OBUF),
        .O(m1_WREADY));
  IBUF m1_WVALID_IBUF_inst
       (.I(m1_WVALID),
        .O(m1_WVALID_IBUF));
  OBUF \s_ARADDR_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_ARADDR[0]));
  OBUF \s_ARADDR_OBUF[10]_inst 
       (.I(s_ARADDR_OBUF[10]),
        .O(s_ARADDR[10]));
  OBUF \s_ARADDR_OBUF[11]_inst 
       (.I(s_ARADDR_OBUF[11]),
        .O(s_ARADDR[11]));
  OBUF \s_ARADDR_OBUF[12]_inst 
       (.I(s_ARADDR_OBUF[12]),
        .O(s_ARADDR[12]));
  OBUF \s_ARADDR_OBUF[13]_inst 
       (.I(s_ARADDR_OBUF[13]),
        .O(s_ARADDR[13]));
  OBUF \s_ARADDR_OBUF[14]_inst 
       (.I(s_ARADDR_OBUF[14]),
        .O(s_ARADDR[14]));
  OBUF \s_ARADDR_OBUF[15]_inst 
       (.I(s_ARADDR_OBUF[15]),
        .O(s_ARADDR[15]));
  OBUF \s_ARADDR_OBUF[16]_inst 
       (.I(s_ARADDR_OBUF[16]),
        .O(s_ARADDR[16]));
  OBUF \s_ARADDR_OBUF[17]_inst 
       (.I(s_ARADDR_OBUF[17]),
        .O(s_ARADDR[17]));
  OBUF \s_ARADDR_OBUF[18]_inst 
       (.I(s_ARADDR_OBUF[18]),
        .O(s_ARADDR[18]));
  OBUF \s_ARADDR_OBUF[19]_inst 
       (.I(s_ARADDR_OBUF[19]),
        .O(s_ARADDR[19]));
  OBUF \s_ARADDR_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_ARADDR[1]));
  OBUF \s_ARADDR_OBUF[20]_inst 
       (.I(s_ARADDR_OBUF[20]),
        .O(s_ARADDR[20]));
  OBUF \s_ARADDR_OBUF[21]_inst 
       (.I(s_ARADDR_OBUF[21]),
        .O(s_ARADDR[21]));
  OBUF \s_ARADDR_OBUF[22]_inst 
       (.I(s_ARADDR_OBUF[22]),
        .O(s_ARADDR[22]));
  OBUF \s_ARADDR_OBUF[23]_inst 
       (.I(s_ARADDR_OBUF[23]),
        .O(s_ARADDR[23]));
  OBUF \s_ARADDR_OBUF[24]_inst 
       (.I(s_ARADDR_OBUF[24]),
        .O(s_ARADDR[24]));
  OBUF \s_ARADDR_OBUF[25]_inst 
       (.I(s_ARADDR_OBUF[25]),
        .O(s_ARADDR[25]));
  OBUF \s_ARADDR_OBUF[26]_inst 
       (.I(s_ARADDR_OBUF[26]),
        .O(s_ARADDR[26]));
  OBUF \s_ARADDR_OBUF[27]_inst 
       (.I(s_ARADDR_OBUF[27]),
        .O(s_ARADDR[27]));
  OBUF \s_ARADDR_OBUF[28]_inst 
       (.I(s_ARADDR_OBUF[28]),
        .O(s_ARADDR[28]));
  OBUF \s_ARADDR_OBUF[29]_inst 
       (.I(s_ARADDR_OBUF[29]),
        .O(s_ARADDR[29]));
  OBUF \s_ARADDR_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_ARADDR[2]));
  OBUF \s_ARADDR_OBUF[30]_inst 
       (.I(s_ARADDR_OBUF[30]),
        .O(s_ARADDR[30]));
  OBUF \s_ARADDR_OBUF[31]_inst 
       (.I(s_ARADDR_OBUF[31]),
        .O(s_ARADDR[31]));
  OBUF \s_ARADDR_OBUF[3]_inst 
       (.I(1'b0),
        .O(s_ARADDR[3]));
  OBUF \s_ARADDR_OBUF[4]_inst 
       (.I(1'b0),
        .O(s_ARADDR[4]));
  OBUF \s_ARADDR_OBUF[5]_inst 
       (.I(1'b0),
        .O(s_ARADDR[5]));
  OBUF \s_ARADDR_OBUF[6]_inst 
       (.I(s_ARADDR_OBUF[6]),
        .O(s_ARADDR[6]));
  OBUF \s_ARADDR_OBUF[7]_inst 
       (.I(s_ARADDR_OBUF[7]),
        .O(s_ARADDR[7]));
  OBUF \s_ARADDR_OBUF[8]_inst 
       (.I(s_ARADDR_OBUF[8]),
        .O(s_ARADDR[8]));
  OBUF \s_ARADDR_OBUF[9]_inst 
       (.I(s_ARADDR_OBUF[9]),
        .O(s_ARADDR[9]));
  OBUF \s_ARBURST_OBUF[0]_inst 
       (.I(s_ARBURST_OBUF),
        .O(s_ARBURST[0]));
  OBUF \s_ARBURST_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_ARBURST[1]));
  OBUF \s_ARCACHE_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_ARCACHE[0]));
  OBUF \s_ARCACHE_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_ARCACHE[1]));
  OBUF \s_ARCACHE_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_ARCACHE[2]));
  OBUF \s_ARCACHE_OBUF[3]_inst 
       (.I(1'b0),
        .O(s_ARCACHE[3]));
  OBUF \s_ARID_OBUF[0]_inst 
       (.I(s_ARID_OBUF),
        .O(s_ARID));
  OBUF \s_ARLEN_OBUF[0]_inst 
       (.I(s_ARBURST_OBUF),
        .O(s_ARLEN[0]));
  OBUF \s_ARLEN_OBUF[1]_inst 
       (.I(s_ARBURST_OBUF),
        .O(s_ARLEN[1]));
  OBUF \s_ARLEN_OBUF[2]_inst 
       (.I(s_ARBURST_OBUF),
        .O(s_ARLEN[2]));
  OBUF \s_ARLEN_OBUF[3]_inst 
       (.I(s_ARBURST_OBUF),
        .O(s_ARLEN[3]));
  OBUF \s_ARLEN_OBUF[4]_inst 
       (.I(1'b0),
        .O(s_ARLEN[4]));
  OBUF \s_ARLEN_OBUF[5]_inst 
       (.I(1'b0),
        .O(s_ARLEN[5]));
  OBUF \s_ARLEN_OBUF[6]_inst 
       (.I(1'b0),
        .O(s_ARLEN[6]));
  OBUF \s_ARLEN_OBUF[7]_inst 
       (.I(1'b0),
        .O(s_ARLEN[7]));
  OBUF s_ARLOCK_OBUF_inst
       (.I(1'b0),
        .O(s_ARLOCK));
  OBUF \s_ARPROT_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_ARPROT[0]));
  OBUF \s_ARPROT_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_ARPROT[1]));
  OBUF \s_ARPROT_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_ARPROT[2]));
  OBUF \s_ARQOS_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_ARQOS[0]));
  OBUF \s_ARQOS_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_ARQOS[1]));
  OBUF \s_ARQOS_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_ARQOS[2]));
  OBUF \s_ARQOS_OBUF[3]_inst 
       (.I(1'b0),
        .O(s_ARQOS[3]));
  IBUF s_ARREADY_IBUF_inst
       (.I(s_ARREADY),
        .O(s_ARREADY_IBUF));
  OBUF \s_ARREGION_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_ARREGION[0]));
  OBUF \s_ARREGION_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_ARREGION[1]));
  OBUF \s_ARREGION_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_ARREGION[2]));
  OBUF \s_ARREGION_OBUF[3]_inst 
       (.I(1'b0),
        .O(s_ARREGION[3]));
  OBUF \s_ARSIZE_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_ARSIZE[0]));
  OBUF \s_ARSIZE_OBUF[1]_inst 
       (.I(s_ARBURST_OBUF),
        .O(s_ARSIZE[1]));
  OBUF \s_ARSIZE_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_ARSIZE[2]));
  OBUF \s_ARUSER_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_ARUSER[0]));
  OBUF \s_ARUSER_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_ARUSER[1]));
  OBUF \s_ARUSER_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_ARUSER[2]));
  OBUF \s_ARUSER_OBUF[3]_inst 
       (.I(1'b0),
        .O(s_ARUSER[3]));
  OBUF s_ARVALID_OBUF_inst
       (.I(s_ARVALID_OBUF),
        .O(s_ARVALID));
  OBUF \s_AWADDR_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_AWADDR[0]));
  OBUF \s_AWADDR_OBUF[10]_inst 
       (.I(s_AWADDR_OBUF[10]),
        .O(s_AWADDR[10]));
  OBUF \s_AWADDR_OBUF[11]_inst 
       (.I(s_AWADDR_OBUF[11]),
        .O(s_AWADDR[11]));
  OBUF \s_AWADDR_OBUF[12]_inst 
       (.I(s_AWADDR_OBUF[12]),
        .O(s_AWADDR[12]));
  OBUF \s_AWADDR_OBUF[13]_inst 
       (.I(s_AWADDR_OBUF[13]),
        .O(s_AWADDR[13]));
  OBUF \s_AWADDR_OBUF[14]_inst 
       (.I(s_AWADDR_OBUF[14]),
        .O(s_AWADDR[14]));
  OBUF \s_AWADDR_OBUF[15]_inst 
       (.I(s_AWADDR_OBUF[15]),
        .O(s_AWADDR[15]));
  OBUF \s_AWADDR_OBUF[16]_inst 
       (.I(s_AWADDR_OBUF[16]),
        .O(s_AWADDR[16]));
  OBUF \s_AWADDR_OBUF[17]_inst 
       (.I(s_AWADDR_OBUF[17]),
        .O(s_AWADDR[17]));
  OBUF \s_AWADDR_OBUF[18]_inst 
       (.I(s_AWADDR_OBUF[18]),
        .O(s_AWADDR[18]));
  OBUF \s_AWADDR_OBUF[19]_inst 
       (.I(s_AWADDR_OBUF[19]),
        .O(s_AWADDR[19]));
  OBUF \s_AWADDR_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_AWADDR[1]));
  OBUF \s_AWADDR_OBUF[20]_inst 
       (.I(s_AWADDR_OBUF[20]),
        .O(s_AWADDR[20]));
  OBUF \s_AWADDR_OBUF[21]_inst 
       (.I(s_AWADDR_OBUF[21]),
        .O(s_AWADDR[21]));
  OBUF \s_AWADDR_OBUF[22]_inst 
       (.I(s_AWADDR_OBUF[22]),
        .O(s_AWADDR[22]));
  OBUF \s_AWADDR_OBUF[23]_inst 
       (.I(s_AWADDR_OBUF[23]),
        .O(s_AWADDR[23]));
  OBUF \s_AWADDR_OBUF[24]_inst 
       (.I(s_AWADDR_OBUF[24]),
        .O(s_AWADDR[24]));
  OBUF \s_AWADDR_OBUF[25]_inst 
       (.I(s_AWADDR_OBUF[25]),
        .O(s_AWADDR[25]));
  OBUF \s_AWADDR_OBUF[26]_inst 
       (.I(s_AWADDR_OBUF[26]),
        .O(s_AWADDR[26]));
  OBUF \s_AWADDR_OBUF[27]_inst 
       (.I(s_AWADDR_OBUF[27]),
        .O(s_AWADDR[27]));
  OBUF \s_AWADDR_OBUF[28]_inst 
       (.I(s_AWADDR_OBUF[28]),
        .O(s_AWADDR[28]));
  OBUF \s_AWADDR_OBUF[29]_inst 
       (.I(s_AWADDR_OBUF[29]),
        .O(s_AWADDR[29]));
  OBUF \s_AWADDR_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_AWADDR[2]));
  OBUF \s_AWADDR_OBUF[30]_inst 
       (.I(s_AWADDR_OBUF[30]),
        .O(s_AWADDR[30]));
  OBUF \s_AWADDR_OBUF[31]_inst 
       (.I(s_AWADDR_OBUF[31]),
        .O(s_AWADDR[31]));
  OBUF \s_AWADDR_OBUF[3]_inst 
       (.I(1'b0),
        .O(s_AWADDR[3]));
  OBUF \s_AWADDR_OBUF[4]_inst 
       (.I(1'b0),
        .O(s_AWADDR[4]));
  OBUF \s_AWADDR_OBUF[5]_inst 
       (.I(1'b0),
        .O(s_AWADDR[5]));
  OBUF \s_AWADDR_OBUF[6]_inst 
       (.I(s_AWADDR_OBUF[6]),
        .O(s_AWADDR[6]));
  OBUF \s_AWADDR_OBUF[7]_inst 
       (.I(s_AWADDR_OBUF[7]),
        .O(s_AWADDR[7]));
  OBUF \s_AWADDR_OBUF[8]_inst 
       (.I(s_AWADDR_OBUF[8]),
        .O(s_AWADDR[8]));
  OBUF \s_AWADDR_OBUF[9]_inst 
       (.I(s_AWADDR_OBUF[9]),
        .O(s_AWADDR[9]));
  OBUF \s_AWBURST_OBUF[0]_inst 
       (.I(s_WSTRB_OBUF),
        .O(s_AWBURST[0]));
  OBUF \s_AWBURST_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_AWBURST[1]));
  OBUF \s_AWCACHE_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_AWCACHE[0]));
  OBUF \s_AWCACHE_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_AWCACHE[1]));
  OBUF \s_AWCACHE_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_AWCACHE[2]));
  OBUF \s_AWCACHE_OBUF[3]_inst 
       (.I(1'b0),
        .O(s_AWCACHE[3]));
  OBUF \s_AWID_OBUF[0]_inst 
       (.I(s_AWID_OBUF),
        .O(s_AWID));
  OBUF \s_AWLEN_OBUF[0]_inst 
       (.I(s_AWSIZE_OBUF),
        .O(s_AWLEN[0]));
  OBUF \s_AWLEN_OBUF[1]_inst 
       (.I(s_AWSIZE_OBUF),
        .O(s_AWLEN[1]));
  OBUF \s_AWLEN_OBUF[2]_inst 
       (.I(s_AWSIZE_OBUF),
        .O(s_AWLEN[2]));
  OBUF \s_AWLEN_OBUF[3]_inst 
       (.I(s_AWSIZE_OBUF),
        .O(s_AWLEN[3]));
  OBUF \s_AWLEN_OBUF[4]_inst 
       (.I(1'b0),
        .O(s_AWLEN[4]));
  OBUF \s_AWLEN_OBUF[5]_inst 
       (.I(1'b0),
        .O(s_AWLEN[5]));
  OBUF \s_AWLEN_OBUF[6]_inst 
       (.I(1'b0),
        .O(s_AWLEN[6]));
  OBUF \s_AWLEN_OBUF[7]_inst 
       (.I(1'b0),
        .O(s_AWLEN[7]));
  OBUF s_AWLOCK_OBUF_inst
       (.I(1'b0),
        .O(s_AWLOCK));
  OBUF \s_AWPROT_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_AWPROT[0]));
  OBUF \s_AWPROT_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_AWPROT[1]));
  OBUF \s_AWPROT_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_AWPROT[2]));
  OBUF \s_AWQOS_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_AWQOS[0]));
  OBUF \s_AWQOS_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_AWQOS[1]));
  OBUF \s_AWQOS_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_AWQOS[2]));
  OBUF \s_AWQOS_OBUF[3]_inst 
       (.I(1'b0),
        .O(s_AWQOS[3]));
  IBUF s_AWREADY_IBUF_inst
       (.I(s_AWREADY),
        .O(s_AWREADY_IBUF));
  OBUF \s_AWREGION_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_AWREGION[0]));
  OBUF \s_AWREGION_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_AWREGION[1]));
  OBUF \s_AWREGION_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_AWREGION[2]));
  OBUF \s_AWREGION_OBUF[3]_inst 
       (.I(1'b0),
        .O(s_AWREGION[3]));
  OBUF \s_AWSIZE_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_AWSIZE[0]));
  OBUF \s_AWSIZE_OBUF[1]_inst 
       (.I(s_AWSIZE_OBUF),
        .O(s_AWSIZE[1]));
  OBUF \s_AWSIZE_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_AWSIZE[2]));
  OBUF \s_AWUSER_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_AWUSER[0]));
  OBUF \s_AWUSER_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_AWUSER[1]));
  OBUF \s_AWUSER_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_AWUSER[2]));
  OBUF \s_AWUSER_OBUF[3]_inst 
       (.I(1'b0),
        .O(s_AWUSER[3]));
  OBUF s_AWVALID_OBUF_inst
       (.I(s_AWVALID_OBUF),
        .O(s_AWVALID));
  OBUF s_BREADY_OBUF_inst
       (.I(s_BREADY_OBUF),
        .O(s_BREADY));
  IBUF \s_BRESP_IBUF[0]_inst 
       (.I(s_BRESP[0]),
        .O(s_BRESP_IBUF[0]));
  IBUF \s_BRESP_IBUF[1]_inst 
       (.I(s_BRESP[1]),
        .O(s_BRESP_IBUF[1]));
  IBUF s_BVALID_IBUF_inst
       (.I(s_BVALID),
        .O(s_BVALID_IBUF));
  IBUF \s_RDATA_IBUF[0]_inst 
       (.I(s_RDATA[0]),
        .O(s_RDATA_IBUF[0]));
  IBUF \s_RDATA_IBUF[10]_inst 
       (.I(s_RDATA[10]),
        .O(s_RDATA_IBUF[10]));
  IBUF \s_RDATA_IBUF[11]_inst 
       (.I(s_RDATA[11]),
        .O(s_RDATA_IBUF[11]));
  IBUF \s_RDATA_IBUF[12]_inst 
       (.I(s_RDATA[12]),
        .O(s_RDATA_IBUF[12]));
  IBUF \s_RDATA_IBUF[13]_inst 
       (.I(s_RDATA[13]),
        .O(s_RDATA_IBUF[13]));
  IBUF \s_RDATA_IBUF[14]_inst 
       (.I(s_RDATA[14]),
        .O(s_RDATA_IBUF[14]));
  IBUF \s_RDATA_IBUF[15]_inst 
       (.I(s_RDATA[15]),
        .O(s_RDATA_IBUF[15]));
  IBUF \s_RDATA_IBUF[16]_inst 
       (.I(s_RDATA[16]),
        .O(s_RDATA_IBUF[16]));
  IBUF \s_RDATA_IBUF[17]_inst 
       (.I(s_RDATA[17]),
        .O(s_RDATA_IBUF[17]));
  IBUF \s_RDATA_IBUF[18]_inst 
       (.I(s_RDATA[18]),
        .O(s_RDATA_IBUF[18]));
  IBUF \s_RDATA_IBUF[19]_inst 
       (.I(s_RDATA[19]),
        .O(s_RDATA_IBUF[19]));
  IBUF \s_RDATA_IBUF[1]_inst 
       (.I(s_RDATA[1]),
        .O(s_RDATA_IBUF[1]));
  IBUF \s_RDATA_IBUF[20]_inst 
       (.I(s_RDATA[20]),
        .O(s_RDATA_IBUF[20]));
  IBUF \s_RDATA_IBUF[21]_inst 
       (.I(s_RDATA[21]),
        .O(s_RDATA_IBUF[21]));
  IBUF \s_RDATA_IBUF[22]_inst 
       (.I(s_RDATA[22]),
        .O(s_RDATA_IBUF[22]));
  IBUF \s_RDATA_IBUF[23]_inst 
       (.I(s_RDATA[23]),
        .O(s_RDATA_IBUF[23]));
  IBUF \s_RDATA_IBUF[24]_inst 
       (.I(s_RDATA[24]),
        .O(s_RDATA_IBUF[24]));
  IBUF \s_RDATA_IBUF[25]_inst 
       (.I(s_RDATA[25]),
        .O(s_RDATA_IBUF[25]));
  IBUF \s_RDATA_IBUF[26]_inst 
       (.I(s_RDATA[26]),
        .O(s_RDATA_IBUF[26]));
  IBUF \s_RDATA_IBUF[27]_inst 
       (.I(s_RDATA[27]),
        .O(s_RDATA_IBUF[27]));
  IBUF \s_RDATA_IBUF[28]_inst 
       (.I(s_RDATA[28]),
        .O(s_RDATA_IBUF[28]));
  IBUF \s_RDATA_IBUF[29]_inst 
       (.I(s_RDATA[29]),
        .O(s_RDATA_IBUF[29]));
  IBUF \s_RDATA_IBUF[2]_inst 
       (.I(s_RDATA[2]),
        .O(s_RDATA_IBUF[2]));
  IBUF \s_RDATA_IBUF[30]_inst 
       (.I(s_RDATA[30]),
        .O(s_RDATA_IBUF[30]));
  IBUF \s_RDATA_IBUF[31]_inst 
       (.I(s_RDATA[31]),
        .O(s_RDATA_IBUF[31]));
  IBUF \s_RDATA_IBUF[3]_inst 
       (.I(s_RDATA[3]),
        .O(s_RDATA_IBUF[3]));
  IBUF \s_RDATA_IBUF[4]_inst 
       (.I(s_RDATA[4]),
        .O(s_RDATA_IBUF[4]));
  IBUF \s_RDATA_IBUF[5]_inst 
       (.I(s_RDATA[5]),
        .O(s_RDATA_IBUF[5]));
  IBUF \s_RDATA_IBUF[6]_inst 
       (.I(s_RDATA[6]),
        .O(s_RDATA_IBUF[6]));
  IBUF \s_RDATA_IBUF[7]_inst 
       (.I(s_RDATA[7]),
        .O(s_RDATA_IBUF[7]));
  IBUF \s_RDATA_IBUF[8]_inst 
       (.I(s_RDATA[8]),
        .O(s_RDATA_IBUF[8]));
  IBUF \s_RDATA_IBUF[9]_inst 
       (.I(s_RDATA[9]),
        .O(s_RDATA_IBUF[9]));
  IBUF s_RLAST_IBUF_inst
       (.I(s_RLAST),
        .O(s_RLAST_IBUF));
  OBUF s_RREADY_OBUF_inst
       (.I(s_RREADY_OBUF),
        .O(s_RREADY));
  IBUF \s_RRESP_IBUF[0]_inst 
       (.I(s_RRESP[0]),
        .O(s_RRESP_IBUF[0]));
  IBUF \s_RRESP_IBUF[1]_inst 
       (.I(s_RRESP[1]),
        .O(s_RRESP_IBUF[1]));
  IBUF s_RVALID_IBUF_inst
       (.I(s_RVALID),
        .O(s_RVALID_IBUF));
  OBUF \s_WDATA_OBUF[0]_inst 
       (.I(s_WDATA_OBUF[0]),
        .O(s_WDATA[0]));
  OBUF \s_WDATA_OBUF[10]_inst 
       (.I(s_WDATA_OBUF[10]),
        .O(s_WDATA[10]));
  OBUF \s_WDATA_OBUF[11]_inst 
       (.I(s_WDATA_OBUF[11]),
        .O(s_WDATA[11]));
  OBUF \s_WDATA_OBUF[12]_inst 
       (.I(s_WDATA_OBUF[12]),
        .O(s_WDATA[12]));
  OBUF \s_WDATA_OBUF[13]_inst 
       (.I(s_WDATA_OBUF[13]),
        .O(s_WDATA[13]));
  OBUF \s_WDATA_OBUF[14]_inst 
       (.I(s_WDATA_OBUF[14]),
        .O(s_WDATA[14]));
  OBUF \s_WDATA_OBUF[15]_inst 
       (.I(s_WDATA_OBUF[15]),
        .O(s_WDATA[15]));
  OBUF \s_WDATA_OBUF[16]_inst 
       (.I(s_WDATA_OBUF[16]),
        .O(s_WDATA[16]));
  OBUF \s_WDATA_OBUF[17]_inst 
       (.I(s_WDATA_OBUF[17]),
        .O(s_WDATA[17]));
  OBUF \s_WDATA_OBUF[18]_inst 
       (.I(s_WDATA_OBUF[18]),
        .O(s_WDATA[18]));
  OBUF \s_WDATA_OBUF[19]_inst 
       (.I(s_WDATA_OBUF[19]),
        .O(s_WDATA[19]));
  OBUF \s_WDATA_OBUF[1]_inst 
       (.I(s_WDATA_OBUF[1]),
        .O(s_WDATA[1]));
  OBUF \s_WDATA_OBUF[20]_inst 
       (.I(s_WDATA_OBUF[20]),
        .O(s_WDATA[20]));
  OBUF \s_WDATA_OBUF[21]_inst 
       (.I(s_WDATA_OBUF[21]),
        .O(s_WDATA[21]));
  OBUF \s_WDATA_OBUF[22]_inst 
       (.I(s_WDATA_OBUF[22]),
        .O(s_WDATA[22]));
  OBUF \s_WDATA_OBUF[23]_inst 
       (.I(s_WDATA_OBUF[23]),
        .O(s_WDATA[23]));
  OBUF \s_WDATA_OBUF[24]_inst 
       (.I(s_WDATA_OBUF[24]),
        .O(s_WDATA[24]));
  OBUF \s_WDATA_OBUF[25]_inst 
       (.I(s_WDATA_OBUF[25]),
        .O(s_WDATA[25]));
  OBUF \s_WDATA_OBUF[26]_inst 
       (.I(s_WDATA_OBUF[26]),
        .O(s_WDATA[26]));
  OBUF \s_WDATA_OBUF[27]_inst 
       (.I(s_WDATA_OBUF[27]),
        .O(s_WDATA[27]));
  OBUF \s_WDATA_OBUF[28]_inst 
       (.I(s_WDATA_OBUF[28]),
        .O(s_WDATA[28]));
  OBUF \s_WDATA_OBUF[29]_inst 
       (.I(s_WDATA_OBUF[29]),
        .O(s_WDATA[29]));
  OBUF \s_WDATA_OBUF[2]_inst 
       (.I(s_WDATA_OBUF[2]),
        .O(s_WDATA[2]));
  OBUF \s_WDATA_OBUF[30]_inst 
       (.I(s_WDATA_OBUF[30]),
        .O(s_WDATA[30]));
  OBUF \s_WDATA_OBUF[31]_inst 
       (.I(s_WDATA_OBUF[31]),
        .O(s_WDATA[31]));
  OBUF \s_WDATA_OBUF[3]_inst 
       (.I(s_WDATA_OBUF[3]),
        .O(s_WDATA[3]));
  OBUF \s_WDATA_OBUF[4]_inst 
       (.I(s_WDATA_OBUF[4]),
        .O(s_WDATA[4]));
  OBUF \s_WDATA_OBUF[5]_inst 
       (.I(s_WDATA_OBUF[5]),
        .O(s_WDATA[5]));
  OBUF \s_WDATA_OBUF[6]_inst 
       (.I(s_WDATA_OBUF[6]),
        .O(s_WDATA[6]));
  OBUF \s_WDATA_OBUF[7]_inst 
       (.I(s_WDATA_OBUF[7]),
        .O(s_WDATA[7]));
  OBUF \s_WDATA_OBUF[8]_inst 
       (.I(s_WDATA_OBUF[8]),
        .O(s_WDATA[8]));
  OBUF \s_WDATA_OBUF[9]_inst 
       (.I(s_WDATA_OBUF[9]),
        .O(s_WDATA[9]));
  OBUF s_WLAST_OBUF_inst
       (.I(s_WLAST_OBUF),
        .O(s_WLAST));
  IBUF s_WREADY_IBUF_inst
       (.I(s_WREADY),
        .O(s_WREADY_IBUF));
  OBUF \s_WSTRB_OBUF[0]_inst 
       (.I(s_WSTRB_OBUF),
        .O(s_WSTRB[0]));
  OBUF \s_WSTRB_OBUF[1]_inst 
       (.I(s_WSTRB_OBUF),
        .O(s_WSTRB[1]));
  OBUF \s_WSTRB_OBUF[2]_inst 
       (.I(s_WSTRB_OBUF),
        .O(s_WSTRB[2]));
  OBUF \s_WSTRB_OBUF[3]_inst 
       (.I(s_WSTRB_OBUF),
        .O(s_WSTRB[3]));
  OBUF \s_WUSER_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_WUSER[0]));
  OBUF \s_WUSER_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_WUSER[1]));
  OBUF \s_WUSER_OBUF[2]_inst 
       (.I(1'b0),
        .O(s_WUSER[2]));
  OBUF \s_WUSER_OBUF[3]_inst 
       (.I(1'b0),
        .O(s_WUSER[3]));
  OBUF s_WVALID_OBUF_inst
       (.I(s_WVALID_OBUF),
        .O(s_WVALID));
  ACE_Interconnect uACE_Interconnect
       (.ACLK_IBUF_BUFG(ACLK_IBUF_BUFG),
        .ARESETn_IBUF(ARESETn_IBUF),
        .\AWSNOOP_reg_reg[0] (cacheA_n_124),
        .\AWSNOOP_reg_reg[0]_0 (cacheB_n_124),
        .\CRRESP_reg_reg[3] (s1_RRESP),
        .\CRRESP_reg_reg[3]_0 (s0_RRESP),
        .D({s0_ARADDR,s0_AWADDR[9:6]}),
        .DOADO(m1_RDATA_OBUF),
        .E(s0_ARVALID),
        .\FSM_onehot_w_state_reg[0] (cacheA_n_149),
        .\FSM_onehot_w_state_reg[1] (\cache_controller/word_cnt0__6 ),
        .\FSM_onehot_w_state_reg[1]_0 (uACE_Interconnect_n_17),
        .\FSM_onehot_w_state_reg[2] (uACE_Interconnect_n_105),
        .\FSM_onehot_w_state_reg[2]_0 (cacheA_n_148),
        .\FSM_onehot_w_state_reg[2]_1 (cacheB_n_154),
        .\FSM_onehot_w_state_reg[3] (cacheA_n_147),
        .\FSM_sequential_r_state[1]_i_3 (\snoop_controller/state_0 ),
        .\FSM_sequential_r_state[1]_i_3__0 (\snoop_controller/state ),
        .\FSM_sequential_r_state_reg[0] (uACE_Interconnect_n_3),
        .\FSM_sequential_r_state_reg[0]_0 (uACE_Interconnect_n_10),
        .\FSM_sequential_r_state_reg[1] (uACE_Interconnect_n_8),
        .\FSM_sequential_r_state_reg[2] (uACE_Interconnect_n_1),
        .\FSM_sequential_r_state_reg[2]_0 (\uACE_Controller_R_coreA/r_state ),
        .\FSM_sequential_r_state_reg[2]_1 (\uACE_Controller_R_coreB/r_state ),
        .\FSM_sequential_r_state_reg[2]_2 (m0_ACADDR),
        .\FSM_sequential_r_state_reg[2]_3 (m1_ACADDR),
        .\FSM_sequential_r_state_reg[2]_4 (cacheB_n_156),
        .\FSM_sequential_r_state_reg[2]_5 (cacheA_n_152),
        .Q({uACE_Interconnect_n_22,uACE_Interconnect_n_23}),
        .SR(cacheB_n_0),
        .fetch_done(\cache_controller/fetch_done ),
        .fetch_done_1(\cache_controller/fetch_done_1 ),
        .fetch_done_reg(uACE_Interconnect_n_7),
        .fetch_done_reg_0(uACE_Interconnect_n_15),
        .i_AWVALID0(i_AWVALID0),
        .is_other_miss_reg(\uACE_Controller_R_coreA/r_next_state ),
        .is_other_miss_reg_0(\uACE_Controller_R_coreB/r_next_state ),
        .m0_ACREADY(m0_ACREADY),
        .m0_ACVALID(m0_ACVALID),
        .m0_BID_OBUF(m0_BID_OBUF),
        .m0_CDLAST(m0_CDLAST),
        .m0_CDREADY(m0_CDREADY),
        .m0_CDVALID(m0_CDVALID),
        .m0_CRREADY(m0_CRREADY),
        .m0_CRRESP(m0_CRRESP),
        .m0_CRVALID(m0_CRVALID),
        .m1_ACREADY(m1_ACREADY),
        .m1_ACVALID(m1_ACVALID),
        .m1_BID_OBUF(m1_BID_OBUF),
        .m1_CDLAST(m1_CDLAST),
        .m1_CDREADY(m1_CDREADY),
        .m1_CDVALID(m1_CDVALID),
        .m1_CRREADY(m1_CRREADY),
        .m1_CRRESP(m1_CRRESP),
        .m1_CRVALID(m1_CRVALID),
        .m1_wgrnt_r(\uAXI_Interconnect/m1_wgrnt_r ),
        .\m_ARADDR_reg_reg[31] ({s1_ARADDR,s1_AWADDR[9:6]}),
        .\m_ARSNOOP_reg_reg[3] (m0_ACSNOOP),
        .\m_ARSNOOP_reg_reg[3]_0 (m1_ACSNOOP),
        .\m_ARSNOOP_reg_reg[3]_1 ({s0_ARSNOOP[3],cacheA_n_101,s0_ARSNOOP[1:0]}),
        .\m_ARSNOOP_reg_reg[3]_2 ({s1_ARSNOOP[3],cacheB_n_101,s1_ARSNOOP[1:0]}),
        .make_unique__0(\uACE_Controller_R_coreB/make_unique__0 ),
        .make_unique__0_0(\uACE_Controller_R_coreA/make_unique__0 ),
        .o_AWREADY1__1(\uACE_Controller_W_coreB/o_AWREADY1__1 ),
        .r0_RREADY(r0_RREADY),
        .\r1_ARADDR_reg_reg[31]_0 (s1_ARVALID),
        .r_next_state28_out(\uACE_Controller_R_coreA/r_next_state28_out ),
        .r_next_state28_out_2(\uACE_Controller_R_coreB/r_next_state28_out ),
        .s0_ARDOMAIN(s0_ARDOMAIN),
        .s0_ARID(s0_ARID),
        .s0_ARREADY(s0_ARREADY),
        .s0_AWLEN(s0_AWLEN),
        .s0_AWVALID(s0_AWVALID),
        .s0_RREADY(s0_RREADY),
        .s0_RVALID(s0_RVALID),
        .s0_WLAST(s0_WLAST),
        .s0_WVALID(s0_WVALID),
        .s1_ARDOMAIN(s1_ARDOMAIN),
        .s1_ARID(s1_ARID),
        .s1_ARREADY(s1_ARREADY),
        .s1_AWLEN(s1_AWLEN),
        .s1_AWVALID(s1_AWVALID),
        .s1_BREADY(s1_BREADY),
        .s1_RREADY(s1_RREADY),
        .s1_RVALID(s1_RVALID),
        .s1_WLAST(s1_WLAST),
        .s_ARADDR_OBUF(s_ARADDR_OBUF),
        .s_ARBURST_OBUF(s_ARBURST_OBUF),
        .s_ARID_OBUF(s_ARID_OBUF),
        .s_ARREADY_IBUF(s_ARREADY_IBUF),
        .s_ARVALID_OBUF(s_ARVALID_OBUF),
        .\s_AWADDR[31] (s1_AWADDR[31:10]),
        .\s_AWADDR[31]_0 (s0_AWADDR[31:10]),
        .s_AWADDR_OBUF(s_AWADDR_OBUF),
        .s_AWID_OBUF(s_AWID_OBUF),
        .s_AWREADY_IBUF(s_AWREADY_IBUF),
        .s_AWSIZE_OBUF(s_AWSIZE_OBUF),
        .s_AWVALID_OBUF(s_AWVALID_OBUF),
        .s_BVALID_IBUF(s_BVALID_IBUF),
        .s_RLAST_IBUF(s_RLAST_IBUF),
        .\s_RRESP[0] (\cache_controller/s_RRESP_reg0_2 ),
        .\s_RRESP[0]_0 (\cache_controller/s_RRESP_reg0 ),
        .\s_RRESP[1] (uACE_Interconnect_n_14),
        .s_RRESP_IBUF(s_RRESP_IBUF),
        .s_RVALID_IBUF(s_RVALID_IBUF),
        .\s_WDATA[31] (m0_RDATA_OBUF),
        .s_WDATA_OBUF(s_WDATA_OBUF),
        .s_WLAST_OBUF(s_WLAST_OBUF),
        .s_WREADY_IBUF(s_WREADY_IBUF),
        .s_WSTRB_OBUF(s_WSTRB_OBUF),
        .state_reg(uACE_Interconnect_n_6),
        .state_reg_0(uACE_Interconnect_n_18),
        .state_reg_1(uACE_Interconnect_n_198),
        .state_reg_2(cacheB_n_152),
        .state_reg_3(cacheB_n_155),
        .state_reg_4(cacheB_n_153));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
