0x00000000aba6d9ad        ar5416Modes
0x0000000009dee10c        ar5416Common
0x000000005715c550        ar5416Bank0
0x0000000000007900        ar5416BB_RfGain
0x000000001084295c        ar5416Bank1
0x0000000073fb3750        ar5416Bank2
0x00000000401880f0        ar5416Bank3
0x00000000e6c52dd0        ar5416Bank6
0x0000000096ec74d0        ar5416Bank6TPC
0x00000000000d96cc        ar5416Bank7
0x000000000000c550        ar5416Addac
0x00000000aba6d9ad        ar5416Modes_9100
0x0000000009dee10c        ar5416Common_9100
0x000000005715c550        ar5416Bank0_9100
0x0000000000007900        ar5416BB_RfGain_9100
0x000000001084295c        ar5416Bank1_9100
0x0000000073fb3750        ar5416Bank2_9100
0x00000000401880f0        ar5416Bank3_9100
0x00000000e6c52dd0        ar5416Bank6_9100
0x0000000096ec74d0        ar5416Bank6TPC_9100
0x00000000000d96cc        ar5416Bank7_9100
0x000000000000c550        ar5416Addac_9100
0x0000000041965d22        ar5416Modes_9160
0x00000000cc5d34b0        ar5416Common_9160
0x000000005715c550        ar5416Bank0_9160
0x0000000000007900        ar5416BB_RfGain_9160
0x000000001084295c        ar5416Bank1_9160
0x0000000073fb3750        ar5416Bank2_9160
0x00000000401880f0        ar5416Bank3_9160
0x00000000e60ce4d0        ar5416Bank6_9160
0x0000000096ec74d0        ar5416Bank6TPC_9160
0x00000000000d96cc        ar5416Bank7_9160
0x0000000000000e50        ar5416Addac_9160
0x0000000000000150        ar5416Addac_9160_1_1
0x00000000cb866a3e        ar9280Modes_9280
0x0000000088ae3e2c        ar9280Common_9280
0x00000000207e71f6        ar9280Modes_9280_2
0x0000000066bd788c        ar9280Common_9280_2
0x00000000e2bf2bb0        ar9280Modes_fast_clock_9280_2
0x0000000084f541df        ar9280Modes_backoff_23db_rxgain_9280_2
0x00000000c8778f93        ar9280Modes_original_rxgain_9280_2
0x0000000077f1b62c        ar9280Modes_backoff_13db_rxgain_9280_2
0x00000000cad75a6b        ar9280Modes_high_power_tx_gain_9280_2
0x000000003264116c        ar9280Modes_original_tx_gain_9280_2
0x00000000f7ad9304        ar9280PciePhy_clkreq_off_L1_9280
0x00000000f7ad9204        ar9280PciePhy_clkreq_always_on_L1_9280
0x00000000c5e81575        ar9285Modes_9285
0x000000004cd69910        ar9285Common_9285
0x00000000f7ad9204        ar9285PciePhy_clkreq_always_on_L1_9285
0x00000000f7ad9304        ar9285PciePhy_clkreq_off_L1_9285
0x000000005c3b55ca        ar9285Modes_9285_1_2
0x00000000e13c8d20        ar9285Common_9285_1_2
0x00000000fdbea729        ar9285Modes_high_power_tx_gain_9285_1_2
0x00000000d5606979        ar9285Modes_original_tx_gain_9285_1_2
0x00000000b3b80e95        ar9285Modes_XE2_0_normal_power
0x000000009b6700c5        ar9285Modes_XE2_0_high_power
0x00000000f7ad9204        ar9285PciePhy_clkreq_always_on_L1_9285_1_2
0x00000000f7ad9304        ar9285PciePhy_clkreq_off_L1_9285_1_2
0x000000005d0518d6        ar9287Modes_9287_1_0
0x00000000bf7a1ea8        ar9287Common_9287_1_0
0x00000000c1b6c7bd        ar9287Modes_tx_gain_9287_1_0
0x0000000000003000        ar9287Modes_rx_gain_9287_1_0
0x00000000f7ad9204        ar9287PciePhy_clkreq_always_on_L1_9287_1_0
0x00000000f7ad9304        ar9287PciePhy_clkreq_off_L1_9287_1_0
0x000000006d0518d6        ar9287Modes_9287_1_1
0x000000002a016358        ar9287Common_9287_1_1
0x00000000956386f0        ar9287Common_normal_cck_fir_coeff_9287_1_1
0x000000006d2b4ef0        ar9287Common_japan_2484_cck_fir_coeff_9287_1_1
0x0000000093f6d5ef        ar9287Modes_tx_gain_9287_1_1
0x0000000000003000        ar9287Modes_rx_gain_9287_1_1
0x00000000f7ad9204        ar9287PciePhy_clkreq_always_on_L1_9287_1_1
0x00000000f7ad9304        ar9287PciePhy_clkreq_off_L1_9287_1_1
0x00000000572beff2        ar9271Modes_9271
0x00000000d2419960        ar9271Common_9271
0x00000000956386f0        ar9271Common_normal_cck_fir_coeff_9271
0x000000006d2b4ef0        ar9271Common_japan_2484_cck_fir_coeff_9271
0x0000000009122228        ar9271Modes_9271_1_0_only
0x00000000e2eb2b6e        ar9271Modes_9271_ANI_reg
0x00000000ccc87e67        ar9271Modes_normal_power_tx_gain_9271
0x000000006d8992b4        ar9271Modes_high_power_tx_gain_9271
0x00000000c2bfa7d5        ar9300_2p0_radio_postamble
0x00000000ada2b114        ar9300Modes_lowest_ob_db_tx_gain_table_2p0
0x00000000e0bc2c84        ar9300Modes_fast_clock_2p0
0x00000000056eaf74        ar9300_2p0_radio_core
0x0000000000000000        ar9300Common_rx_gain_table_merlin_2p0
0x0000000078658fb5        ar9300_2p0_mac_postamble
0x0000000023235333        ar9300_2p0_soc_postamble
0x0000000054d41904        ar9200_merlin_2p0_radio_core
0x00000000748572cf        ar9300_2p0_baseband_postamble
0x000000009aa5a0a4        ar9300_2p0_baseband_core
0x000000003df9a326        ar9300Modes_high_power_tx_gain_table_2p0
0x000000001cfba124        ar9300Modes_high_ob_db_tx_gain_table_2p0
0x0000000011302700        ar9300Common_rx_gain_table_2p0
0x00000000e3eab114        ar9300Modes_low_ob_db_tx_gain_table_2p0
0x00000000c9d66d40        ar9300_2p0_mac_core
0x000000001e1d0800        ar9300Common_wo_xlna_rx_gain_table_2p0
0x00000000a0c54980        ar9300_2p0_soc_preamble
0x00000000292e2544        ar9300PciePhy_pll_on_clkreq_disable_L1_2p0
0x000000002d3e2544        ar9300PciePhy_clkreq_enable_L1_2p0
0x00000000293e2544        ar9300PciePhy_clkreq_disable_L1_2p0
0x00000000c2bfa7d5        ar9300_2p2_radio_postamble
0x00000000ada2b114        ar9300Modes_lowest_ob_db_tx_gain_table_2p2
0x00000000e0bc2c84        ar9300Modes_fast_clock_2p2
0x00000000056eaf74        ar9300_2p2_radio_core
0x0000000000000000        ar9300Common_rx_gain_table_merlin_2p2
0x0000000078658fb5        ar9300_2p2_mac_postamble
0x0000000023235333        ar9300_2p2_soc_postamble
0x0000000054d41904        ar9200_merlin_2p2_radio_core
0x000000008475a084        ar9300_2p2_baseband_postamble
0x000000009aaafd90        ar9300_2p2_baseband_core
0x000000003df9a326        ar9300Modes_high_power_tx_gain_table_2p2
0x000000001cfba124        ar9300Modes_high_ob_db_tx_gain_table_2p2
0x0000000011302700        ar9300Common_rx_gain_table_2p2
0x00000000a9a2b114        ar9300Modes_low_ob_db_tx_gain_table_2p2
0x00000000a9d66d40        ar9300_2p2_mac_core
0x000000001e1d0800        ar9300Common_wo_xlna_rx_gain_table_2p2
0x00000000a0c531c8        ar9300_2p2_soc_preamble
0x00000000292e2544        ar9300PciePhy_pll_on_clkreq_disable_L1_2p2
0x000000002d3e2544        ar9300PciePhy_clkreq_enable_L1_2p2
0x00000000293e2544        ar9300PciePhy_clkreq_disable_L1_2p2
