vhdl xil_defaultlib  \
"../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/615a/hdl/ip/doHistStrech_ap_fdiv_14_no_dsp_32.vhd" \
"../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/615a/hdl/ip/doHistStrech_ap_fmul_2_max_dsp_32.vhd" \
"../../../../CONTRAST_HISTOGRAM.srcs/sources_1/bd/Block_design/ipshared/615a/hdl/ip/doHistStrech_ap_sitofp_4_no_dsp_32.vhd" \
"../../../bd/Block_design/ip/Block_design_doHistStrech_0_0/sim/Block_design_doHistStrech_0_0.vhd" \
"../../../bd/Block_design/ip/Block_design_axi_dma_0_0/sim/Block_design_axi_dma_0_0.vhd" \
"../../../bd/Block_design/ip/Block_design_axi_smc_0/bd_0/ip/ip_1/sim/bd_aa4b_psr_aclk_0.vhd" \
"../../../bd/Block_design/ip/Block_design_rst_ps7_0_100M_0/sim/Block_design_rst_ps7_0_100M_0.vhd" \
"../../../bd/Block_design/ip/Block_design_axi_bram_ctrl_0_0/sim/Block_design_axi_bram_ctrl_0_0.vhd" \
"../../../bd/Block_design/ip/Block_design_axi_timer_0_0/sim/Block_design_axi_timer_0_0.vhd" \

nosort
