#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Mar 25 19:52:36 2025
# Process ID         : 10244
# Current directory  : E:/IC/Mark V/Vivado/CPU
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent5264 E:\IC\Mark V\Vivado\CPU\CPU.xpr
# Log file           : E:/IC/Mark V/Vivado/CPU/vivado.log
# Journal file       : E:/IC/Mark V/Vivado/CPU\vivado.jou
# Running On         : DESKTOP-IQB8PGC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 5 5500U with Radeon Graphics         
# CPU Frequency      : 2096 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 15915 MB
# Swap memory        : 9126 MB
# Total Virtual      : 25042 MB
# Available Virtual  : 6590 MB
#-----------------------------------------------------------
start_gui
open_project {E:/IC/Mark V/Vivado/CPU/CPU.xpr}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset RAM -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  RAM] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips RAM] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
generate_target all [get_files {{E:/IC/Mark V/Vivado/CPU/CPU.srcs/sources_1/ip/RAM/RAM.xci}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{E:/IC/Mark V/Vivado/CPU/CPU.srcs/sources_1/ip/RAM/RAM.xci}}]
launch_runs RAM_synth_1
wait_on_run RAM_synth_1
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
update_compile_order -fileset sources_1
add_files -norecurse {{E:/IC/Mark VI/src/wallace/KSA.v}}
update_compile_order -fileset sources_1
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
export_ip_user_files -of_objects  [get_files {{E:/IC/Mark V/src/wallace/adder.v}}] -no_script -reset -force -quiet
remove_files  {{E:/IC/Mark V/src/wallace/adder.v}}
set_property CONFIG.coefficient_file {E:/IC/Mark V/Memory initialization/muldiv.coe} [get_ips ROM]
generate_target all [get_files  {{E:/IC/Mark V/Vivado/CPU/CPU.srcs/sources_1/ip/ROM/ROM.xci}}]
catch { config_ip_cache -export [get_ips -all ROM] }
export_ip_user_files -of_objects [get_files {{E:/IC/Mark V/Vivado/CPU/CPU.srcs/sources_1/ip/ROM/ROM.xci}}] -no_script -sync -force -quiet
reset_run ROM_synth_1
launch_runs ROM_synth_1 -jobs 12
wait_on_run ROM_synth_1
wait_on_run ROM_synth_1
report_ip_status -name ip_status 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
launch_simulation
source testbench.tcl
restart
run all
close_sim
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
launch_simulation
source testbench.tcl
restart
run all
close_sim
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
launch_simulation
source testbench.tcl
restart
run all
close_sim
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
launch_simulation
source testbench.tcl
restart
run all
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
synth_design -top CPU -part xc7a50tcsg324-3 -lint 
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
close_design
open_run impl_1
