<HTML>
<HEAD>
<TITLE>
Single Component
</TITLE>
</HEAD>
<BODY>

<h3>Filename:</h3>
<dd><a href="tidf-B.210">tidf-B.210</a>

<h3>Author:</h3>
<dd>Jim Evans

<h3>Title:</h3>
<dd>Single Component

<h3>Design Source:</h3>
<dd>IDF Version 2.0 
<dd><a href="tidf-B.brd">tidf-B.brd</a>
<dd><a href="tidf-B.lib">tidf-B.lib</a>

<h3>Source Schema Date:</h3>
<dd>Mon Sep  4 18:51:43 EDT 2000

<h3>Validation Schema Date:</h3>
<dd>Mon Sep  4 18:51:43 EDT 2000

<h3>Conformance Class:</h3>

<h3>Recommended Practice Reference:</h3>

<h3>Translators:</h3>
<dd>IDF to AP210 Translator 11/13/00 

<dd><P>&#9;&#9;TLDi PCBto3D - IDF to Solid Edge V8:</P><DIR><DIR>
<P>Test-B PCBto3D.par: board part</P>
<P>pn-cap,cc1210.par: component part</P>
<P>Test-B PCBto3D.asm: board assembly</P>
</DIR></DIR>

<dd><P>&#9;&#9;DOS xtranslator idf203n.exe - IDF to STEP 203</P><DIR><DIR>
<P>tidf-B.step: STEP203 File</P>
</DIR></DIR>

<dd><P>&#9;&#9;Solid Edge STEP Translator - STEP203 to Solid Edge V8</P><DIR><DIR>
<P>test-B_design.par: board part</P>
<P>Test-B_desig1.par: component part</P>					<P>Test-B_design.asm: board assembly</P>
</DIR></DIR>

<h3>PostProcessing:</h3>
<dd>None

<h3>Test Purpose:</h3>
<dd>Test circular arcs in outlines and multiple placement of single part. 

<h3>Applicable Rules Clauses:</h3>

<h3>SEDS (Step Enhancement and Descripency System):</h3>
<dd>N/A

<h3>Description:</h3>
<dd>Rectangular board 7 x 5 inches with rounded corner, chamfered corners ,one circular cutout and one component part placed in four locations.

<h3>Supporting Graphics:</h3>
<dd><IMG SRC="PCBto3D.gif">
<dd>Figure 1:
<dd><P>1.  Result of direct translation using PCBto3D.  Note:  Center plane of board lies on the Z=0 plane.  Colors are defined in PCBto3D settings and are not included in IDF data.  Component reference designation and part number are reflected in file name of component.  Assembly and board file names are not read from the IDF data but are entered by the user during translation.</P>

<dd><P>2.  Result of translation from IDF to STEP203 to Solid Edge.  Note: Top surface of board is located on Z=0 plane.  Board and component file names are sequential based on the BOARD NAME form the IDF file.  Component part number and reference designator data is in the STEP203 file, but is not used during translation to Solid Edge V8.</P>

<h3>Testing History:</h3>
<dd>IDF files were used as the source data.
<OL>
<LI>A direct translation using TLDi Software PCBto3D from IDF to Solid Edge.</LI>
<LI>Translate IDF files to STEP AP203 file format.   Rename resulting STEP file from tidf.step to tidf.stp.  Import STEP file into Solid Edge</LI>
</OL>
</BODY>
</HTML>
