<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>RV32_Memory_Interface_Controller</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M00_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Memory_Interface_Controller_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3882226b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Memory_Interface_Controller_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3882226b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c44b7b47</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ireq_valid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ireq_raddr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_CPU_ADDRSIZE&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ireq_rdata_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_CPU_DATASIZE&apos;)) * 4) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dreq_valid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dreq_raddr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_CPU_ADDRSIZE&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dreq_rdata_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_CPU_DATASIZE&apos;)) * 4) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iblk_valid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iblk_waddr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_CPU_ADDRSIZE&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iblk_wdata_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_CPU_DATASIZE&apos;)) * 4) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dblk_valid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dblk_waddr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_CPU_ADDRSIZE&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dblk_wdata_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_CPU_DATASIZE&apos;)) * 4) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_init_axi_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_txn_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
        <spirit:description>Base address of targeted slave</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="32">0x40000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
        <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
        <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
        <spirit:description>Thread ID Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;))))" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="7" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;))))" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;))))" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;))))" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;))))" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Response Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;))))" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_CPU_DATASIZE</spirit:name>
        <spirit:displayName>C M00 Cpu Datasize</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_CPU_DATASIZE">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_CPU_ADDRSIZE</spirit:name>
        <spirit:displayName>C M00 Cpu Addrsize</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_CPU_ADDRSIZE">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_85010fde</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Memory_Interface_Controller_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Memory_Interface_Controller_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fb7b023e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Memory_Interface_Controller_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Memory_Interface_Controller_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/RV32_Memory_Interface_Controller_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c44b7b47</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
      <spirit:description>Base address of targeted slave</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="32">0x40000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
      <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
      <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
      <spirit:description>Thread ID Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="7">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Response Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Memory_Interface_Controller_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_CPU_DATASIZE</spirit:name>
      <spirit:displayName>C M00 Cpu Datasize</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_CPU_DATASIZE">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_CPU_ADDRSIZE</spirit:name>
      <spirit:displayName>C M00 Cpu Addrsize</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_CPU_ADDRSIZE">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>RV32_Memory_Interface_Controller_v1.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:Memory_Interface_Controller:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-05-31T23:09:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6da567_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467270b_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8b15cc_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782280d2_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6315bb_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b13f95_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e7671d_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9481a5a_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e780542_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32137791_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e036def_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1172216f_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff9c698_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1824f848_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115db0d7_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128f3b9d_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79dc7025_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f4b210_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0f2fb8_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c96936_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603894f5_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf05286_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65578cda_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259722c_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edb6c3e_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d36ec1_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb8e7bb_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cea7f6_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f208a1_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3433d679_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc75c07_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791d7a1f_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6208b9e5_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e65a37_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335b3ebe_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780e22da_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2c2556_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2365d6fe_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac05766_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a859d12_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57aa852b_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abed33b_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296989e2_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4faa7631_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5add21c7_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15494194_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f763a1c_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f254c7_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27615b51_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b729ee_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4a258e_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab2d2e5_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42daf101_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d58a3b_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f79596b_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f1d2f1_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4712a511_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6075cae9_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed3f15_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12bf39c2_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d59b26_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d74dff_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3701f2fa_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e6b192_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4f4202_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c772a6_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd97120_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a35a7c_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c017374_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a77710_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d09057_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dae4aa_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3d7621_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ec69fd_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224e717f_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd31cb0_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d2b473_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd8077_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720f4e54_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56cedf10_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6689fb4_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71adfbc6_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257d9d82_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537dd41b_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb4018f_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a0adec_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501ca914_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da61d96_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c05729_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a038dd7_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73cc6f56_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb7c76e_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457d00bb_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56cff14c_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d84addf_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7248bb06_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2bb225_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296419bb_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c39c51f_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4106852b_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e412b1f_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e778bb_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470937f0_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253f1471_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2d8f10_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6268c0e1_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461edb8d_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18dfbc24_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd18e02_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799c79da_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4617bc5d_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7563aea4_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132b012a_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa702ea_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6731d263_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22459af0_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17484efb_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612415ca_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bed07a3_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4ae3b0_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6475f4b7_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1d649_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277bb067_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65dddcb7_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51230b2a_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756ee1b2_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e26d823_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1097db3_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190c6470_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470711e7_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aec65ed_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74dcd624_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757404e3_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec55b47_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46204de8_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e822c2b_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1d5d1c_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41df41e9_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f84c29_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b740ac_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54604fd0_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7403e0ad_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e29ee0_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf9471_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61df4cac_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9c7a13_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573ef63f_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bff4a9_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb98522_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414f650_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d8fb7_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6521c085_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ed2082_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317f1205_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378a1882_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1842c20d_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a137b82_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242a3ed0_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c627782_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369f9688_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d221d92_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ae40f8_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54cdbce7_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f35de16_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5191ce_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb90ec1_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47824ee0_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d14baf5_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173ade5f_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e82fb6d_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2531d493_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16bac520_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35fc030_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aebfd6e_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ccfea7_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f394c7_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf83814_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cde7f46_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1679f96a_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee0abee_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c691a4_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2755c509_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de4574c_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245d56ed_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a0b0b9_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6844e628_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdf16f4_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d7b30c_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79540b32_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2b5a47_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f34451_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d60b36d_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a18046_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10aa829d_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f6ae03_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22cfa17e_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae2ea11_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28bb6966_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab3bfc7_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3513901a_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee5edac_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f41439_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5cbd06_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b2d0ea_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546ff76b_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5318678d_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b07f30a_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1ffa41_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2ed214_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758a9ff3_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1736fd17_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fa3f83_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4510b387_ARCHIVE_LOCATION">g:/Computer_Architecture/ip_repo/Memory_Interface_Controller_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="372f74e8"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="55bfeea0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cf385630"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9406d054"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2debadf3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="dfda3e13"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
