
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v' to AST representation.
Generating RTLIL representation for module `\common_network'.
Generating RTLIL representation for module `\dff_3_pipe'.
Generating RTLIL representation for module `\dual_port_ram'.
Generating RTLIL representation for module `\median'.
Generating RTLIL representation for module `\node'.
Generating RTLIL representation for module `\pixel_network'.
Generating RTLIL representation for module `\state_machine'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: state_machine       
root of   1 design levels: pixel_network       
root of   0 design levels: node                
root of   2 design levels: median              
root of   0 design levels: dual_port_ram       
root of   0 design levels: dff_3_pipe          
root of   1 design levels: common_network      
Automatically selected median as design top module.

2.2. Analyzing design hierarchy..
Top module:  \median
Used module:     \pixel_network
Used module:         \node
Used module:     \dff_3_pipe
Used module:     \common_network
Used module:     \state_machine
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Generating RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\pixel_network'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\dff_3_pipe'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\common_network'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \LUT_ADDR_WIDTH = 10
Parameter \IMG_WIDTH = 320
Parameter \IMG_HEIGHT = 320

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\state_machine'.
Parameter \LUT_ADDR_WIDTH = 10
Parameter \IMG_WIDTH = 320
Parameter \IMG_HEIGHT = 320
Generating RTLIL representation for module `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 0

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 0
Generating RTLIL representation for module `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 0
Parameter \HI_MUX = 1

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 0
Parameter \HI_MUX = 1
Generating RTLIL representation for module `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 0
Found cached RTLIL representation for module `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 0
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 0
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 0
Found cached RTLIL representation for module `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 0
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 0
Found cached RTLIL representation for module `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node'.

2.10. Analyzing design hierarchy..
Top module:  \median
Used module:     $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         \node
Used module:     $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 0
Found cached RTLIL representation for module `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 0
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 0
Found cached RTLIL representation for module `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 0
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 0
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 0
Found cached RTLIL representation for module `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 0
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 0
Found cached RTLIL representation for module `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.

2.11. Analyzing design hierarchy..
Top module:  \median
Used module:     $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node
Used module:         $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node
Used module:         $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node
Used module:     $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine

2.12. Analyzing design hierarchy..
Top module:  \median
Used module:     $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node
Used module:         $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node
Used module:         $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node
Used module:     $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine
Removing unused module `\state_machine'.
Removing unused module `\pixel_network'.
Removing unused module `\node'.
Removing unused module `\dual_port_ram'.
Removing unused module `\dff_3_pipe'.
Removing unused module `\common_network'.
Removed 6 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$38'.
Found and cleaned up 4 empty switches in `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$67'.
Found and cleaned up 4 empty switches in `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$64'.
Cleaned up 12 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$38 in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$38 in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$36 in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$67 in module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$67 in module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$65 in module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$64 in module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$64 in module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$62 in module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1044$44 in module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1035$41 in module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:316$39 in module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.
Removed a total of 3 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 7 redundant assignments.
Promoted 10 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1044$44'.
Found async reset \rst_n in `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1035$41'.
Found async reset \rst_n in `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:316$39'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$38'.
     1/6: $3\data_hi[7:0]
     2/6: $3\data_lo[7:0]
     3/6: $2\data_hi[7:0]
     4/6: $2\data_lo[7:0]
     5/6: $1\data_hi[7:0]
     6/6: $1\data_lo[7:0]
Creating decoders for process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$36'.
     1/1: $1\sel0[0:0]
Creating decoders for process `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$67'.
     1/4: $3\data_hi[7:0]
     2/4: $2\data_hi[7:0]
     3/4: $1\data_hi[7:0]
     4/4: $1\data_lo[7:0]
Creating decoders for process `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$65'.
     1/1: $1\sel0[0:0]
Creating decoders for process `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$64'.
     1/4: $3\data_lo[7:0]
     2/4: $2\data_lo[7:0]
     3/4: $1\data_lo[7:0]
     4/4: $1\data_hi[7:0]
Creating decoders for process `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$62'.
     1/1: $1\sel0[0:0]
Creating decoders for process `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1044$44'.
     1/8: $3\window_line_counter[1:0]
     2/8: $0\raddr_c[9:0]
     3/8: $0\raddr_b[9:0]
     4/8: $0\raddr_a[9:0]
     5/8: $0\window_column_counter[9:0]
     6/8: $2\window_line_counter[1:0]
     7/8: $1\window_line_counter[1:0]
     8/8: $0\valid[0:0]
Creating decoders for process `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1035$41'.
     1/1: $0\waddr[9:0]
Creating decoders for process `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:316$39'.
     1/3: $0\q2[7:0]
     2/3: $0\q1[7:0]
     3/3: $0\q0[7:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.\data_hi' from process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$38'.
No latch inferred for signal `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.\data_lo' from process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$38'.
No latch inferred for signal `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.\sel0' from process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$36'.
No latch inferred for signal `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.\data_hi' from process `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$67'.
Latch inferred for signal `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.\data_lo' from process `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$67': $auto$proc_dlatch.cc:427:proc_dlatch$170
No latch inferred for signal `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.\sel0' from process `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$65'.
No latch inferred for signal `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.\data_lo' from process `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$64'.
Latch inferred for signal `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.\data_hi' from process `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$64': $auto$proc_dlatch.cc:427:proc_dlatch$183
No latch inferred for signal `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.\sel0' from process `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$62'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.\raddr_a' using process `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1044$44'.
  created $adff cell `$procdff$184' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.\raddr_b' using process `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1044$44'.
  created $adff cell `$procdff$185' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.\raddr_c' using process `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1044$44'.
  created $adff cell `$procdff$186' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.\window_line_counter' using process `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1044$44'.
  created $adff cell `$procdff$187' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.\window_column_counter' using process `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1044$44'.
  created $adff cell `$procdff$188' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.\valid' using process `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1044$44'.
  created $dff cell `$procdff$191' with positive edge clock.
Creating register for signal `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.\waddr' using process `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1035$41'.
  created $adff cell `$procdff$192' with positive edge clock and negative level reset.
Creating register for signal `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.\q0' using process `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:316$39'.
  created $adff cell `$procdff$193' with positive edge clock and negative level reset.
Creating register for signal `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.\q1' using process `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:316$39'.
  created $adff cell `$procdff$194' with positive edge clock and negative level reset.
Creating register for signal `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.\q2' using process `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:316$39'.
  created $adff cell `$procdff$195' with positive edge clock and negative level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$38'.
Removing empty process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$38'.
Found and cleaned up 1 empty switch in `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$36'.
Removing empty process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$36'.
Found and cleaned up 1 empty switch in `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$67'.
Removing empty process `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$67'.
Found and cleaned up 1 empty switch in `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$65'.
Removing empty process `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$65'.
Found and cleaned up 1 empty switch in `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$64'.
Removing empty process `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:766$64'.
Found and cleaned up 1 empty switch in `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$62'.
Removing empty process `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:756$62'.
Found and cleaned up 2 empty switches in `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1044$44'.
Removing empty process `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1044$44'.
Found and cleaned up 1 empty switch in `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1035$41'.
Removing empty process `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1035$41'.
Removing empty process `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:316$39'.
Cleaned up 9 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
<suppressed ~10 debug messages>
Optimizing module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
<suppressed ~15 debug messages>
Optimizing module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
<suppressed ~15 debug messages>
Optimizing module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
<suppressed ~4 debug messages>
Optimizing module median.
Optimizing module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Optimizing module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Optimizing module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Optimizing module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
Optimizing module median.
Optimizing module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Finding identical cells in module `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node'.
Finding identical cells in module `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node'.
Finding identical cells in module `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine'.
<suppressed ~51 debug messages>
Finding identical cells in module `\median'.
Finding identical cells in module `$paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Removed a total of 17 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$76.
    dead port 2/2 on $mux $procmux$73.
    dead port 1/2 on $mux $procmux$70.
    dead port 1/2 on $mux $procmux$68.
Running muxtree optimizer on module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$90.
    dead port 1/2 on $mux $procmux$87.
Running muxtree optimizer on module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$104.
    dead port 1/2 on $mux $procmux$101.
Running muxtree optimizer on module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$121.
Running muxtree optimizer on module \median..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 9 multiplexer ports.
<suppressed ~14 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
  Optimizing cells in module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
  Optimizing cells in module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
  Optimizing cells in module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
    New ctrl vector for $pmux cell $procmux$132: { $procmux$142_CMP $auto$opt_reduce.cc:134:opt_mux$197 }
    New ctrl vector for $pmux cell $procmux$124: { $auto$opt_reduce.cc:134:opt_mux$199 $procmux$141_CMP }
    New ctrl vector for $pmux cell $procmux$116: { $auto$opt_reduce.cc:134:opt_mux$201 $procmux$141_CMP }
    New ctrl vector for $pmux cell $procmux$140: { $procmux$143_CMP $auto$opt_reduce.cc:134:opt_mux$203 }
  Optimizing cells in module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
  Optimizing cells in module \median.
  Optimizing cells in module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000.
Performed a total of 4 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Finding identical cells in module `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node'.
Finding identical cells in module `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node'.
Finding identical cells in module `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine'.
<suppressed ~3 debug messages>
Finding identical cells in module `\median'.
Finding identical cells in module `$paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active ARST on $auto$proc_dlatch.cc:427:proc_dlatch$170 ($dlatch) from module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$170 ($dlatch) from module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$170 ($dlatch) from module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$170 ($dlatch) from module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$170 ($dlatch) from module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$170 ($dlatch) from module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$170 ($dlatch) from module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$170 ($dlatch) from module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$170 ($dlatch) from module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Removing never-active ARST on $auto$proc_dlatch.cc:427:proc_dlatch$183 ($dlatch) from module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$183 ($dlatch) from module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$183 ($dlatch) from module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$183 ($dlatch) from module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$183 ($dlatch) from module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$183 ($dlatch) from module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$183 ($dlatch) from module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$183 ($dlatch) from module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$183 ($dlatch) from module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Adding EN signal on $procdff$187 ($adff) from module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine (D = $3\window_line_counter[1:0], Q = \window_line_counter).
Adding EN signal on $procdff$191 ($dff) from module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine (D = 1'1, Q = \valid).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$205 ($dffe) from module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
Adding EN signal on $procdff$192 ($adff) from module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median.v:1040$43_Y, Q = \waddr).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node..
Finding unused cells or wires in module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node..
Finding unused cells or wires in module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node..
Finding unused cells or wires in module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine..
Finding unused cells or wires in module \median..
Finding unused cells or wires in module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000..
Removed 7 unused cells and 127 unused wires.
<suppressed ~14 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Optimizing module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Optimizing module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Optimizing module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
Optimizing module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module median.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \median..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
  Optimizing cells in module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
  Optimizing cells in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
  Optimizing cells in module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
  Optimizing cells in module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000.
  Optimizing cells in module \median.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node'.
Finding identical cells in module `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node'.
Finding identical cells in module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Finding identical cells in module `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine'.
Finding identical cells in module `$paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Finding identical cells in module `\median'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:262:slice$208 ($adffe) from module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
Adding EN signal on $auto$ff.cc:262:slice$204 ($adffe) from module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine (D = $3\window_line_counter[1:0], Q = \window_line_counter).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node..
Finding unused cells or wires in module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node..
Finding unused cells or wires in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node..
Finding unused cells or wires in module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine..
Finding unused cells or wires in module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \median..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Optimizing module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Optimizing module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Optimizing module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
<suppressed ~1 debug messages>
Optimizing module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module median.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \median..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
  Optimizing cells in module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
  Optimizing cells in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
  Optimizing cells in module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
  Optimizing cells in module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000.
  Optimizing cells in module \median.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node'.
Finding identical cells in module `$paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node'.
Finding identical cells in module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Finding identical cells in module `$paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine'.
Finding identical cells in module `$paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000'.
Finding identical cells in module `\median'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node..
Finding unused cells or wires in module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node..
Finding unused cells or wires in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node..
Finding unused cells or wires in module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine..
Finding unused cells or wires in module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \median..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node.
Optimizing module $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node.
Optimizing module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Optimizing module $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine.
Optimizing module $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module median.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           5
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $lt                             8
     $mux                            1
     $pmux                           8

=== $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           5
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $lt                             8
     $mux                            1
     $pmux                           8

=== $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           5
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $lt                             8
     $mux                            1
     $pmux                          16

=== $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine ===

   Number of wires:                 37
   Number of wire bits:            229
   Number of public wires:          10
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                           52
     $adff                          50
     $adffe                          2
     $eq                             4
     $logic_not                      2
     $mux                           40
     $ne                            10
     $not                            1
     $pmux                          32
     $reduce_and                     2
     $reduce_bool                    2
     $reduce_or                      6
     $sub                           30

=== $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000 ===

   Number of wires:                 48
   Number of wire bits:            384
   Number of public wires:          48
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12

=== $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000 ===

   Number of wires:                  8
   Number of wire bits:             50
   Number of public wires:           8
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $adff                          24

=== $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000 ===

   Number of wires:                 21
   Number of wire bits:            168
   Number of public wires:          21
   Number of public wire bits:     168
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10

=== median ===

   Number of wires:                 46
   Number of wire bits:            434
   Number of public wires:          46
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9

=== design hierarchy ===

   median                            1
     $paramod$f2d8b8413b5687cff800703281b1519b2eca2ce3\state_machine      0
     $paramod\common_network\DATA_WIDTH=s32'00000000000000000000000000001000      0
       $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node      0
     $paramod\dff_3_pipe\DATA_WIDTH=s32'00000000000000000000000000001000      0
     $paramod\pixel_network\DATA_WIDTH=s32'00000000000000000000000000001000      0
       $paramod$5b542fdea5d134b4ea705d59aa81d844c92c4faf\node      0
       $paramod$91fc2bc07e2078c8848860ecb3e420f5de0bd0ea\node      0
       $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node      0

   Number of wires:                 46
   Number of wire bits:            434
   Number of public wires:          46
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9

End of script. Logfile hash: 9725952ba2, CPU: user 0.18s system 0.00s, MEM: 13.12 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 18% 5x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
