// Seed: 2295490504
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output logic id_3,
    output logic id_4
);
  always @* id_4 = (id_0);
  assign id_4 = id_2;
endmodule
