{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583934107326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Instantiation File Quartus Prime " "Running Quartus Prime Create Instantiation File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583934107327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 10:41:47 2020 " "Processing started: Wed Mar 11 10:41:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583934107327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1583934107327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA --generate_inst_file=/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA --generate_inst_file=/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1583934107327 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(61) " "Verilog HDL warning at controlUnit.v(61): extended using \"x\" or \"z\"" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1583934107601 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlUnit.v(107) " "Verilog HDL information at controlUnit.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1583934107602 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HABILITAR_IMPRSSAO controlUnit.v(136) " "Verilog HDL error at controlUnit.v(136): object \"HABILITAR_IMPRSSAO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 136 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1583934107603 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Instantiation File 1  0 s Quartus Prime " "Quartus Prime Create Instantiation File was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1149 " "Peak virtual memory: 1149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583934107608 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 11 10:41:47 2020 " "Processing ended: Wed Mar 11 10:41:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583934107608 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583934107608 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583934107608 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1583934107608 ""}
