
FlowDetectingDevice.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000075c  0800496c  0800496c  0001496c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050c8  080050c8  00020064  2**0
                  CONTENTS
  4 .ARM          00000008  080050c8  080050c8  000150c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080050d0  080050d0  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050d0  080050d0  000150d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080050d4  080050d4  000150d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  080050d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000650  20000064  0800513c  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006b4  0800513c  000206b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d2f9  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002444  00000000  00000000  0002d3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000dc0  00000000  00000000  0002f818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aaf  00000000  00000000  000305d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001732b  00000000  00000000  00031087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011b24  00000000  00000000  000483b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008d6ed  00000000  00000000  00059ed6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003d7c  00000000  00000000  000e75c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000eb340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000064 	.word	0x20000064
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004954 	.word	0x08004954

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000068 	.word	0x20000068
 80001dc:	08004954 	.word	0x08004954

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <start_timer>:
extern uint8_t detection;
static uint8_t detection_current;//current detection trigger

//start timer
static void start_timer(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Init(&htim2);
 8000590:	4806      	ldr	r0, [pc, #24]	; (80005ac <start_timer+0x20>)
 8000592:	f003 f8bd 	bl	8003710 <HAL_TIM_Base_Init>
	__HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 8000596:	4b05      	ldr	r3, [pc, #20]	; (80005ac <start_timer+0x20>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	f06f 0201 	mvn.w	r2, #1
 800059e:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start_IT(&htim2);
 80005a0:	4802      	ldr	r0, [pc, #8]	; (80005ac <start_timer+0x20>)
 80005a2:	f003 f905 	bl	80037b0 <HAL_TIM_Base_Start_IT>
}
 80005a6:	bf00      	nop
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20000520 	.word	0x20000520

080005b0 <stop_timer>:

//stop timer
static void stop_timer(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim2);
 80005b4:	4802      	ldr	r0, [pc, #8]	; (80005c0 <stop_timer+0x10>)
 80005b6:	f003 f95d 	bl	8003874 <HAL_TIM_Base_Stop_IT>
}
 80005ba:	bf00      	nop
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	20000520 	.word	0x20000520

080005c4 <detection_refresh>:

//refresh page
static void detection_refresh(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af02      	add	r7, sp, #8
	oled_area_clear(64, 48, 64, 16);
 80005ca:	2310      	movs	r3, #16
 80005cc:	2240      	movs	r2, #64	; 0x40
 80005ce:	2130      	movs	r1, #48	; 0x30
 80005d0:	2040      	movs	r0, #64	; 0x40
 80005d2:	f001 f9af 	bl	8001934 <oled_area_clear>
	static char time_current_char[8];
	sprintf(time_current_char, "%d", time_limit-time_count);
 80005d6:	4b0a      	ldr	r3, [pc, #40]	; (8000600 <detection_refresh+0x3c>)
 80005d8:	681a      	ldr	r2, [r3, #0]
 80005da:	4b0a      	ldr	r3, [pc, #40]	; (8000604 <detection_refresh+0x40>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	1ad3      	subs	r3, r2, r3
 80005e0:	461a      	mov	r2, r3
 80005e2:	4909      	ldr	r1, [pc, #36]	; (8000608 <detection_refresh+0x44>)
 80005e4:	4809      	ldr	r0, [pc, #36]	; (800060c <detection_refresh+0x48>)
 80005e6:	f003 fd11 	bl	800400c <siprintf>
	oled_draw_ASCII(120, 48, time_current_char, SET, RIGHT);
 80005ea:	2301      	movs	r3, #1
 80005ec:	9300      	str	r3, [sp, #0]
 80005ee:	2301      	movs	r3, #1
 80005f0:	4a06      	ldr	r2, [pc, #24]	; (800060c <detection_refresh+0x48>)
 80005f2:	2130      	movs	r1, #48	; 0x30
 80005f4:	2078      	movs	r0, #120	; 0x78
 80005f6:	f001 fa1b 	bl	8001a30 <oled_draw_ASCII>
}
 80005fa:	bf00      	nop
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000004 	.word	0x20000004
 8000604:	200000f8 	.word	0x200000f8
 8000608:	0800496c 	.word	0x0800496c
 800060c:	20000088 	.word	0x20000088

08000610 <detection_show>:

//show main page
static void detection_show(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af02      	add	r7, sp, #8
	oled_area_clear(0, 16, 128, 16);
 8000616:	2310      	movs	r3, #16
 8000618:	2280      	movs	r2, #128	; 0x80
 800061a:	2110      	movs	r1, #16
 800061c:	2000      	movs	r0, #0
 800061e:	f001 f989 	bl	8001934 <oled_area_clear>
	static char flow_num_char[8];
	sprintf(flow_num_char, "%d", flow_num);
 8000622:	4b17      	ldr	r3, [pc, #92]	; (8000680 <detection_show+0x70>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	461a      	mov	r2, r3
 8000628:	4916      	ldr	r1, [pc, #88]	; (8000684 <detection_show+0x74>)
 800062a:	4817      	ldr	r0, [pc, #92]	; (8000688 <detection_show+0x78>)
 800062c:	f003 fcee 	bl	800400c <siprintf>
	oled_draw_ASCII(120, 16, flow_num_char, SET, RIGHT);
 8000630:	2301      	movs	r3, #1
 8000632:	9300      	str	r3, [sp, #0]
 8000634:	2301      	movs	r3, #1
 8000636:	4a14      	ldr	r2, [pc, #80]	; (8000688 <detection_show+0x78>)
 8000638:	2110      	movs	r1, #16
 800063a:	2078      	movs	r0, #120	; 0x78
 800063c:	f001 f9f8 	bl	8001a30 <oled_draw_ASCII>

	oled_area_clear(0, 48, 128, 16);
 8000640:	2310      	movs	r3, #16
 8000642:	2280      	movs	r2, #128	; 0x80
 8000644:	2130      	movs	r1, #48	; 0x30
 8000646:	2000      	movs	r0, #0
 8000648:	f001 f974 	bl	8001934 <oled_area_clear>
	static char time_limit_char[8];
	sprintf(time_limit_char, "%d", time_limit);
 800064c:	4b0f      	ldr	r3, [pc, #60]	; (800068c <detection_show+0x7c>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	461a      	mov	r2, r3
 8000652:	490c      	ldr	r1, [pc, #48]	; (8000684 <detection_show+0x74>)
 8000654:	480e      	ldr	r0, [pc, #56]	; (8000690 <detection_show+0x80>)
 8000656:	f003 fcd9 	bl	800400c <siprintf>
	oled_draw_ASCII(0, 48, "MaxTime:", SET, LEFT);
 800065a:	2300      	movs	r3, #0
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	2301      	movs	r3, #1
 8000660:	4a0c      	ldr	r2, [pc, #48]	; (8000694 <detection_show+0x84>)
 8000662:	2130      	movs	r1, #48	; 0x30
 8000664:	2000      	movs	r0, #0
 8000666:	f001 f9e3 	bl	8001a30 <oled_draw_ASCII>
	oled_draw_ASCII(120, 48, time_limit_char, SET, RIGHT);
 800066a:	2301      	movs	r3, #1
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2301      	movs	r3, #1
 8000670:	4a07      	ldr	r2, [pc, #28]	; (8000690 <detection_show+0x80>)
 8000672:	2130      	movs	r1, #48	; 0x30
 8000674:	2078      	movs	r0, #120	; 0x78
 8000676:	f001 f9db 	bl	8001a30 <oled_draw_ASCII>
}
 800067a:	bf00      	nop
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	200000f4 	.word	0x200000f4
 8000684:	0800496c 	.word	0x0800496c
 8000688:	20000090 	.word	0x20000090
 800068c:	20000004 	.word	0x20000004
 8000690:	20000098 	.word	0x20000098
 8000694:	08004970 	.word	0x08004970

08000698 <detection_trigger>:

//trigger flow number detection
static void detection_trigger(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af02      	add	r7, sp, #8
	time_count_current = 0;
 800069e:	4b4c      	ldr	r3, [pc, #304]	; (80007d0 <detection_trigger+0x138>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
	detection_current = detection;
 80006a4:	4b4b      	ldr	r3, [pc, #300]	; (80007d4 <detection_trigger+0x13c>)
 80006a6:	781a      	ldrb	r2, [r3, #0]
 80006a8:	4b4b      	ldr	r3, [pc, #300]	; (80007d8 <detection_trigger+0x140>)
 80006aa:	701a      	strb	r2, [r3, #0]
	time_count = 0;
 80006ac:	4b4b      	ldr	r3, [pc, #300]	; (80007dc <detection_trigger+0x144>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
	detection = 0;
 80006b2:	4b48      	ldr	r3, [pc, #288]	; (80007d4 <detection_trigger+0x13c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]
	oled_area_clear(0, 48, 64, 16);
 80006b8:	2310      	movs	r3, #16
 80006ba:	2240      	movs	r2, #64	; 0x40
 80006bc:	2130      	movs	r1, #48	; 0x30
 80006be:	2000      	movs	r0, #0
 80006c0:	f001 f938 	bl	8001934 <oled_area_clear>
	oled_draw_ASCII(0, 48, "Time:", SET, LEFT);
 80006c4:	2300      	movs	r3, #0
 80006c6:	9300      	str	r3, [sp, #0]
 80006c8:	2301      	movs	r3, #1
 80006ca:	4a45      	ldr	r2, [pc, #276]	; (80007e0 <detection_trigger+0x148>)
 80006cc:	2130      	movs	r1, #48	; 0x30
 80006ce:	2000      	movs	r0, #0
 80006d0:	f001 f9ae 	bl	8001a30 <oled_draw_ASCII>
	start_timer();
 80006d4:	f7ff ff5a 	bl	800058c <start_timer>
	while (detection == 0)
 80006d8:	e044      	b.n	8000764 <detection_trigger+0xcc>
	{
		if (time_count >= time_limit)
 80006da:	4b40      	ldr	r3, [pc, #256]	; (80007dc <detection_trigger+0x144>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b41      	ldr	r3, [pc, #260]	; (80007e4 <detection_trigger+0x14c>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	429a      	cmp	r2, r3
 80006e4:	db20      	blt.n	8000728 <detection_trigger+0x90>
		{
			if (time_count_current != time_count)
 80006e6:	4b3a      	ldr	r3, [pc, #232]	; (80007d0 <detection_trigger+0x138>)
 80006e8:	681a      	ldr	r2, [r3, #0]
 80006ea:	4b3c      	ldr	r3, [pc, #240]	; (80007dc <detection_trigger+0x144>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	429a      	cmp	r2, r3
 80006f0:	d005      	beq.n	80006fe <detection_trigger+0x66>
			{
				detection_refresh();
 80006f2:	f7ff ff67 	bl	80005c4 <detection_refresh>
				time_count_current = time_count;
 80006f6:	4b39      	ldr	r3, [pc, #228]	; (80007dc <detection_trigger+0x144>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a35      	ldr	r2, [pc, #212]	; (80007d0 <detection_trigger+0x138>)
 80006fc:	6013      	str	r3, [r2, #0]
			}

			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 80006fe:	2201      	movs	r2, #1
 8000700:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000704:	4838      	ldr	r0, [pc, #224]	; (80007e8 <detection_trigger+0x150>)
 8000706:	f001 ff25 	bl	8002554 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800070a:	2200      	movs	r2, #0
 800070c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000710:	4835      	ldr	r0, [pc, #212]	; (80007e8 <detection_trigger+0x150>)
 8000712:	f001 ff1f 	bl	8002554 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ALARM_GPIO_Port, ALARM_Pin, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	2104      	movs	r1, #4
 800071a:	4833      	ldr	r0, [pc, #204]	; (80007e8 <detection_trigger+0x150>)
 800071c:	f001 ff1a 	bl	8002554 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 8000720:	20c8      	movs	r0, #200	; 0xc8
 8000722:	f001 fc45 	bl	8001fb0 <HAL_Delay>
 8000726:	e01d      	b.n	8000764 <detection_trigger+0xcc>
		}
		else
		{
			if (time_count_current != time_count)
 8000728:	4b29      	ldr	r3, [pc, #164]	; (80007d0 <detection_trigger+0x138>)
 800072a:	681a      	ldr	r2, [r3, #0]
 800072c:	4b2b      	ldr	r3, [pc, #172]	; (80007dc <detection_trigger+0x144>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	429a      	cmp	r2, r3
 8000732:	d005      	beq.n	8000740 <detection_trigger+0xa8>
			{
				detection_refresh();
 8000734:	f7ff ff46 	bl	80005c4 <detection_refresh>
				time_count_current = time_count;
 8000738:	4b28      	ldr	r3, [pc, #160]	; (80007dc <detection_trigger+0x144>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a24      	ldr	r2, [pc, #144]	; (80007d0 <detection_trigger+0x138>)
 800073e:	6013      	str	r3, [r2, #0]
			}

			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000740:	2200      	movs	r2, #0
 8000742:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000746:	4828      	ldr	r0, [pc, #160]	; (80007e8 <detection_trigger+0x150>)
 8000748:	f001 ff04 	bl	8002554 <HAL_GPIO_WritePin>
			HAL_Delay(100);
 800074c:	2064      	movs	r0, #100	; 0x64
 800074e:	f001 fc2f 	bl	8001fb0 <HAL_Delay>
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8000752:	2201      	movs	r2, #1
 8000754:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000758:	4823      	ldr	r0, [pc, #140]	; (80007e8 <detection_trigger+0x150>)
 800075a:	f001 fefb 	bl	8002554 <HAL_GPIO_WritePin>
			HAL_Delay(100);
 800075e:	2064      	movs	r0, #100	; 0x64
 8000760:	f001 fc26 	bl	8001fb0 <HAL_Delay>
	while (detection == 0)
 8000764:	4b1b      	ldr	r3, [pc, #108]	; (80007d4 <detection_trigger+0x13c>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d0b6      	beq.n	80006da <detection_trigger+0x42>
		}
	}
	stop_timer();
 800076c:	f7ff ff20 	bl	80005b0 <stop_timer>
	if (detection_current < detection)
 8000770:	4b19      	ldr	r3, [pc, #100]	; (80007d8 <detection_trigger+0x140>)
 8000772:	781a      	ldrb	r2, [r3, #0]
 8000774:	4b17      	ldr	r3, [pc, #92]	; (80007d4 <detection_trigger+0x13c>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	429a      	cmp	r2, r3
 800077a:	d205      	bcs.n	8000788 <detection_trigger+0xf0>
		flow_num++;
 800077c:	4b1b      	ldr	r3, [pc, #108]	; (80007ec <detection_trigger+0x154>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	3301      	adds	r3, #1
 8000782:	4a1a      	ldr	r2, [pc, #104]	; (80007ec <detection_trigger+0x154>)
 8000784:	6013      	str	r3, [r2, #0]
 8000786:	e00a      	b.n	800079e <detection_trigger+0x106>
	else if (detection_current > detection)
 8000788:	4b13      	ldr	r3, [pc, #76]	; (80007d8 <detection_trigger+0x140>)
 800078a:	781a      	ldrb	r2, [r3, #0]
 800078c:	4b11      	ldr	r3, [pc, #68]	; (80007d4 <detection_trigger+0x13c>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	429a      	cmp	r2, r3
 8000792:	d904      	bls.n	800079e <detection_trigger+0x106>
		flow_num--;
 8000794:	4b15      	ldr	r3, [pc, #84]	; (80007ec <detection_trigger+0x154>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	3b01      	subs	r3, #1
 800079a:	4a14      	ldr	r2, [pc, #80]	; (80007ec <detection_trigger+0x154>)
 800079c:	6013      	str	r3, [r2, #0]
	detection = 0;
 800079e:	4b0d      	ldr	r3, [pc, #52]	; (80007d4 <detection_trigger+0x13c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80007a4:	2200      	movs	r2, #0
 80007a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007aa:	480f      	ldr	r0, [pc, #60]	; (80007e8 <detection_trigger+0x150>)
 80007ac:	f001 fed2 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80007b0:	2201      	movs	r2, #1
 80007b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007b6:	480c      	ldr	r0, [pc, #48]	; (80007e8 <detection_trigger+0x150>)
 80007b8:	f001 fecc 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ALARM_GPIO_Port, ALARM_Pin, GPIO_PIN_SET);
 80007bc:	2201      	movs	r2, #1
 80007be:	2104      	movs	r1, #4
 80007c0:	4809      	ldr	r0, [pc, #36]	; (80007e8 <detection_trigger+0x150>)
 80007c2:	f001 fec7 	bl	8002554 <HAL_GPIO_WritePin>
	detection_show();
 80007c6:	f7ff ff23 	bl	8000610 <detection_show>
}
 80007ca:	bf00      	nop
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	20000080 	.word	0x20000080
 80007d4:	200000fd 	.word	0x200000fd
 80007d8:	20000084 	.word	0x20000084
 80007dc:	200000f8 	.word	0x200000f8
 80007e0:	0800497c 	.word	0x0800497c
 80007e4:	20000004 	.word	0x20000004
 80007e8:	40020400 	.word	0x40020400
 80007ec:	200000f4 	.word	0x200000f4

080007f0 <check_detection>:

//check whether trigger detection
void check_detection(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
	if (detection != 0)
 80007f4:	4b05      	ldr	r3, [pc, #20]	; (800080c <check_detection+0x1c>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d004      	beq.n	8000806 <check_detection+0x16>
	{
		HAL_Delay(10);//eliminate the interference of parasitic capacitance of detection
 80007fc:	200a      	movs	r0, #10
 80007fe:	f001 fbd7 	bl	8001fb0 <HAL_Delay>
		detection_trigger();
 8000802:	f7ff ff49 	bl	8000698 <detection_trigger>
	}
}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	200000fd 	.word	0x200000fd

08000810 <check_flow_num>:

//check whether flow number over the limit
void check_flow_num(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
	if (flow_num > flow_limit)
 8000814:	4b1d      	ldr	r3, [pc, #116]	; (800088c <check_flow_num+0x7c>)
 8000816:	681a      	ldr	r2, [r3, #0]
 8000818:	4b1d      	ldr	r3, [pc, #116]	; (8000890 <check_flow_num+0x80>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	429a      	cmp	r2, r3
 800081e:	dd22      	ble.n	8000866 <check_flow_num+0x56>
	{
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8000820:	2201      	movs	r2, #1
 8000822:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000826:	481b      	ldr	r0, [pc, #108]	; (8000894 <check_flow_num+0x84>)
 8000828:	f001 fe94 	bl	8002554 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800082c:	2200      	movs	r2, #0
 800082e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000832:	4818      	ldr	r0, [pc, #96]	; (8000894 <check_flow_num+0x84>)
 8000834:	f001 fe8e 	bl	8002554 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ALARM_GPIO_Port, ALARM_Pin, GPIO_PIN_RESET);
 8000838:	2200      	movs	r2, #0
 800083a:	2104      	movs	r1, #4
 800083c:	4815      	ldr	r0, [pc, #84]	; (8000894 <check_flow_num+0x84>)
 800083e:	f001 fe89 	bl	8002554 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000842:	2064      	movs	r0, #100	; 0x64
 8000844:	f001 fbb4 	bl	8001fb0 <HAL_Delay>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000848:	2201      	movs	r2, #1
 800084a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800084e:	4811      	ldr	r0, [pc, #68]	; (8000894 <check_flow_num+0x84>)
 8000850:	f001 fe80 	bl	8002554 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ALARM_GPIO_Port, ALARM_Pin, GPIO_PIN_SET);
 8000854:	2201      	movs	r2, #1
 8000856:	2104      	movs	r1, #4
 8000858:	480e      	ldr	r0, [pc, #56]	; (8000894 <check_flow_num+0x84>)
 800085a:	f001 fe7b 	bl	8002554 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 800085e:	2064      	movs	r0, #100	; 0x64
 8000860:	f001 fba6 	bl	8001fb0 <HAL_Delay>
	{
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(ALARM_GPIO_Port, ALARM_Pin, GPIO_PIN_SET);
	}
}
 8000864:	e010      	b.n	8000888 <check_flow_num+0x78>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800086c:	4809      	ldr	r0, [pc, #36]	; (8000894 <check_flow_num+0x84>)
 800086e:	f001 fe71 	bl	8002554 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000872:	2201      	movs	r2, #1
 8000874:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000878:	4806      	ldr	r0, [pc, #24]	; (8000894 <check_flow_num+0x84>)
 800087a:	f001 fe6b 	bl	8002554 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ALARM_GPIO_Port, ALARM_Pin, GPIO_PIN_SET);
 800087e:	2201      	movs	r2, #1
 8000880:	2104      	movs	r1, #4
 8000882:	4804      	ldr	r0, [pc, #16]	; (8000894 <check_flow_num+0x84>)
 8000884:	f001 fe66 	bl	8002554 <HAL_GPIO_WritePin>
}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}
 800088c:	200000f4 	.word	0x200000f4
 8000890:	20000000 	.word	0x20000000
 8000894:	40020400 	.word	0x40020400

08000898 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b088      	sub	sp, #32
 800089c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089e:	f107 030c 	add.w	r3, r7, #12
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	605a      	str	r2, [r3, #4]
 80008a8:	609a      	str	r2, [r3, #8]
 80008aa:	60da      	str	r2, [r3, #12]
 80008ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	4b60      	ldr	r3, [pc, #384]	; (8000a34 <MX_GPIO_Init+0x19c>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	4a5f      	ldr	r2, [pc, #380]	; (8000a34 <MX_GPIO_Init+0x19c>)
 80008b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008bc:	6313      	str	r3, [r2, #48]	; 0x30
 80008be:	4b5d      	ldr	r3, [pc, #372]	; (8000a34 <MX_GPIO_Init+0x19c>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	607b      	str	r3, [r7, #4]
 80008ce:	4b59      	ldr	r3, [pc, #356]	; (8000a34 <MX_GPIO_Init+0x19c>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	4a58      	ldr	r2, [pc, #352]	; (8000a34 <MX_GPIO_Init+0x19c>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	6313      	str	r3, [r2, #48]	; 0x30
 80008da:	4b56      	ldr	r3, [pc, #344]	; (8000a34 <MX_GPIO_Init+0x19c>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	603b      	str	r3, [r7, #0]
 80008ea:	4b52      	ldr	r3, [pc, #328]	; (8000a34 <MX_GPIO_Init+0x19c>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	4a51      	ldr	r2, [pc, #324]	; (8000a34 <MX_GPIO_Init+0x19c>)
 80008f0:	f043 0302 	orr.w	r3, r3, #2
 80008f4:	6313      	str	r3, [r2, #48]	; 0x30
 80008f6:	4b4f      	ldr	r3, [pc, #316]	; (8000a34 <MX_GPIO_Init+0x19c>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	f003 0302 	and.w	r3, r3, #2
 80008fe:	603b      	str	r3, [r7, #0]
 8000900:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ALARM_Pin|LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_SET);
 8000902:	2201      	movs	r2, #1
 8000904:	f243 0104 	movw	r1, #12292	; 0x3004
 8000908:	484b      	ldr	r0, [pc, #300]	; (8000a38 <MX_GPIO_Init+0x1a0>)
 800090a:	f001 fe23 	bl	8002554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NUM_KEY_O3_Pin|NUM_KEY_O2_Pin|NUM_KEY_O1_Pin, GPIO_PIN_SET);
 800090e:	2201      	movs	r2, #1
 8000910:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8000914:	4849      	ldr	r0, [pc, #292]	; (8000a3c <MX_GPIO_Init+0x1a4>)
 8000916:	f001 fe1d 	bl	8002554 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USER_KEY_Pin|NUM_KEY_I2_Pin|NUM_KEY_I1_Pin;
 800091a:	f240 3301 	movw	r3, #769	; 0x301
 800091e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000920:	2300      	movs	r3, #0
 8000922:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000924:	2301      	movs	r3, #1
 8000926:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000928:	f107 030c 	add.w	r3, r7, #12
 800092c:	4619      	mov	r1, r3
 800092e:	4843      	ldr	r0, [pc, #268]	; (8000a3c <MX_GPIO_Init+0x1a4>)
 8000930:	f001 fc74 	bl	800221c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SIG1_Pin|SIG2_Pin|TIME_LIMIT_KEY_Pin|FLOW_LIMIT_KEY_Pin;
 8000934:	2333      	movs	r3, #51	; 0x33
 8000936:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000938:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800093c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800093e:	2301      	movs	r3, #1
 8000940:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000942:	f107 030c 	add.w	r3, r7, #12
 8000946:	4619      	mov	r1, r3
 8000948:	483b      	ldr	r0, [pc, #236]	; (8000a38 <MX_GPIO_Init+0x1a0>)
 800094a:	f001 fc67 	bl	800221c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ALARM_Pin;
 800094e:	2304      	movs	r3, #4
 8000950:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000952:	2301      	movs	r3, #1
 8000954:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000956:	2301      	movs	r3, #1
 8000958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095a:	2300      	movs	r3, #0
 800095c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ALARM_GPIO_Port, &GPIO_InitStruct);
 800095e:	f107 030c 	add.w	r3, r7, #12
 8000962:	4619      	mov	r1, r3
 8000964:	4834      	ldr	r0, [pc, #208]	; (8000a38 <MX_GPIO_Init+0x1a0>)
 8000966:	f001 fc59 	bl	800221c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 800096a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800096e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000970:	2311      	movs	r3, #17
 8000972:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000974:	2301      	movs	r3, #1
 8000976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000978:	2300      	movs	r3, #0
 800097a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800097c:	f107 030c 	add.w	r3, r7, #12
 8000980:	4619      	mov	r1, r3
 8000982:	482d      	ldr	r0, [pc, #180]	; (8000a38 <MX_GPIO_Init+0x1a0>)
 8000984:	f001 fc4a 	bl	800221c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = NUM_KEY_I4_Pin|NUM_KEY_I3_Pin|ENTER_KEY_Pin;
 8000988:	f24c 0308 	movw	r3, #49160	; 0xc008
 800098c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800098e:	2300      	movs	r3, #0
 8000990:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000992:	2301      	movs	r3, #1
 8000994:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000996:	f107 030c 	add.w	r3, r7, #12
 800099a:	4619      	mov	r1, r3
 800099c:	4826      	ldr	r0, [pc, #152]	; (8000a38 <MX_GPIO_Init+0x1a0>)
 800099e:	f001 fc3d 	bl	800221c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = NUM_KEY_O3_Pin|NUM_KEY_O2_Pin|NUM_KEY_O1_Pin;
 80009a2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80009a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a8:	2301      	movs	r3, #1
 80009aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009ac:	2301      	movs	r3, #1
 80009ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b0:	2300      	movs	r3, #0
 80009b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b4:	f107 030c 	add.w	r3, r7, #12
 80009b8:	4619      	mov	r1, r3
 80009ba:	4820      	ldr	r0, [pc, #128]	; (8000a3c <MX_GPIO_Init+0x1a4>)
 80009bc:	f001 fc2e 	bl	800221c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLOW_NUM_KEY_Pin;
 80009c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80009c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009c6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80009ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009cc:	2301      	movs	r3, #1
 80009ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FLOW_NUM_KEY_GPIO_Port, &GPIO_InitStruct);
 80009d0:	f107 030c 	add.w	r3, r7, #12
 80009d4:	4619      	mov	r1, r3
 80009d6:	4819      	ldr	r0, [pc, #100]	; (8000a3c <MX_GPIO_Init+0x1a4>)
 80009d8:	f001 fc20 	bl	800221c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 80009dc:	2200      	movs	r2, #0
 80009de:	2102      	movs	r1, #2
 80009e0:	2006      	movs	r0, #6
 80009e2:	f001 fbe4 	bl	80021ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80009e6:	2006      	movs	r0, #6
 80009e8:	f001 fbfd 	bl	80021e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 2, 0);
 80009ec:	2200      	movs	r2, #0
 80009ee:	2102      	movs	r1, #2
 80009f0:	2007      	movs	r0, #7
 80009f2:	f001 fbdc 	bl	80021ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80009f6:	2007      	movs	r0, #7
 80009f8:	f001 fbf5 	bl	80021e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 80009fc:	2200      	movs	r2, #0
 80009fe:	2101      	movs	r1, #1
 8000a00:	200a      	movs	r0, #10
 8000a02:	f001 fbd4 	bl	80021ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000a06:	200a      	movs	r0, #10
 8000a08:	f001 fbed 	bl	80021e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	2101      	movs	r1, #1
 8000a10:	2017      	movs	r0, #23
 8000a12:	f001 fbcc 	bl	80021ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a16:	2017      	movs	r0, #23
 8000a18:	f001 fbe5 	bl	80021e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	2101      	movs	r1, #1
 8000a20:	2028      	movs	r0, #40	; 0x28
 8000a22:	f001 fbc4 	bl	80021ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a26:	2028      	movs	r0, #40	; 0x28
 8000a28:	f001 fbdd 	bl	80021e6 <HAL_NVIC_EnableIRQ>

}
 8000a2c:	bf00      	nop
 8000a2e:	3720      	adds	r7, #32
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	40023800 	.word	0x40023800
 8000a38:	40020400 	.word	0x40020400
 8000a3c:	40020000 	.word	0x40020000

08000a40 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a44:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <MX_I2C1_Init+0x50>)
 8000a46:	4a13      	ldr	r2, [pc, #76]	; (8000a94 <MX_I2C1_Init+0x54>)
 8000a48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000a4a:	4b11      	ldr	r3, [pc, #68]	; (8000a90 <MX_I2C1_Init+0x50>)
 8000a4c:	4a12      	ldr	r2, [pc, #72]	; (8000a98 <MX_I2C1_Init+0x58>)
 8000a4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a50:	4b0f      	ldr	r3, [pc, #60]	; (8000a90 <MX_I2C1_Init+0x50>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a56:	4b0e      	ldr	r3, [pc, #56]	; (8000a90 <MX_I2C1_Init+0x50>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <MX_I2C1_Init+0x50>)
 8000a5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a62:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a64:	4b0a      	ldr	r3, [pc, #40]	; (8000a90 <MX_I2C1_Init+0x50>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a6a:	4b09      	ldr	r3, [pc, #36]	; (8000a90 <MX_I2C1_Init+0x50>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a70:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <MX_I2C1_Init+0x50>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a76:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <MX_I2C1_Init+0x50>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a7c:	4804      	ldr	r0, [pc, #16]	; (8000a90 <MX_I2C1_Init+0x50>)
 8000a7e:	f001 fda7 	bl	80025d0 <HAL_I2C_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a88:	f000 f9b4 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	200000a0 	.word	0x200000a0
 8000a94:	40005400 	.word	0x40005400
 8000a98:	00061a80 	.word	0x00061a80

08000a9c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b08a      	sub	sp, #40	; 0x28
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa4:	f107 0314 	add.w	r3, r7, #20
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
 8000aac:	605a      	str	r2, [r3, #4]
 8000aae:	609a      	str	r2, [r3, #8]
 8000ab0:	60da      	str	r2, [r3, #12]
 8000ab2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a19      	ldr	r2, [pc, #100]	; (8000b20 <HAL_I2C_MspInit+0x84>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d12b      	bne.n	8000b16 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]
 8000ac2:	4b18      	ldr	r3, [pc, #96]	; (8000b24 <HAL_I2C_MspInit+0x88>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	4a17      	ldr	r2, [pc, #92]	; (8000b24 <HAL_I2C_MspInit+0x88>)
 8000ac8:	f043 0302 	orr.w	r3, r3, #2
 8000acc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ace:	4b15      	ldr	r3, [pc, #84]	; (8000b24 <HAL_I2C_MspInit+0x88>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad2:	f003 0302 	and.w	r3, r3, #2
 8000ad6:	613b      	str	r3, [r7, #16]
 8000ad8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ada:	23c0      	movs	r3, #192	; 0xc0
 8000adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ade:	2312      	movs	r3, #18
 8000ae0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000aea:	2304      	movs	r3, #4
 8000aec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aee:	f107 0314 	add.w	r3, r7, #20
 8000af2:	4619      	mov	r1, r3
 8000af4:	480c      	ldr	r0, [pc, #48]	; (8000b28 <HAL_I2C_MspInit+0x8c>)
 8000af6:	f001 fb91 	bl	800221c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	4b09      	ldr	r3, [pc, #36]	; (8000b24 <HAL_I2C_MspInit+0x88>)
 8000b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b02:	4a08      	ldr	r2, [pc, #32]	; (8000b24 <HAL_I2C_MspInit+0x88>)
 8000b04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b08:	6413      	str	r3, [r2, #64]	; 0x40
 8000b0a:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <HAL_I2C_MspInit+0x88>)
 8000b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000b16:	bf00      	nop
 8000b18:	3728      	adds	r7, #40	; 0x28
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40005400 	.word	0x40005400
 8000b24:	40023800 	.word	0x40023800
 8000b28:	40020400 	.word	0x40020400

08000b2c <main_init>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
//initialize and show start page
static void main_init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af02      	add	r7, sp, #8
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000b32:	2200      	movs	r2, #0
 8000b34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b38:	4835      	ldr	r0, [pc, #212]	; (8000c10 <main_init+0xe4>)
 8000b3a:	f001 fd0b 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b44:	4832      	ldr	r0, [pc, #200]	; (8000c10 <main_init+0xe4>)
 8000b46:	f001 fd05 	bl	8002554 <HAL_GPIO_WritePin>

	oled_init();
 8000b4a:	f000 fd95 	bl	8001678 <oled_init>
	oled_fill();
 8000b4e:	f000 ff57 	bl	8001a00 <oled_fill>
	HAL_Delay(200);
 8000b52:	20c8      	movs	r0, #200	; 0xc8
 8000b54:	f001 fa2c 	bl	8001fb0 <HAL_Delay>
	oled_clear();
 8000b58:	f000 ff5e 	bl	8001a18 <oled_clear>
	oled_draw_ASCII(0, 0, " Flow Detecting ", SET, LEFT);
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	9300      	str	r3, [sp, #0]
 8000b60:	2301      	movs	r3, #1
 8000b62:	4a2c      	ldr	r2, [pc, #176]	; (8000c14 <main_init+0xe8>)
 8000b64:	2100      	movs	r1, #0
 8000b66:	2000      	movs	r0, #0
 8000b68:	f000 ff62 	bl	8001a30 <oled_draw_ASCII>
	oled_draw_ASCII(0, 16, " Device ---V1.0 ", SET, LEFT);
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	9300      	str	r3, [sp, #0]
 8000b70:	2301      	movs	r3, #1
 8000b72:	4a29      	ldr	r2, [pc, #164]	; (8000c18 <main_init+0xec>)
 8000b74:	2110      	movs	r1, #16
 8000b76:	2000      	movs	r0, #0
 8000b78:	f000 ff5a 	bl	8001a30 <oled_draw_ASCII>
	oled_draw_ASCII(0, 32, " By Feng Mingze ", SET, LEFT);
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	9300      	str	r3, [sp, #0]
 8000b80:	2301      	movs	r3, #1
 8000b82:	4a26      	ldr	r2, [pc, #152]	; (8000c1c <main_init+0xf0>)
 8000b84:	2120      	movs	r1, #32
 8000b86:	2000      	movs	r0, #0
 8000b88:	f000 ff52 	bl	8001a30 <oled_draw_ASCII>
	oled_draw_ASCII(0, 48, " Initializing", SET, LEFT);
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	9300      	str	r3, [sp, #0]
 8000b90:	2301      	movs	r3, #1
 8000b92:	4a23      	ldr	r2, [pc, #140]	; (8000c20 <main_init+0xf4>)
 8000b94:	2130      	movs	r1, #48	; 0x30
 8000b96:	2000      	movs	r0, #0
 8000b98:	f000 ff4a 	bl	8001a30 <oled_draw_ASCII>
	HAL_Delay(500);
 8000b9c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ba0:	f001 fa06 	bl	8001fb0 <HAL_Delay>
	oled_draw_ASCII(0, 48, " Initializing.", SET, LEFT);
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	9300      	str	r3, [sp, #0]
 8000ba8:	2301      	movs	r3, #1
 8000baa:	4a1e      	ldr	r2, [pc, #120]	; (8000c24 <main_init+0xf8>)
 8000bac:	2130      	movs	r1, #48	; 0x30
 8000bae:	2000      	movs	r0, #0
 8000bb0:	f000 ff3e 	bl	8001a30 <oled_draw_ASCII>
	HAL_Delay(500);
 8000bb4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bb8:	f001 f9fa 	bl	8001fb0 <HAL_Delay>
	oled_draw_ASCII(0, 48, " Initializing..", SET, LEFT);
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	9300      	str	r3, [sp, #0]
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	4a19      	ldr	r2, [pc, #100]	; (8000c28 <main_init+0xfc>)
 8000bc4:	2130      	movs	r1, #48	; 0x30
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	f000 ff32 	bl	8001a30 <oled_draw_ASCII>
	HAL_Delay(500);
 8000bcc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bd0:	f001 f9ee 	bl	8001fb0 <HAL_Delay>
	oled_draw_ASCII(0, 48, " Initializing...", SET, LEFT);
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	9300      	str	r3, [sp, #0]
 8000bd8:	2301      	movs	r3, #1
 8000bda:	4a14      	ldr	r2, [pc, #80]	; (8000c2c <main_init+0x100>)
 8000bdc:	2130      	movs	r1, #48	; 0x30
 8000bde:	2000      	movs	r0, #0
 8000be0:	f000 ff26 	bl	8001a30 <oled_draw_ASCII>
	HAL_Delay(500);
 8000be4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000be8:	f001 f9e2 	bl	8001fb0 <HAL_Delay>

	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000bec:	2201      	movs	r2, #1
 8000bee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bf2:	4807      	ldr	r0, [pc, #28]	; (8000c10 <main_init+0xe4>)
 8000bf4:	f001 fcae 	bl	8002554 <HAL_GPIO_WritePin>

	oled_fill();
 8000bf8:	f000 ff02 	bl	8001a00 <oled_fill>
	HAL_Delay(200);
 8000bfc:	20c8      	movs	r0, #200	; 0xc8
 8000bfe:	f001 f9d7 	bl	8001fb0 <HAL_Delay>
	oled_clear();
 8000c02:	f000 ff09 	bl	8001a18 <oled_clear>

	main_show();
 8000c06:	f000 f813 	bl	8000c30 <main_show>
}
 8000c0a:	bf00      	nop
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	40020400 	.word	0x40020400
 8000c14:	08004984 	.word	0x08004984
 8000c18:	08004998 	.word	0x08004998
 8000c1c:	080049ac 	.word	0x080049ac
 8000c20:	080049c0 	.word	0x080049c0
 8000c24:	080049d0 	.word	0x080049d0
 8000c28:	080049e0 	.word	0x080049e0
 8000c2c:	080049f0 	.word	0x080049f0

08000c30 <main_show>:

//show main page
void main_show(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af02      	add	r7, sp, #8
	oled_clear();
 8000c36:	f000 feef 	bl	8001a18 <oled_clear>

	static char flow_num_char[8];
	sprintf(flow_num_char, "%d", flow_num);
 8000c3a:	4b24      	ldr	r3, [pc, #144]	; (8000ccc <main_show+0x9c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	461a      	mov	r2, r3
 8000c40:	4923      	ldr	r1, [pc, #140]	; (8000cd0 <main_show+0xa0>)
 8000c42:	4824      	ldr	r0, [pc, #144]	; (8000cd4 <main_show+0xa4>)
 8000c44:	f003 f9e2 	bl	800400c <siprintf>
	oled_draw_ASCII(0, 0, "Flow Number:", SET, LEFT);
 8000c48:	2300      	movs	r3, #0
 8000c4a:	9300      	str	r3, [sp, #0]
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	4a22      	ldr	r2, [pc, #136]	; (8000cd8 <main_show+0xa8>)
 8000c50:	2100      	movs	r1, #0
 8000c52:	2000      	movs	r0, #0
 8000c54:	f000 feec 	bl	8001a30 <oled_draw_ASCII>
	oled_draw_ASCII(120, 16, flow_num_char, SET, RIGHT);
 8000c58:	2301      	movs	r3, #1
 8000c5a:	9300      	str	r3, [sp, #0]
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	4a1d      	ldr	r2, [pc, #116]	; (8000cd4 <main_show+0xa4>)
 8000c60:	2110      	movs	r1, #16
 8000c62:	2078      	movs	r0, #120	; 0x78
 8000c64:	f000 fee4 	bl	8001a30 <oled_draw_ASCII>

	static char flow_limit_char[8];
	sprintf(flow_limit_char, "%d", flow_limit);
 8000c68:	4b1c      	ldr	r3, [pc, #112]	; (8000cdc <main_show+0xac>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4918      	ldr	r1, [pc, #96]	; (8000cd0 <main_show+0xa0>)
 8000c70:	481b      	ldr	r0, [pc, #108]	; (8000ce0 <main_show+0xb0>)
 8000c72:	f003 f9cb 	bl	800400c <siprintf>
	oled_draw_ASCII(0, 32, "MaxFlow:", SET, LEFT);
 8000c76:	2300      	movs	r3, #0
 8000c78:	9300      	str	r3, [sp, #0]
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	4a19      	ldr	r2, [pc, #100]	; (8000ce4 <main_show+0xb4>)
 8000c7e:	2120      	movs	r1, #32
 8000c80:	2000      	movs	r0, #0
 8000c82:	f000 fed5 	bl	8001a30 <oled_draw_ASCII>
	oled_draw_ASCII(120, 32, flow_limit_char, SET, RIGHT);
 8000c86:	2301      	movs	r3, #1
 8000c88:	9300      	str	r3, [sp, #0]
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	4a14      	ldr	r2, [pc, #80]	; (8000ce0 <main_show+0xb0>)
 8000c8e:	2120      	movs	r1, #32
 8000c90:	2078      	movs	r0, #120	; 0x78
 8000c92:	f000 fecd 	bl	8001a30 <oled_draw_ASCII>

	static char time_limit_char[8];
	sprintf(time_limit_char, "%d", time_limit);
 8000c96:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <main_show+0xb8>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	490c      	ldr	r1, [pc, #48]	; (8000cd0 <main_show+0xa0>)
 8000c9e:	4813      	ldr	r0, [pc, #76]	; (8000cec <main_show+0xbc>)
 8000ca0:	f003 f9b4 	bl	800400c <siprintf>
	oled_draw_ASCII(0, 48, "MaxTime:", SET, LEFT);
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	9300      	str	r3, [sp, #0]
 8000ca8:	2301      	movs	r3, #1
 8000caa:	4a11      	ldr	r2, [pc, #68]	; (8000cf0 <main_show+0xc0>)
 8000cac:	2130      	movs	r1, #48	; 0x30
 8000cae:	2000      	movs	r0, #0
 8000cb0:	f000 febe 	bl	8001a30 <oled_draw_ASCII>
	oled_draw_ASCII(120, 48, time_limit_char, SET, RIGHT);
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	9300      	str	r3, [sp, #0]
 8000cb8:	2301      	movs	r3, #1
 8000cba:	4a0c      	ldr	r2, [pc, #48]	; (8000cec <main_show+0xbc>)
 8000cbc:	2130      	movs	r1, #48	; 0x30
 8000cbe:	2078      	movs	r0, #120	; 0x78
 8000cc0:	f000 feb6 	bl	8001a30 <oled_draw_ASCII>
}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	200000f4 	.word	0x200000f4
 8000cd0:	08004a04 	.word	0x08004a04
 8000cd4:	20000100 	.word	0x20000100
 8000cd8:	08004a08 	.word	0x08004a08
 8000cdc:	20000000 	.word	0x20000000
 8000ce0:	20000108 	.word	0x20000108
 8000ce4:	08004a18 	.word	0x08004a18
 8000ce8:	20000004 	.word	0x20000004
 8000cec:	20000110 	.word	0x20000110
 8000cf0:	08004a24 	.word	0x08004a24

08000cf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cf8:	f001 f8e8 	bl	8001ecc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cfc:	f000 f810 	bl	8000d20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d00:	f7ff fdca 	bl	8000898 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000d04:	f7ff fe9c 	bl	8000a40 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000d08:	f001 f842 	bl	8001d90 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  main_init();
 8000d0c:	f7ff ff0e 	bl	8000b2c <main_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	check_menu();
 8000d10:	f000 fc02 	bl	8001518 <check_menu>
	check_detection();
 8000d14:	f7ff fd6c 	bl	80007f0 <check_detection>
	check_flow_num();
 8000d18:	f7ff fd7a 	bl	8000810 <check_flow_num>
	check_menu();
 8000d1c:	e7f8      	b.n	8000d10 <main+0x1c>
	...

08000d20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b094      	sub	sp, #80	; 0x50
 8000d24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d26:	f107 0320 	add.w	r3, r7, #32
 8000d2a:	2230      	movs	r2, #48	; 0x30
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f003 f98c 	bl	800404c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d34:	f107 030c 	add.w	r3, r7, #12
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	60da      	str	r2, [r3, #12]
 8000d42:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d44:	2300      	movs	r3, #0
 8000d46:	60bb      	str	r3, [r7, #8]
 8000d48:	4b28      	ldr	r3, [pc, #160]	; (8000dec <SystemClock_Config+0xcc>)
 8000d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4c:	4a27      	ldr	r2, [pc, #156]	; (8000dec <SystemClock_Config+0xcc>)
 8000d4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d52:	6413      	str	r3, [r2, #64]	; 0x40
 8000d54:	4b25      	ldr	r3, [pc, #148]	; (8000dec <SystemClock_Config+0xcc>)
 8000d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d60:	2300      	movs	r3, #0
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	4b22      	ldr	r3, [pc, #136]	; (8000df0 <SystemClock_Config+0xd0>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000d6c:	4a20      	ldr	r2, [pc, #128]	; (8000df0 <SystemClock_Config+0xd0>)
 8000d6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d72:	6013      	str	r3, [r2, #0]
 8000d74:	4b1e      	ldr	r3, [pc, #120]	; (8000df0 <SystemClock_Config+0xd0>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d80:	2301      	movs	r3, #1
 8000d82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d88:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d8e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000d92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000d94:	2319      	movs	r3, #25
 8000d96:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000d98:	23a8      	movs	r3, #168	; 0xa8
 8000d9a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000da0:	2304      	movs	r3, #4
 8000da2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000da4:	f107 0320 	add.w	r3, r7, #32
 8000da8:	4618      	mov	r0, r3
 8000daa:	f002 f86d 	bl	8002e88 <HAL_RCC_OscConfig>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000db4:	f000 f81e 	bl	8000df4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000db8:	230f      	movs	r3, #15
 8000dba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dce:	f107 030c 	add.w	r3, r7, #12
 8000dd2:	2102      	movs	r1, #2
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f002 facf 	bl	8003378 <HAL_RCC_ClockConfig>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000de0:	f000 f808 	bl	8000df4 <Error_Handler>
  }
}
 8000de4:	bf00      	nop
 8000de6:	3750      	adds	r7, #80	; 0x50
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	40023800 	.word	0x40023800
 8000df0:	40007000 	.word	0x40007000

08000df4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000df8:	b672      	cpsid	i
}
 8000dfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dfc:	e7fe      	b.n	8000dfc <Error_Handler+0x8>
	...

08000e00 <num_key_scan>:
extern uint8_t menu;
static uint8_t menu_current;//current menu selection

//scan number keyboard
static uint8_t num_key_scan(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NUM_KEY_O1_GPIO_Port, NUM_KEY_O1_Pin, GPIO_PIN_RESET);
 8000e04:	2200      	movs	r2, #0
 8000e06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e0a:	48ae      	ldr	r0, [pc, #696]	; (80010c4 <num_key_scan+0x2c4>)
 8000e0c:	f001 fba2 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(NUM_KEY_O2_GPIO_Port, NUM_KEY_O2_Pin, GPIO_PIN_SET);
 8000e10:	2201      	movs	r2, #1
 8000e12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e16:	48ab      	ldr	r0, [pc, #684]	; (80010c4 <num_key_scan+0x2c4>)
 8000e18:	f001 fb9c 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(NUM_KEY_O3_GPIO_Port, NUM_KEY_O3_Pin, GPIO_PIN_SET);
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e22:	48a8      	ldr	r0, [pc, #672]	; (80010c4 <num_key_scan+0x2c4>)
 8000e24:	f001 fb96 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_Delay(10);//eliminate the interference of parasitic capacitance of keyboard
 8000e28:	200a      	movs	r0, #10
 8000e2a:	f001 f8c1 	bl	8001fb0 <HAL_Delay>
	if (HAL_GPIO_ReadPin(NUM_KEY_I1_GPIO_Port, NUM_KEY_I1_Pin) == GPIO_PIN_RESET)
 8000e2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e32:	48a4      	ldr	r0, [pc, #656]	; (80010c4 <num_key_scan+0x2c4>)
 8000e34:	f001 fb76 	bl	8002524 <HAL_GPIO_ReadPin>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d10d      	bne.n	8000e5a <num_key_scan+0x5a>
	{
		HAL_Delay(10);//eliminate buffering of keyboard
 8000e3e:	200a      	movs	r0, #10
 8000e40:	f001 f8b6 	bl	8001fb0 <HAL_Delay>
		while(HAL_GPIO_ReadPin(NUM_KEY_I1_GPIO_Port, NUM_KEY_I1_Pin) == GPIO_PIN_RESET);
 8000e44:	bf00      	nop
 8000e46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e4a:	489e      	ldr	r0, [pc, #632]	; (80010c4 <num_key_scan+0x2c4>)
 8000e4c:	f001 fb6a 	bl	8002524 <HAL_GPIO_ReadPin>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d0f7      	beq.n	8000e46 <num_key_scan+0x46>
		return 14;//#
 8000e56:	230e      	movs	r3, #14
 8000e58:	e131      	b.n	80010be <num_key_scan+0x2be>
	}
	if (HAL_GPIO_ReadPin(NUM_KEY_I2_GPIO_Port, NUM_KEY_I2_Pin) == GPIO_PIN_RESET)
 8000e5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e5e:	4899      	ldr	r0, [pc, #612]	; (80010c4 <num_key_scan+0x2c4>)
 8000e60:	f001 fb60 	bl	8002524 <HAL_GPIO_ReadPin>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d10d      	bne.n	8000e86 <num_key_scan+0x86>
	{
		HAL_Delay(10);//eliminate buffering of keyboard
 8000e6a:	200a      	movs	r0, #10
 8000e6c:	f001 f8a0 	bl	8001fb0 <HAL_Delay>
		while(HAL_GPIO_ReadPin(NUM_KEY_I2_GPIO_Port, NUM_KEY_I2_Pin) == GPIO_PIN_RESET);
 8000e70:	bf00      	nop
 8000e72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e76:	4893      	ldr	r0, [pc, #588]	; (80010c4 <num_key_scan+0x2c4>)
 8000e78:	f001 fb54 	bl	8002524 <HAL_GPIO_ReadPin>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d0f7      	beq.n	8000e72 <num_key_scan+0x72>
		return 9;
 8000e82:	2309      	movs	r3, #9
 8000e84:	e11b      	b.n	80010be <num_key_scan+0x2be>
	}
	if (HAL_GPIO_ReadPin(NUM_KEY_I3_GPIO_Port, NUM_KEY_I3_Pin) == GPIO_PIN_RESET)
 8000e86:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e8a:	488f      	ldr	r0, [pc, #572]	; (80010c8 <num_key_scan+0x2c8>)
 8000e8c:	f001 fb4a 	bl	8002524 <HAL_GPIO_ReadPin>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d10d      	bne.n	8000eb2 <num_key_scan+0xb2>
	{
		HAL_Delay(10);//eliminate buffering of keyboard
 8000e96:	200a      	movs	r0, #10
 8000e98:	f001 f88a 	bl	8001fb0 <HAL_Delay>
		while(HAL_GPIO_ReadPin(NUM_KEY_I2_GPIO_Port, NUM_KEY_I2_Pin) == GPIO_PIN_RESET);
 8000e9c:	bf00      	nop
 8000e9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ea2:	4888      	ldr	r0, [pc, #544]	; (80010c4 <num_key_scan+0x2c4>)
 8000ea4:	f001 fb3e 	bl	8002524 <HAL_GPIO_ReadPin>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d0f7      	beq.n	8000e9e <num_key_scan+0x9e>
		return 6;
 8000eae:	2306      	movs	r3, #6
 8000eb0:	e105      	b.n	80010be <num_key_scan+0x2be>
	}
	if (HAL_GPIO_ReadPin(NUM_KEY_I4_GPIO_Port, NUM_KEY_I4_Pin) == GPIO_PIN_RESET)
 8000eb2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000eb6:	4884      	ldr	r0, [pc, #528]	; (80010c8 <num_key_scan+0x2c8>)
 8000eb8:	f001 fb34 	bl	8002524 <HAL_GPIO_ReadPin>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d10d      	bne.n	8000ede <num_key_scan+0xde>
	{
		HAL_Delay(10);//eliminate buffering of keyboard
 8000ec2:	200a      	movs	r0, #10
 8000ec4:	f001 f874 	bl	8001fb0 <HAL_Delay>
		while(HAL_GPIO_ReadPin(NUM_KEY_I2_GPIO_Port, NUM_KEY_I2_Pin) == GPIO_PIN_RESET);
 8000ec8:	bf00      	nop
 8000eca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ece:	487d      	ldr	r0, [pc, #500]	; (80010c4 <num_key_scan+0x2c4>)
 8000ed0:	f001 fb28 	bl	8002524 <HAL_GPIO_ReadPin>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d0f7      	beq.n	8000eca <num_key_scan+0xca>
		return 3;
 8000eda:	2303      	movs	r3, #3
 8000edc:	e0ef      	b.n	80010be <num_key_scan+0x2be>
	}

	HAL_GPIO_WritePin(NUM_KEY_O1_GPIO_Port, NUM_KEY_O1_Pin, GPIO_PIN_SET);
 8000ede:	2201      	movs	r2, #1
 8000ee0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ee4:	4877      	ldr	r0, [pc, #476]	; (80010c4 <num_key_scan+0x2c4>)
 8000ee6:	f001 fb35 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(NUM_KEY_O2_GPIO_Port, NUM_KEY_O2_Pin, GPIO_PIN_RESET);
 8000eea:	2200      	movs	r2, #0
 8000eec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ef0:	4874      	ldr	r0, [pc, #464]	; (80010c4 <num_key_scan+0x2c4>)
 8000ef2:	f001 fb2f 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(NUM_KEY_O3_GPIO_Port, NUM_KEY_O3_Pin, GPIO_PIN_SET);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000efc:	4871      	ldr	r0, [pc, #452]	; (80010c4 <num_key_scan+0x2c4>)
 8000efe:	f001 fb29 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_Delay(10);//eliminate the interference of parasitic capacitance of keyboard
 8000f02:	200a      	movs	r0, #10
 8000f04:	f001 f854 	bl	8001fb0 <HAL_Delay>
	if (HAL_GPIO_ReadPin(NUM_KEY_I1_GPIO_Port, NUM_KEY_I1_Pin) == GPIO_PIN_RESET)
 8000f08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f0c:	486d      	ldr	r0, [pc, #436]	; (80010c4 <num_key_scan+0x2c4>)
 8000f0e:	f001 fb09 	bl	8002524 <HAL_GPIO_ReadPin>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d10d      	bne.n	8000f34 <num_key_scan+0x134>
	{
		HAL_Delay(10);//eliminate buffering of keyboard
 8000f18:	200a      	movs	r0, #10
 8000f1a:	f001 f849 	bl	8001fb0 <HAL_Delay>
		while(HAL_GPIO_ReadPin(NUM_KEY_I1_GPIO_Port, NUM_KEY_I1_Pin) == GPIO_PIN_RESET);
 8000f1e:	bf00      	nop
 8000f20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f24:	4867      	ldr	r0, [pc, #412]	; (80010c4 <num_key_scan+0x2c4>)
 8000f26:	f001 fafd 	bl	8002524 <HAL_GPIO_ReadPin>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d0f7      	beq.n	8000f20 <num_key_scan+0x120>
		return 0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	e0c4      	b.n	80010be <num_key_scan+0x2be>
	}
	if (HAL_GPIO_ReadPin(NUM_KEY_I2_GPIO_Port, NUM_KEY_I2_Pin) == GPIO_PIN_RESET)
 8000f34:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f38:	4862      	ldr	r0, [pc, #392]	; (80010c4 <num_key_scan+0x2c4>)
 8000f3a:	f001 faf3 	bl	8002524 <HAL_GPIO_ReadPin>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d10d      	bne.n	8000f60 <num_key_scan+0x160>
	{
		HAL_Delay(10);//eliminate buffering of keyboard
 8000f44:	200a      	movs	r0, #10
 8000f46:	f001 f833 	bl	8001fb0 <HAL_Delay>
		while(HAL_GPIO_ReadPin(NUM_KEY_I2_GPIO_Port, NUM_KEY_I2_Pin) == GPIO_PIN_RESET);
 8000f4a:	bf00      	nop
 8000f4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f50:	485c      	ldr	r0, [pc, #368]	; (80010c4 <num_key_scan+0x2c4>)
 8000f52:	f001 fae7 	bl	8002524 <HAL_GPIO_ReadPin>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d0f7      	beq.n	8000f4c <num_key_scan+0x14c>
		return 8;
 8000f5c:	2308      	movs	r3, #8
 8000f5e:	e0ae      	b.n	80010be <num_key_scan+0x2be>
	}
	if (HAL_GPIO_ReadPin(NUM_KEY_I3_GPIO_Port, NUM_KEY_I3_Pin) == GPIO_PIN_RESET)
 8000f60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f64:	4858      	ldr	r0, [pc, #352]	; (80010c8 <num_key_scan+0x2c8>)
 8000f66:	f001 fadd 	bl	8002524 <HAL_GPIO_ReadPin>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d10d      	bne.n	8000f8c <num_key_scan+0x18c>
	{
		HAL_Delay(10);//eliminate buffering of keyboard
 8000f70:	200a      	movs	r0, #10
 8000f72:	f001 f81d 	bl	8001fb0 <HAL_Delay>
		while(HAL_GPIO_ReadPin(NUM_KEY_I2_GPIO_Port, NUM_KEY_I2_Pin) == GPIO_PIN_RESET);
 8000f76:	bf00      	nop
 8000f78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f7c:	4851      	ldr	r0, [pc, #324]	; (80010c4 <num_key_scan+0x2c4>)
 8000f7e:	f001 fad1 	bl	8002524 <HAL_GPIO_ReadPin>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d0f7      	beq.n	8000f78 <num_key_scan+0x178>
		return 5;
 8000f88:	2305      	movs	r3, #5
 8000f8a:	e098      	b.n	80010be <num_key_scan+0x2be>
	}
	if (HAL_GPIO_ReadPin(NUM_KEY_I4_GPIO_Port, NUM_KEY_I4_Pin) == GPIO_PIN_RESET)
 8000f8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f90:	484d      	ldr	r0, [pc, #308]	; (80010c8 <num_key_scan+0x2c8>)
 8000f92:	f001 fac7 	bl	8002524 <HAL_GPIO_ReadPin>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d10d      	bne.n	8000fb8 <num_key_scan+0x1b8>
	{
		HAL_Delay(10);//eliminate buffering of keyboard
 8000f9c:	200a      	movs	r0, #10
 8000f9e:	f001 f807 	bl	8001fb0 <HAL_Delay>
		while(HAL_GPIO_ReadPin(NUM_KEY_I2_GPIO_Port, NUM_KEY_I2_Pin) == GPIO_PIN_RESET);
 8000fa2:	bf00      	nop
 8000fa4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fa8:	4846      	ldr	r0, [pc, #280]	; (80010c4 <num_key_scan+0x2c4>)
 8000faa:	f001 fabb 	bl	8002524 <HAL_GPIO_ReadPin>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d0f7      	beq.n	8000fa4 <num_key_scan+0x1a4>
		return 2;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	e082      	b.n	80010be <num_key_scan+0x2be>
	}

	HAL_GPIO_WritePin(NUM_KEY_O1_GPIO_Port, NUM_KEY_O1_Pin, GPIO_PIN_SET);
 8000fb8:	2201      	movs	r2, #1
 8000fba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fbe:	4841      	ldr	r0, [pc, #260]	; (80010c4 <num_key_scan+0x2c4>)
 8000fc0:	f001 fac8 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(NUM_KEY_O2_GPIO_Port, NUM_KEY_O2_Pin, GPIO_PIN_SET);
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fca:	483e      	ldr	r0, [pc, #248]	; (80010c4 <num_key_scan+0x2c4>)
 8000fcc:	f001 fac2 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(NUM_KEY_O3_GPIO_Port, NUM_KEY_O3_Pin, GPIO_PIN_RESET);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fd6:	483b      	ldr	r0, [pc, #236]	; (80010c4 <num_key_scan+0x2c4>)
 8000fd8:	f001 fabc 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_Delay(10);//eliminate the interference of parasitic capacitance
 8000fdc:	200a      	movs	r0, #10
 8000fde:	f000 ffe7 	bl	8001fb0 <HAL_Delay>
	if (HAL_GPIO_ReadPin(NUM_KEY_I1_GPIO_Port, NUM_KEY_I1_Pin) == GPIO_PIN_RESET)
 8000fe2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fe6:	4837      	ldr	r0, [pc, #220]	; (80010c4 <num_key_scan+0x2c4>)
 8000fe8:	f001 fa9c 	bl	8002524 <HAL_GPIO_ReadPin>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d10d      	bne.n	800100e <num_key_scan+0x20e>
	{
		HAL_Delay(10);//eliminate buffering of keyboard
 8000ff2:	200a      	movs	r0, #10
 8000ff4:	f000 ffdc 	bl	8001fb0 <HAL_Delay>
		while(HAL_GPIO_ReadPin(NUM_KEY_I1_GPIO_Port, NUM_KEY_I1_Pin) == GPIO_PIN_RESET);
 8000ff8:	bf00      	nop
 8000ffa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ffe:	4831      	ldr	r0, [pc, #196]	; (80010c4 <num_key_scan+0x2c4>)
 8001000:	f001 fa90 	bl	8002524 <HAL_GPIO_ReadPin>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d0f7      	beq.n	8000ffa <num_key_scan+0x1fa>
		return 13;//*
 800100a:	230d      	movs	r3, #13
 800100c:	e057      	b.n	80010be <num_key_scan+0x2be>
	}
	if (HAL_GPIO_ReadPin(NUM_KEY_I2_GPIO_Port, NUM_KEY_I2_Pin) == GPIO_PIN_RESET)
 800100e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001012:	482c      	ldr	r0, [pc, #176]	; (80010c4 <num_key_scan+0x2c4>)
 8001014:	f001 fa86 	bl	8002524 <HAL_GPIO_ReadPin>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d10d      	bne.n	800103a <num_key_scan+0x23a>
	{
		HAL_Delay(10);//eliminate buffering of keyboard
 800101e:	200a      	movs	r0, #10
 8001020:	f000 ffc6 	bl	8001fb0 <HAL_Delay>
		while(HAL_GPIO_ReadPin(NUM_KEY_I2_GPIO_Port, NUM_KEY_I2_Pin) == GPIO_PIN_RESET);
 8001024:	bf00      	nop
 8001026:	f44f 7180 	mov.w	r1, #256	; 0x100
 800102a:	4826      	ldr	r0, [pc, #152]	; (80010c4 <num_key_scan+0x2c4>)
 800102c:	f001 fa7a 	bl	8002524 <HAL_GPIO_ReadPin>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d0f7      	beq.n	8001026 <num_key_scan+0x226>
		return 7;
 8001036:	2307      	movs	r3, #7
 8001038:	e041      	b.n	80010be <num_key_scan+0x2be>
	}
	if (HAL_GPIO_ReadPin(NUM_KEY_I3_GPIO_Port, NUM_KEY_I3_Pin) == GPIO_PIN_RESET)
 800103a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800103e:	4822      	ldr	r0, [pc, #136]	; (80010c8 <num_key_scan+0x2c8>)
 8001040:	f001 fa70 	bl	8002524 <HAL_GPIO_ReadPin>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d10d      	bne.n	8001066 <num_key_scan+0x266>
	{
		HAL_Delay(10);//eliminate buffering of keyboard
 800104a:	200a      	movs	r0, #10
 800104c:	f000 ffb0 	bl	8001fb0 <HAL_Delay>
		while(HAL_GPIO_ReadPin(NUM_KEY_I2_GPIO_Port, NUM_KEY_I2_Pin) == GPIO_PIN_RESET);
 8001050:	bf00      	nop
 8001052:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001056:	481b      	ldr	r0, [pc, #108]	; (80010c4 <num_key_scan+0x2c4>)
 8001058:	f001 fa64 	bl	8002524 <HAL_GPIO_ReadPin>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d0f7      	beq.n	8001052 <num_key_scan+0x252>
		return 4;
 8001062:	2304      	movs	r3, #4
 8001064:	e02b      	b.n	80010be <num_key_scan+0x2be>
	}
	if (HAL_GPIO_ReadPin(NUM_KEY_I4_GPIO_Port, NUM_KEY_I4_Pin) == GPIO_PIN_RESET)
 8001066:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800106a:	4817      	ldr	r0, [pc, #92]	; (80010c8 <num_key_scan+0x2c8>)
 800106c:	f001 fa5a 	bl	8002524 <HAL_GPIO_ReadPin>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d10d      	bne.n	8001092 <num_key_scan+0x292>
	{
		HAL_Delay(10);//eliminate buffering of keyboard
 8001076:	200a      	movs	r0, #10
 8001078:	f000 ff9a 	bl	8001fb0 <HAL_Delay>
		while(HAL_GPIO_ReadPin(NUM_KEY_I2_GPIO_Port, NUM_KEY_I2_Pin) == GPIO_PIN_RESET);
 800107c:	bf00      	nop
 800107e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001082:	4810      	ldr	r0, [pc, #64]	; (80010c4 <num_key_scan+0x2c4>)
 8001084:	f001 fa4e 	bl	8002524 <HAL_GPIO_ReadPin>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d0f7      	beq.n	800107e <num_key_scan+0x27e>
		return 1;
 800108e:	2301      	movs	r3, #1
 8001090:	e015      	b.n	80010be <num_key_scan+0x2be>
	}

	HAL_GPIO_WritePin(NUM_KEY_O1_GPIO_Port, NUM_KEY_O1_Pin, GPIO_PIN_SET);
 8001092:	2201      	movs	r2, #1
 8001094:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001098:	480a      	ldr	r0, [pc, #40]	; (80010c4 <num_key_scan+0x2c4>)
 800109a:	f001 fa5b 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(NUM_KEY_O2_GPIO_Port, NUM_KEY_O2_Pin, GPIO_PIN_SET);
 800109e:	2201      	movs	r2, #1
 80010a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010a4:	4807      	ldr	r0, [pc, #28]	; (80010c4 <num_key_scan+0x2c4>)
 80010a6:	f001 fa55 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(NUM_KEY_O3_GPIO_Port, NUM_KEY_O3_Pin, GPIO_PIN_SET);
 80010aa:	2201      	movs	r2, #1
 80010ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010b0:	4804      	ldr	r0, [pc, #16]	; (80010c4 <num_key_scan+0x2c4>)
 80010b2:	f001 fa4f 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_Delay(10);//eliminate the interference of parasitic capacitance of keyboard
 80010b6:	200a      	movs	r0, #10
 80010b8:	f000 ff7a 	bl	8001fb0 <HAL_Delay>

	return 15;
 80010bc:	230f      	movs	r3, #15
}
 80010be:	4618      	mov	r0, r3
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40020000 	.word	0x40020000
 80010c8:	40020400 	.word	0x40020400

080010cc <num_key>:

//get number keyboard input
static int num_key(int num_current)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08c      	sub	sp, #48	; 0x30
 80010d0:	af02      	add	r7, sp, #8
 80010d2:	6078      	str	r0, [r7, #4]
	uint8_t num_mode = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t num_key = 15;
 80010da:	230f      	movs	r3, #15
 80010dc:	77fb      	strb	r3, [r7, #31]
	int num_input = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	623b      	str	r3, [r7, #32]

	if (num_current > 99999999)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a8b      	ldr	r2, [pc, #556]	; (8001314 <num_key+0x248>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	dd01      	ble.n	80010ee <num_key+0x22>
		num_current = 99999999;
 80010ea:	4b8a      	ldr	r3, [pc, #552]	; (8001314 <num_key+0x248>)
 80010ec:	607b      	str	r3, [r7, #4]

	oled_area_clear(0, 16, 128, 48);
 80010ee:	2330      	movs	r3, #48	; 0x30
 80010f0:	2280      	movs	r2, #128	; 0x80
 80010f2:	2110      	movs	r1, #16
 80010f4:	2000      	movs	r0, #0
 80010f6:	f000 fc1d 	bl	8001934 <oled_area_clear>

	char num_current_char[8];
	sprintf(num_current_char, "%d", num_current);
 80010fa:	f107 0314 	add.w	r3, r7, #20
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	4985      	ldr	r1, [pc, #532]	; (8001318 <num_key+0x24c>)
 8001102:	4618      	mov	r0, r3
 8001104:	f002 ff82 	bl	800400c <siprintf>
	oled_draw_ASCII(0, 16, "Current Value:", SET, LEFT);
 8001108:	2300      	movs	r3, #0
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	2301      	movs	r3, #1
 800110e:	4a83      	ldr	r2, [pc, #524]	; (800131c <num_key+0x250>)
 8001110:	2110      	movs	r1, #16
 8001112:	2000      	movs	r0, #0
 8001114:	f000 fc8c 	bl	8001a30 <oled_draw_ASCII>
	oled_draw_ASCII(120, 32, num_current_char, SET, RIGHT);
 8001118:	f107 0214 	add.w	r2, r7, #20
 800111c:	2301      	movs	r3, #1
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	2301      	movs	r3, #1
 8001122:	2120      	movs	r1, #32
 8001124:	2078      	movs	r0, #120	; 0x78
 8001126:	f000 fc83 	bl	8001a30 <oled_draw_ASCII>
	oled_draw_ASCII(0, 48, "Reset", SET, LEFT);
 800112a:	2300      	movs	r3, #0
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	2301      	movs	r3, #1
 8001130:	4a7b      	ldr	r2, [pc, #492]	; (8001320 <num_key+0x254>)
 8001132:	2130      	movs	r1, #48	; 0x30
 8001134:	2000      	movs	r0, #0
 8001136:	f000 fc7b 	bl	8001a30 <oled_draw_ASCII>
	oled_draw_ASCII(120, 48, "0", SET, RIGHT);
 800113a:	2301      	movs	r3, #1
 800113c:	9300      	str	r3, [sp, #0]
 800113e:	2301      	movs	r3, #1
 8001140:	4a78      	ldr	r2, [pc, #480]	; (8001324 <num_key+0x258>)
 8001142:	2130      	movs	r1, #48	; 0x30
 8001144:	2078      	movs	r0, #120	; 0x78
 8001146:	f000 fc73 	bl	8001a30 <oled_draw_ASCII>

	while (HAL_GPIO_ReadPin(ENTER_KEY_GPIO_Port, ENTER_KEY_Pin) == GPIO_PIN_SET){
 800114a:	e0b6      	b.n	80012ba <num_key+0x1ee>
		//check whether change the menu
		if (menu != menu_current)
 800114c:	4b76      	ldr	r3, [pc, #472]	; (8001328 <num_key+0x25c>)
 800114e:	781a      	ldrb	r2, [r3, #0]
 8001150:	4b76      	ldr	r3, [pc, #472]	; (800132c <num_key+0x260>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	429a      	cmp	r2, r3
 8001156:	d001      	beq.n	800115c <num_key+0x90>
			return num_current;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	e0d6      	b.n	800130a <num_key+0x23e>

		num_key = num_key_scan();
 800115c:	f7ff fe50 	bl	8000e00 <num_key_scan>
 8001160:	4603      	mov	r3, r0
 8001162:	77fb      	strb	r3, [r7, #31]
		if (num_key == 14)//#
 8001164:	7ffb      	ldrb	r3, [r7, #31]
 8001166:	2b0e      	cmp	r3, #14
 8001168:	d10f      	bne.n	800118a <num_key+0xbe>
		{
			num_input = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	623b      	str	r3, [r7, #32]

			oled_area_clear(40, 48, 88, 16);
 800116e:	2310      	movs	r3, #16
 8001170:	2258      	movs	r2, #88	; 0x58
 8001172:	2130      	movs	r1, #48	; 0x30
 8001174:	2028      	movs	r0, #40	; 0x28
 8001176:	f000 fbdd 	bl	8001934 <oled_area_clear>
			oled_draw_ASCII(120, 48, "0", SET, RIGHT);
 800117a:	2301      	movs	r3, #1
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2301      	movs	r3, #1
 8001180:	4a68      	ldr	r2, [pc, #416]	; (8001324 <num_key+0x258>)
 8001182:	2130      	movs	r1, #48	; 0x30
 8001184:	2078      	movs	r0, #120	; 0x78
 8001186:	f000 fc53 	bl	8001a30 <oled_draw_ASCII>
		}
		if (num_key == 13)//*
 800118a:	7ffb      	ldrb	r3, [r7, #31]
 800118c:	2b0d      	cmp	r3, #13
 800118e:	d15a      	bne.n	8001246 <num_key+0x17a>
		{
			if (num_mode == 0)
 8001190:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001194:	2b00      	cmp	r3, #0
 8001196:	d11b      	bne.n	80011d0 <num_key+0x104>
			{
				num_input = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	623b      	str	r3, [r7, #32]
				num_mode = 1;
 800119c:	2301      	movs	r3, #1
 800119e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

				oled_area_clear(0, 48, 128, 16);
 80011a2:	2310      	movs	r3, #16
 80011a4:	2280      	movs	r2, #128	; 0x80
 80011a6:	2130      	movs	r1, #48	; 0x30
 80011a8:	2000      	movs	r0, #0
 80011aa:	f000 fbc3 	bl	8001934 <oled_area_clear>
				oled_draw_ASCII(0, 48, "+", SET, LEFT);
 80011ae:	2300      	movs	r3, #0
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	2301      	movs	r3, #1
 80011b4:	4a5e      	ldr	r2, [pc, #376]	; (8001330 <num_key+0x264>)
 80011b6:	2130      	movs	r1, #48	; 0x30
 80011b8:	2000      	movs	r0, #0
 80011ba:	f000 fc39 	bl	8001a30 <oled_draw_ASCII>
				oled_draw_ASCII(120, 48, "0", SET, RIGHT);
 80011be:	2301      	movs	r3, #1
 80011c0:	9300      	str	r3, [sp, #0]
 80011c2:	2301      	movs	r3, #1
 80011c4:	4a57      	ldr	r2, [pc, #348]	; (8001324 <num_key+0x258>)
 80011c6:	2130      	movs	r1, #48	; 0x30
 80011c8:	2078      	movs	r0, #120	; 0x78
 80011ca:	f000 fc31 	bl	8001a30 <oled_draw_ASCII>
 80011ce:	e03a      	b.n	8001246 <num_key+0x17a>
			}
			else if (num_mode == 1)
 80011d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d11b      	bne.n	8001210 <num_key+0x144>
			{
				num_input = 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	623b      	str	r3, [r7, #32]
				num_mode = 2;
 80011dc:	2302      	movs	r3, #2
 80011de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

				oled_area_clear(0, 48, 128, 16);
 80011e2:	2310      	movs	r3, #16
 80011e4:	2280      	movs	r2, #128	; 0x80
 80011e6:	2130      	movs	r1, #48	; 0x30
 80011e8:	2000      	movs	r0, #0
 80011ea:	f000 fba3 	bl	8001934 <oled_area_clear>
				oled_draw_ASCII(0, 48, "-", SET, LEFT);
 80011ee:	2300      	movs	r3, #0
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	2301      	movs	r3, #1
 80011f4:	4a4f      	ldr	r2, [pc, #316]	; (8001334 <num_key+0x268>)
 80011f6:	2130      	movs	r1, #48	; 0x30
 80011f8:	2000      	movs	r0, #0
 80011fa:	f000 fc19 	bl	8001a30 <oled_draw_ASCII>
				oled_draw_ASCII(120, 48, "0", SET, RIGHT);
 80011fe:	2301      	movs	r3, #1
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	2301      	movs	r3, #1
 8001204:	4a47      	ldr	r2, [pc, #284]	; (8001324 <num_key+0x258>)
 8001206:	2130      	movs	r1, #48	; 0x30
 8001208:	2078      	movs	r0, #120	; 0x78
 800120a:	f000 fc11 	bl	8001a30 <oled_draw_ASCII>
 800120e:	e01a      	b.n	8001246 <num_key+0x17a>
			}
			else
			{
				num_input = 0;
 8001210:	2300      	movs	r3, #0
 8001212:	623b      	str	r3, [r7, #32]
				num_mode = 0;
 8001214:	2300      	movs	r3, #0
 8001216:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

				oled_area_clear(0, 48, 128, 16);
 800121a:	2310      	movs	r3, #16
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	2130      	movs	r1, #48	; 0x30
 8001220:	2000      	movs	r0, #0
 8001222:	f000 fb87 	bl	8001934 <oled_area_clear>
				oled_draw_ASCII(0, 48, "Reset", SET, LEFT);
 8001226:	2300      	movs	r3, #0
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	2301      	movs	r3, #1
 800122c:	4a3c      	ldr	r2, [pc, #240]	; (8001320 <num_key+0x254>)
 800122e:	2130      	movs	r1, #48	; 0x30
 8001230:	2000      	movs	r0, #0
 8001232:	f000 fbfd 	bl	8001a30 <oled_draw_ASCII>
				oled_draw_ASCII(120, 48, "0", SET, RIGHT);
 8001236:	2301      	movs	r3, #1
 8001238:	9300      	str	r3, [sp, #0]
 800123a:	2301      	movs	r3, #1
 800123c:	4a39      	ldr	r2, [pc, #228]	; (8001324 <num_key+0x258>)
 800123e:	2130      	movs	r1, #48	; 0x30
 8001240:	2078      	movs	r0, #120	; 0x78
 8001242:	f000 fbf5 	bl	8001a30 <oled_draw_ASCII>
			}
		}
		if (num_key < 10)
 8001246:	7ffb      	ldrb	r3, [r7, #31]
 8001248:	2b09      	cmp	r3, #9
 800124a:	d833      	bhi.n	80012b4 <num_key+0x1e8>
		{
			num_input = 10*num_input + num_key;
 800124c:	6a3a      	ldr	r2, [r7, #32]
 800124e:	4613      	mov	r3, r2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	4413      	add	r3, r2
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	461a      	mov	r2, r3
 8001258:	7ffb      	ldrb	r3, [r7, #31]
 800125a:	4413      	add	r3, r2
 800125c:	623b      	str	r3, [r7, #32]

			if (num_input >= 99999999)
 800125e:	6a3b      	ldr	r3, [r7, #32]
 8001260:	4a35      	ldr	r2, [pc, #212]	; (8001338 <num_key+0x26c>)
 8001262:	4293      	cmp	r3, r2
 8001264:	dd10      	ble.n	8001288 <num_key+0x1bc>
			{
				num_input = 99999999;
 8001266:	4b2b      	ldr	r3, [pc, #172]	; (8001314 <num_key+0x248>)
 8001268:	623b      	str	r3, [r7, #32]

				oled_draw_ASCII(40, 48, "Max", SET, LEFT);
 800126a:	2300      	movs	r3, #0
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2301      	movs	r3, #1
 8001270:	4a32      	ldr	r2, [pc, #200]	; (800133c <num_key+0x270>)
 8001272:	2130      	movs	r1, #48	; 0x30
 8001274:	2028      	movs	r0, #40	; 0x28
 8001276:	f000 fbdb 	bl	8001a30 <oled_draw_ASCII>
				oled_area_clear(64, 48, 64, 16);
 800127a:	2310      	movs	r3, #16
 800127c:	2240      	movs	r2, #64	; 0x40
 800127e:	2130      	movs	r1, #48	; 0x30
 8001280:	2040      	movs	r0, #64	; 0x40
 8001282:	f000 fb57 	bl	8001934 <oled_area_clear>
 8001286:	e005      	b.n	8001294 <num_key+0x1c8>
			}
			else
				oled_area_clear(40, 48, 88, 16);
 8001288:	2310      	movs	r3, #16
 800128a:	2258      	movs	r2, #88	; 0x58
 800128c:	2130      	movs	r1, #48	; 0x30
 800128e:	2028      	movs	r0, #40	; 0x28
 8001290:	f000 fb50 	bl	8001934 <oled_area_clear>

			char num_input_char[8];
			sprintf(num_input_char, "%d", num_input);
 8001294:	f107 030c 	add.w	r3, r7, #12
 8001298:	6a3a      	ldr	r2, [r7, #32]
 800129a:	491f      	ldr	r1, [pc, #124]	; (8001318 <num_key+0x24c>)
 800129c:	4618      	mov	r0, r3
 800129e:	f002 feb5 	bl	800400c <siprintf>
			oled_draw_ASCII(120, 48, num_input_char, SET, RIGHT);
 80012a2:	f107 020c 	add.w	r2, r7, #12
 80012a6:	2301      	movs	r3, #1
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	2301      	movs	r3, #1
 80012ac:	2130      	movs	r1, #48	; 0x30
 80012ae:	2078      	movs	r0, #120	; 0x78
 80012b0:	f000 fbbe 	bl	8001a30 <oled_draw_ASCII>
		}
		HAL_Delay(100);
 80012b4:	2064      	movs	r0, #100	; 0x64
 80012b6:	f000 fe7b 	bl	8001fb0 <HAL_Delay>
	while (HAL_GPIO_ReadPin(ENTER_KEY_GPIO_Port, ENTER_KEY_Pin) == GPIO_PIN_SET){
 80012ba:	2108      	movs	r1, #8
 80012bc:	4820      	ldr	r0, [pc, #128]	; (8001340 <num_key+0x274>)
 80012be:	f001 f931 	bl	8002524 <HAL_GPIO_ReadPin>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	f43f af41 	beq.w	800114c <num_key+0x80>
	}

	if (num_mode == 1)
 80012ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d10b      	bne.n	80012ea <num_key+0x21e>
	{
		if (num_current+num_input > 99999999)
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	6a3b      	ldr	r3, [r7, #32]
 80012d6:	4413      	add	r3, r2
 80012d8:	4a0e      	ldr	r2, [pc, #56]	; (8001314 <num_key+0x248>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	dd01      	ble.n	80012e2 <num_key+0x216>
			return 99999999;
 80012de:	4b0d      	ldr	r3, [pc, #52]	; (8001314 <num_key+0x248>)
 80012e0:	e013      	b.n	800130a <num_key+0x23e>
		else
			return num_current+num_input;
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	6a3b      	ldr	r3, [r7, #32]
 80012e6:	4413      	add	r3, r2
 80012e8:	e00f      	b.n	800130a <num_key+0x23e>
	}
	else if (num_mode == 2)
 80012ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d10a      	bne.n	8001308 <num_key+0x23c>
	{
		if (num_current-num_input < 0)
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	6a3b      	ldr	r3, [r7, #32]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	da01      	bge.n	8001300 <num_key+0x234>
			return 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	e004      	b.n	800130a <num_key+0x23e>
		else
			return num_current-num_input;
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	6a3b      	ldr	r3, [r7, #32]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	e000      	b.n	800130a <num_key+0x23e>
	}
	else
		return num_input;
 8001308:	6a3b      	ldr	r3, [r7, #32]
}
 800130a:	4618      	mov	r0, r3
 800130c:	3728      	adds	r7, #40	; 0x28
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	05f5e0ff 	.word	0x05f5e0ff
 8001318:	08004a30 	.word	0x08004a30
 800131c:	08004a34 	.word	0x08004a34
 8001320:	08004a44 	.word	0x08004a44
 8001324:	08004a4c 	.word	0x08004a4c
 8001328:	200000fc 	.word	0x200000fc
 800132c:	20000118 	.word	0x20000118
 8001330:	08004a50 	.word	0x08004a50
 8001334:	08004a54 	.word	0x08004a54
 8001338:	05f5e0fe 	.word	0x05f5e0fe
 800133c:	08004a58 	.word	0x08004a58
 8001340:	40020400 	.word	0x40020400

08001344 <set_flow_num>:

//set current flow number
static void set_flow_num(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af02      	add	r7, sp, #8
	menu_current = menu;
 800134a:	4b20      	ldr	r3, [pc, #128]	; (80013cc <set_flow_num+0x88>)
 800134c:	781a      	ldrb	r2, [r3, #0]
 800134e:	4b20      	ldr	r3, [pc, #128]	; (80013d0 <set_flow_num+0x8c>)
 8001350:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8001352:	2201      	movs	r2, #1
 8001354:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001358:	481e      	ldr	r0, [pc, #120]	; (80013d4 <set_flow_num+0x90>)
 800135a:	f001 f8fb 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 800135e:	2201      	movs	r2, #1
 8001360:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001364:	481b      	ldr	r0, [pc, #108]	; (80013d4 <set_flow_num+0x90>)
 8001366:	f001 f8f5 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ALARM_GPIO_Port, ALARM_Pin, GPIO_PIN_SET);
 800136a:	2201      	movs	r2, #1
 800136c:	2104      	movs	r1, #4
 800136e:	4819      	ldr	r0, [pc, #100]	; (80013d4 <set_flow_num+0x90>)
 8001370:	f001 f8f0 	bl	8002554 <HAL_GPIO_WritePin>
	oled_clear();
 8001374:	f000 fb50 	bl	8001a18 <oled_clear>
	oled_draw_ASCII(0, 0, "Set Flow Number", SET, LEFT);
 8001378:	2300      	movs	r3, #0
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	2301      	movs	r3, #1
 800137e:	4a16      	ldr	r2, [pc, #88]	; (80013d8 <set_flow_num+0x94>)
 8001380:	2100      	movs	r1, #0
 8001382:	2000      	movs	r0, #0
 8001384:	f000 fb54 	bl	8001a30 <oled_draw_ASCII>
	flow_num = num_key(flow_num);
 8001388:	4b14      	ldr	r3, [pc, #80]	; (80013dc <set_flow_num+0x98>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff fe9d 	bl	80010cc <num_key>
 8001392:	4603      	mov	r3, r0
 8001394:	4a11      	ldr	r2, [pc, #68]	; (80013dc <set_flow_num+0x98>)
 8001396:	6013      	str	r3, [r2, #0]
	oled_clear();
 8001398:	f000 fb3e 	bl	8001a18 <oled_clear>
	if (menu_current == menu)
 800139c:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <set_flow_num+0x8c>)
 800139e:	781a      	ldrb	r2, [r3, #0]
 80013a0:	4b0a      	ldr	r3, [pc, #40]	; (80013cc <set_flow_num+0x88>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d10b      	bne.n	80013c0 <set_flow_num+0x7c>
	{
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80013a8:	2200      	movs	r2, #0
 80013aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013ae:	4809      	ldr	r0, [pc, #36]	; (80013d4 <set_flow_num+0x90>)
 80013b0:	f001 f8d0 	bl	8002554 <HAL_GPIO_WritePin>
		menu = 0;
 80013b4:	4b05      	ldr	r3, [pc, #20]	; (80013cc <set_flow_num+0x88>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	701a      	strb	r2, [r3, #0]
		main_show();
 80013ba:	f7ff fc39 	bl	8000c30 <main_show>
	}
	else
		check_menu();
}
 80013be:	e001      	b.n	80013c4 <set_flow_num+0x80>
		check_menu();
 80013c0:	f000 f8aa 	bl	8001518 <check_menu>
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200000fc 	.word	0x200000fc
 80013d0:	20000118 	.word	0x20000118
 80013d4:	40020400 	.word	0x40020400
 80013d8:	08004a5c 	.word	0x08004a5c
 80013dc:	200000f4 	.word	0x200000f4

080013e0 <set_flow_limit>:

//set flow number limit
static void set_flow_limit(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af02      	add	r7, sp, #8
	menu_current = menu;
 80013e6:	4b20      	ldr	r3, [pc, #128]	; (8001468 <set_flow_limit+0x88>)
 80013e8:	781a      	ldrb	r2, [r3, #0]
 80013ea:	4b20      	ldr	r3, [pc, #128]	; (800146c <set_flow_limit+0x8c>)
 80013ec:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 80013ee:	2201      	movs	r2, #1
 80013f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013f4:	481e      	ldr	r0, [pc, #120]	; (8001470 <set_flow_limit+0x90>)
 80013f6:	f001 f8ad 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80013fa:	2201      	movs	r2, #1
 80013fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001400:	481b      	ldr	r0, [pc, #108]	; (8001470 <set_flow_limit+0x90>)
 8001402:	f001 f8a7 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ALARM_GPIO_Port, ALARM_Pin, GPIO_PIN_SET);
 8001406:	2201      	movs	r2, #1
 8001408:	2104      	movs	r1, #4
 800140a:	4819      	ldr	r0, [pc, #100]	; (8001470 <set_flow_limit+0x90>)
 800140c:	f001 f8a2 	bl	8002554 <HAL_GPIO_WritePin>
	oled_clear();
 8001410:	f000 fb02 	bl	8001a18 <oled_clear>
	oled_draw_ASCII(0, 0, "Set Flow Limit", SET, LEFT);
 8001414:	2300      	movs	r3, #0
 8001416:	9300      	str	r3, [sp, #0]
 8001418:	2301      	movs	r3, #1
 800141a:	4a16      	ldr	r2, [pc, #88]	; (8001474 <set_flow_limit+0x94>)
 800141c:	2100      	movs	r1, #0
 800141e:	2000      	movs	r0, #0
 8001420:	f000 fb06 	bl	8001a30 <oled_draw_ASCII>
	flow_limit = num_key(flow_limit);
 8001424:	4b14      	ldr	r3, [pc, #80]	; (8001478 <set_flow_limit+0x98>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff fe4f 	bl	80010cc <num_key>
 800142e:	4603      	mov	r3, r0
 8001430:	4a11      	ldr	r2, [pc, #68]	; (8001478 <set_flow_limit+0x98>)
 8001432:	6013      	str	r3, [r2, #0]
	oled_clear();
 8001434:	f000 faf0 	bl	8001a18 <oled_clear>
	if (menu_current == menu)
 8001438:	4b0c      	ldr	r3, [pc, #48]	; (800146c <set_flow_limit+0x8c>)
 800143a:	781a      	ldrb	r2, [r3, #0]
 800143c:	4b0a      	ldr	r3, [pc, #40]	; (8001468 <set_flow_limit+0x88>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	429a      	cmp	r2, r3
 8001442:	d10b      	bne.n	800145c <set_flow_limit+0x7c>
	{
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8001444:	2200      	movs	r2, #0
 8001446:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800144a:	4809      	ldr	r0, [pc, #36]	; (8001470 <set_flow_limit+0x90>)
 800144c:	f001 f882 	bl	8002554 <HAL_GPIO_WritePin>
		menu = 0;
 8001450:	4b05      	ldr	r3, [pc, #20]	; (8001468 <set_flow_limit+0x88>)
 8001452:	2200      	movs	r2, #0
 8001454:	701a      	strb	r2, [r3, #0]
		main_show();
 8001456:	f7ff fbeb 	bl	8000c30 <main_show>
	}
	else
		check_menu();
}
 800145a:	e001      	b.n	8001460 <set_flow_limit+0x80>
		check_menu();
 800145c:	f000 f85c 	bl	8001518 <check_menu>
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	200000fc 	.word	0x200000fc
 800146c:	20000118 	.word	0x20000118
 8001470:	40020400 	.word	0x40020400
 8001474:	08004a6c 	.word	0x08004a6c
 8001478:	20000000 	.word	0x20000000

0800147c <set_time_limit>:

//set stay time limit
static void set_time_limit(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af02      	add	r7, sp, #8
	menu_current = menu;
 8001482:	4b20      	ldr	r3, [pc, #128]	; (8001504 <set_time_limit+0x88>)
 8001484:	781a      	ldrb	r2, [r3, #0]
 8001486:	4b20      	ldr	r3, [pc, #128]	; (8001508 <set_time_limit+0x8c>)
 8001488:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 800148a:	2201      	movs	r2, #1
 800148c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001490:	481e      	ldr	r0, [pc, #120]	; (800150c <set_time_limit+0x90>)
 8001492:	f001 f85f 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8001496:	2201      	movs	r2, #1
 8001498:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800149c:	481b      	ldr	r0, [pc, #108]	; (800150c <set_time_limit+0x90>)
 800149e:	f001 f859 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ALARM_GPIO_Port, ALARM_Pin, GPIO_PIN_SET);
 80014a2:	2201      	movs	r2, #1
 80014a4:	2104      	movs	r1, #4
 80014a6:	4819      	ldr	r0, [pc, #100]	; (800150c <set_time_limit+0x90>)
 80014a8:	f001 f854 	bl	8002554 <HAL_GPIO_WritePin>
	oled_clear();
 80014ac:	f000 fab4 	bl	8001a18 <oled_clear>
	oled_draw_ASCII(0, 0, "Set Time Limit", SET, LEFT);
 80014b0:	2300      	movs	r3, #0
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	2301      	movs	r3, #1
 80014b6:	4a16      	ldr	r2, [pc, #88]	; (8001510 <set_time_limit+0x94>)
 80014b8:	2100      	movs	r1, #0
 80014ba:	2000      	movs	r0, #0
 80014bc:	f000 fab8 	bl	8001a30 <oled_draw_ASCII>
	time_limit = num_key(time_limit);
 80014c0:	4b14      	ldr	r3, [pc, #80]	; (8001514 <set_time_limit+0x98>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fe01 	bl	80010cc <num_key>
 80014ca:	4603      	mov	r3, r0
 80014cc:	4a11      	ldr	r2, [pc, #68]	; (8001514 <set_time_limit+0x98>)
 80014ce:	6013      	str	r3, [r2, #0]
	oled_clear();
 80014d0:	f000 faa2 	bl	8001a18 <oled_clear>
	if (menu_current == menu)
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <set_time_limit+0x8c>)
 80014d6:	781a      	ldrb	r2, [r3, #0]
 80014d8:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <set_time_limit+0x88>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d10b      	bne.n	80014f8 <set_time_limit+0x7c>
	{
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80014e0:	2200      	movs	r2, #0
 80014e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014e6:	4809      	ldr	r0, [pc, #36]	; (800150c <set_time_limit+0x90>)
 80014e8:	f001 f834 	bl	8002554 <HAL_GPIO_WritePin>
		menu = 0;
 80014ec:	4b05      	ldr	r3, [pc, #20]	; (8001504 <set_time_limit+0x88>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
		main_show();
 80014f2:	f7ff fb9d 	bl	8000c30 <main_show>
	}
	else
		check_menu();
}
 80014f6:	e001      	b.n	80014fc <set_time_limit+0x80>
		check_menu();
 80014f8:	f000 f80e 	bl	8001518 <check_menu>
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	200000fc 	.word	0x200000fc
 8001508:	20000118 	.word	0x20000118
 800150c:	40020400 	.word	0x40020400
 8001510:	08004a7c 	.word	0x08004a7c
 8001514:	20000004 	.word	0x20000004

08001518 <check_menu>:

//check whether select menu
void check_menu(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
	if (menu == 1)
 800151c:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <check_menu+0x30>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d102      	bne.n	800152a <check_menu+0x12>
		set_flow_num();
 8001524:	f7ff ff0e 	bl	8001344 <set_flow_num>
	else if (menu == 2)
		set_flow_limit();
	else if (menu == 3)
		set_time_limit();
}
 8001528:	e00c      	b.n	8001544 <check_menu+0x2c>
	else if (menu == 2)
 800152a:	4b07      	ldr	r3, [pc, #28]	; (8001548 <check_menu+0x30>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	2b02      	cmp	r3, #2
 8001530:	d102      	bne.n	8001538 <check_menu+0x20>
		set_flow_limit();
 8001532:	f7ff ff55 	bl	80013e0 <set_flow_limit>
}
 8001536:	e005      	b.n	8001544 <check_menu+0x2c>
	else if (menu == 3)
 8001538:	4b03      	ldr	r3, [pc, #12]	; (8001548 <check_menu+0x30>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b03      	cmp	r3, #3
 800153e:	d101      	bne.n	8001544 <check_menu+0x2c>
		set_time_limit();
 8001540:	f7ff ff9c 	bl	800147c <set_time_limit>
}
 8001544:	bf00      	nop
 8001546:	bd80      	pop	{r7, pc}
 8001548:	200000fc 	.word	0x200000fc

0800154c <send_cmd>:
const uint16_t display_height = 64;
static uint8_t OLED_RAM[64/8][128];

//send command
static void send_cmd(uint8_t cmd)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af04      	add	r7, sp, #16
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, 0x78, 0x00, I2C_MEMADD_SIZE_8BIT, &cmd, 1, 0x100);
 8001556:	f44f 7380 	mov.w	r3, #256	; 0x100
 800155a:	9302      	str	r3, [sp, #8]
 800155c:	2301      	movs	r3, #1
 800155e:	9301      	str	r3, [sp, #4]
 8001560:	1dfb      	adds	r3, r7, #7
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	2301      	movs	r3, #1
 8001566:	2200      	movs	r2, #0
 8001568:	2178      	movs	r1, #120	; 0x78
 800156a:	4803      	ldr	r0, [pc, #12]	; (8001578 <send_cmd+0x2c>)
 800156c:	f001 f974 	bl	8002858 <HAL_I2C_Mem_Write>
}
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	200000a0 	.word	0x200000a0

0800157c <send_data>:

//send data
static void send_data(uint8_t data)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af04      	add	r7, sp, #16
 8001582:	4603      	mov	r3, r0
 8001584:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, 0x78, 0x40, I2C_MEMADD_SIZE_8BIT, &data, 1, 0x100);
 8001586:	f44f 7380 	mov.w	r3, #256	; 0x100
 800158a:	9302      	str	r3, [sp, #8]
 800158c:	2301      	movs	r3, #1
 800158e:	9301      	str	r3, [sp, #4]
 8001590:	1dfb      	adds	r3, r7, #7
 8001592:	9300      	str	r3, [sp, #0]
 8001594:	2301      	movs	r3, #1
 8001596:	2240      	movs	r2, #64	; 0x40
 8001598:	2178      	movs	r1, #120	; 0x78
 800159a:	4803      	ldr	r0, [pc, #12]	; (80015a8 <send_data+0x2c>)
 800159c:	f001 f95c 	bl	8002858 <HAL_I2C_Mem_Write>
}
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	200000a0 	.word	0x200000a0

080015ac <send_RAM>:

//send RAM
static void send_RAM(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
	for(uint16_t i = 0; i < display_height/8; i++)
 80015b2:	2300      	movs	r3, #0
 80015b4:	80fb      	strh	r3, [r7, #6]
 80015b6:	e023      	b.n	8001600 <send_RAM+0x54>
	{
		send_cmd(0xB0+i);	//b0~b7
 80015b8:	88fb      	ldrh	r3, [r7, #6]
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	3b50      	subs	r3, #80	; 0x50
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff ffc3 	bl	800154c <send_cmd>
		send_cmd(0x00);		//00-0f
 80015c6:	2000      	movs	r0, #0
 80015c8:	f7ff ffc0 	bl	800154c <send_cmd>
		send_cmd(0x10);		//10-1f
 80015cc:	2010      	movs	r0, #16
 80015ce:	f7ff ffbd 	bl	800154c <send_cmd>
		for(uint16_t j = 0; j < display_width; j++)
 80015d2:	2300      	movs	r3, #0
 80015d4:	80bb      	strh	r3, [r7, #4]
 80015d6:	e00c      	b.n	80015f2 <send_RAM+0x46>
		{
				send_data(OLED_RAM[i][j]);
 80015d8:	88fa      	ldrh	r2, [r7, #6]
 80015da:	88bb      	ldrh	r3, [r7, #4]
 80015dc:	490e      	ldr	r1, [pc, #56]	; (8001618 <send_RAM+0x6c>)
 80015de:	01d2      	lsls	r2, r2, #7
 80015e0:	440a      	add	r2, r1
 80015e2:	4413      	add	r3, r2
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7ff ffc8 	bl	800157c <send_data>
		for(uint16_t j = 0; j < display_width; j++)
 80015ec:	88bb      	ldrh	r3, [r7, #4]
 80015ee:	3301      	adds	r3, #1
 80015f0:	80bb      	strh	r3, [r7, #4]
 80015f2:	2280      	movs	r2, #128	; 0x80
 80015f4:	88bb      	ldrh	r3, [r7, #4]
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d3ee      	bcc.n	80015d8 <send_RAM+0x2c>
	for(uint16_t i = 0; i < display_height/8; i++)
 80015fa:	88fb      	ldrh	r3, [r7, #6]
 80015fc:	3301      	adds	r3, #1
 80015fe:	80fb      	strh	r3, [r7, #6]
 8001600:	2340      	movs	r3, #64	; 0x40
 8001602:	08db      	lsrs	r3, r3, #3
 8001604:	b29b      	uxth	r3, r3
 8001606:	88fa      	ldrh	r2, [r7, #6]
 8001608:	429a      	cmp	r2, r3
 800160a:	d3d5      	bcc.n	80015b8 <send_RAM+0xc>
		}
	}
}
 800160c:	bf00      	nop
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	2000011c 	.word	0x2000011c

0800161c <reverse>:

//invert string
static void reverse(char arr[])
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
	int left = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]
	int right = strlen(arr)-1;
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7fe fdd9 	bl	80001e0 <strlen>
 800162e:	4603      	mov	r3, r0
 8001630:	3b01      	subs	r3, #1
 8001632:	613b      	str	r3, [r7, #16]
	while (left < right)
 8001634:	e017      	b.n	8001666 <reverse+0x4a>
	{
		char temp = arr[left];
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	687a      	ldr	r2, [r7, #4]
 800163a:	4413      	add	r3, r2
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	73fb      	strb	r3, [r7, #15]
		arr[left] = arr[right];
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	441a      	add	r2, r3
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	6879      	ldr	r1, [r7, #4]
 800164a:	440b      	add	r3, r1
 800164c:	7812      	ldrb	r2, [r2, #0]
 800164e:	701a      	strb	r2, [r3, #0]
		arr[right] = temp;
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	4413      	add	r3, r2
 8001656:	7bfa      	ldrb	r2, [r7, #15]
 8001658:	701a      	strb	r2, [r3, #0]
		left++;
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	3301      	adds	r3, #1
 800165e:	617b      	str	r3, [r7, #20]
		right--;
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	3b01      	subs	r3, #1
 8001664:	613b      	str	r3, [r7, #16]
	while (left < right)
 8001666:	697a      	ldr	r2, [r7, #20]
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	429a      	cmp	r2, r3
 800166c:	dbe3      	blt.n	8001636 <reverse+0x1a>
	}

}
 800166e:	bf00      	nop
 8001670:	bf00      	nop
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <oled_init>:

//initialize OLED
void oled_init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 800167c:	2064      	movs	r0, #100	; 0x64
 800167e:	f000 fc97 	bl	8001fb0 <HAL_Delay>

	send_cmd(0xAE); //
 8001682:	20ae      	movs	r0, #174	; 0xae
 8001684:	f7ff ff62 	bl	800154c <send_cmd>
	send_cmd(0x20);	//
 8001688:	2020      	movs	r0, #32
 800168a:	f7ff ff5f 	bl	800154c <send_cmd>
	send_cmd(0x10);	//
 800168e:	2010      	movs	r0, #16
 8001690:	f7ff ff5c 	bl	800154c <send_cmd>
	send_cmd(0xB0);	//
 8001694:	20b0      	movs	r0, #176	; 0xb0
 8001696:	f7ff ff59 	bl	800154c <send_cmd>
	send_cmd(0x00); //
 800169a:	2000      	movs	r0, #0
 800169c:	f7ff ff56 	bl	800154c <send_cmd>
	send_cmd(0x10); //
 80016a0:	2010      	movs	r0, #16
 80016a2:	f7ff ff53 	bl	800154c <send_cmd>
	send_cmd(0xC8);	//COM
 80016a6:	20c8      	movs	r0, #200	; 0xc8
 80016a8:	f7ff ff50 	bl	800154c <send_cmd>
	send_cmd(0x40); //
 80016ac:	2040      	movs	r0, #64	; 0x40
 80016ae:	f7ff ff4d 	bl	800154c <send_cmd>
	send_cmd(0x81); //
 80016b2:	2081      	movs	r0, #129	; 0x81
 80016b4:	f7ff ff4a 	bl	800154c <send_cmd>
	send_cmd(0xFF);
 80016b8:	20ff      	movs	r0, #255	; 0xff
 80016ba:	f7ff ff47 	bl	800154c <send_cmd>
	send_cmd(0xA1); //
 80016be:	20a1      	movs	r0, #161	; 0xa1
 80016c0:	f7ff ff44 	bl	800154c <send_cmd>
	send_cmd(0xA6); //
 80016c4:	20a6      	movs	r0, #166	; 0xa6
 80016c6:	f7ff ff41 	bl	800154c <send_cmd>
	send_cmd(0xA8); //
 80016ca:	20a8      	movs	r0, #168	; 0xa8
 80016cc:	f7ff ff3e 	bl	800154c <send_cmd>
	send_cmd(0x3F);
 80016d0:	203f      	movs	r0, #63	; 0x3f
 80016d2:	f7ff ff3b 	bl	800154c <send_cmd>
	send_cmd(0xA4); //
 80016d6:	20a4      	movs	r0, #164	; 0xa4
 80016d8:	f7ff ff38 	bl	800154c <send_cmd>
	send_cmd(0xD3); //
 80016dc:	20d3      	movs	r0, #211	; 0xd3
 80016de:	f7ff ff35 	bl	800154c <send_cmd>
	send_cmd(0x00);
 80016e2:	2000      	movs	r0, #0
 80016e4:	f7ff ff32 	bl	800154c <send_cmd>
	send_cmd(0xD5); ///
 80016e8:	20d5      	movs	r0, #213	; 0xd5
 80016ea:	f7ff ff2f 	bl	800154c <send_cmd>
	send_cmd(0xF0);
 80016ee:	20f0      	movs	r0, #240	; 0xf0
 80016f0:	f7ff ff2c 	bl	800154c <send_cmd>
	send_cmd(0xD9); //
 80016f4:	20d9      	movs	r0, #217	; 0xd9
 80016f6:	f7ff ff29 	bl	800154c <send_cmd>
	send_cmd(0x22);
 80016fa:	2022      	movs	r0, #34	; 0x22
 80016fc:	f7ff ff26 	bl	800154c <send_cmd>
	send_cmd(0xDA); //COM
 8001700:	20da      	movs	r0, #218	; 0xda
 8001702:	f7ff ff23 	bl	800154c <send_cmd>
	send_cmd(0x12);
 8001706:	2012      	movs	r0, #18
 8001708:	f7ff ff20 	bl	800154c <send_cmd>
	send_cmd(0xDB); //VCOMH
 800170c:	20db      	movs	r0, #219	; 0xdb
 800170e:	f7ff ff1d 	bl	800154c <send_cmd>
	send_cmd(0x20);
 8001712:	2020      	movs	r0, #32
 8001714:	f7ff ff1a 	bl	800154c <send_cmd>
	send_cmd(0x8D); //
 8001718:	208d      	movs	r0, #141	; 0x8d
 800171a:	f7ff ff17 	bl	800154c <send_cmd>
	send_cmd(0x14); //
 800171e:	2014      	movs	r0, #20
 8001720:	f7ff ff14 	bl	800154c <send_cmd>
	send_cmd(0xAF); //
 8001724:	20af      	movs	r0, #175	; 0xaf
 8001726:	f7ff ff11 	bl	800154c <send_cmd>

	oled_clear();
 800172a:	f000 f975 	bl	8001a18 <oled_clear>
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
	...

08001734 <oled_set_pixel>:
}


//enable pixel
void oled_set_pixel(int16_t x, int16_t y)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	460a      	mov	r2, r1
 800173e:	80fb      	strh	r3, [r7, #6]
 8001740:	4613      	mov	r3, r2
 8001742:	80bb      	strh	r3, [r7, #4]
	if (x >= 0 && x < display_width && y >= 0 && y < display_height)
 8001744:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001748:	2b00      	cmp	r3, #0
 800174a:	db37      	blt.n	80017bc <oled_set_pixel+0x88>
 800174c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001750:	2280      	movs	r2, #128	; 0x80
 8001752:	4293      	cmp	r3, r2
 8001754:	da32      	bge.n	80017bc <oled_set_pixel+0x88>
 8001756:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800175a:	2b00      	cmp	r3, #0
 800175c:	db2e      	blt.n	80017bc <oled_set_pixel+0x88>
 800175e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001762:	2240      	movs	r2, #64	; 0x40
 8001764:	4293      	cmp	r3, r2
 8001766:	da29      	bge.n	80017bc <oled_set_pixel+0x88>
	{
		OLED_RAM[y/8][x] |= (0x01 << (y%8));
 8001768:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800176c:	2b00      	cmp	r3, #0
 800176e:	da00      	bge.n	8001772 <oled_set_pixel+0x3e>
 8001770:	3307      	adds	r3, #7
 8001772:	10db      	asrs	r3, r3, #3
 8001774:	b218      	sxth	r0, r3
 8001776:	4602      	mov	r2, r0
 8001778:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800177c:	4912      	ldr	r1, [pc, #72]	; (80017c8 <oled_set_pixel+0x94>)
 800177e:	01d2      	lsls	r2, r2, #7
 8001780:	440a      	add	r2, r1
 8001782:	4413      	add	r3, r2
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	b25a      	sxtb	r2, r3
 8001788:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800178c:	4259      	negs	r1, r3
 800178e:	f003 0307 	and.w	r3, r3, #7
 8001792:	f001 0107 	and.w	r1, r1, #7
 8001796:	bf58      	it	pl
 8001798:	424b      	negpl	r3, r1
 800179a:	b21b      	sxth	r3, r3
 800179c:	4619      	mov	r1, r3
 800179e:	2301      	movs	r3, #1
 80017a0:	408b      	lsls	r3, r1
 80017a2:	b25b      	sxtb	r3, r3
 80017a4:	4313      	orrs	r3, r2
 80017a6:	b259      	sxtb	r1, r3
 80017a8:	4602      	mov	r2, r0
 80017aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ae:	b2c8      	uxtb	r0, r1
 80017b0:	4905      	ldr	r1, [pc, #20]	; (80017c8 <oled_set_pixel+0x94>)
 80017b2:	01d2      	lsls	r2, r2, #7
 80017b4:	440a      	add	r2, r1
 80017b6:	4413      	add	r3, r2
 80017b8:	4602      	mov	r2, r0
 80017ba:	701a      	strb	r2, [r3, #0]
	}
}
 80017bc:	bf00      	nop
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	2000011c 	.word	0x2000011c

080017cc <oled_reset_pixel>:

//disable pixel
void oled_reset_pixel(int16_t x, int16_t y)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	460a      	mov	r2, r1
 80017d6:	80fb      	strh	r3, [r7, #6]
 80017d8:	4613      	mov	r3, r2
 80017da:	80bb      	strh	r3, [r7, #4]
	if (x >= 0 && x < display_width && y >= 0 && y < display_height)
 80017dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	db39      	blt.n	8001858 <oled_reset_pixel+0x8c>
 80017e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017e8:	2280      	movs	r2, #128	; 0x80
 80017ea:	4293      	cmp	r3, r2
 80017ec:	da34      	bge.n	8001858 <oled_reset_pixel+0x8c>
 80017ee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	db30      	blt.n	8001858 <oled_reset_pixel+0x8c>
 80017f6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017fa:	2240      	movs	r2, #64	; 0x40
 80017fc:	4293      	cmp	r3, r2
 80017fe:	da2b      	bge.n	8001858 <oled_reset_pixel+0x8c>
	{
		OLED_RAM[y/8][x] &= ~(0x01 << (y%8));
 8001800:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001804:	2b00      	cmp	r3, #0
 8001806:	da00      	bge.n	800180a <oled_reset_pixel+0x3e>
 8001808:	3307      	adds	r3, #7
 800180a:	10db      	asrs	r3, r3, #3
 800180c:	b218      	sxth	r0, r3
 800180e:	4602      	mov	r2, r0
 8001810:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001814:	4913      	ldr	r1, [pc, #76]	; (8001864 <oled_reset_pixel+0x98>)
 8001816:	01d2      	lsls	r2, r2, #7
 8001818:	440a      	add	r2, r1
 800181a:	4413      	add	r3, r2
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	b25a      	sxtb	r2, r3
 8001820:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001824:	4259      	negs	r1, r3
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	f001 0107 	and.w	r1, r1, #7
 800182e:	bf58      	it	pl
 8001830:	424b      	negpl	r3, r1
 8001832:	b21b      	sxth	r3, r3
 8001834:	4619      	mov	r1, r3
 8001836:	2301      	movs	r3, #1
 8001838:	408b      	lsls	r3, r1
 800183a:	b25b      	sxtb	r3, r3
 800183c:	43db      	mvns	r3, r3
 800183e:	b25b      	sxtb	r3, r3
 8001840:	4013      	ands	r3, r2
 8001842:	b259      	sxtb	r1, r3
 8001844:	4602      	mov	r2, r0
 8001846:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800184a:	b2c8      	uxtb	r0, r1
 800184c:	4905      	ldr	r1, [pc, #20]	; (8001864 <oled_reset_pixel+0x98>)
 800184e:	01d2      	lsls	r2, r2, #7
 8001850:	440a      	add	r2, r1
 8001852:	4413      	add	r3, r2
 8001854:	4602      	mov	r2, r0
 8001856:	701a      	strb	r2, [r3, #0]
	}
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	2000011c 	.word	0x2000011c

08001868 <oled_area_fill>:

//fill area
void oled_area_fill(int16_t x0, int16_t y0, int16_t w, int16_t h)
{
 8001868:	b590      	push	{r4, r7, lr}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	4604      	mov	r4, r0
 8001870:	4608      	mov	r0, r1
 8001872:	4611      	mov	r1, r2
 8001874:	461a      	mov	r2, r3
 8001876:	4623      	mov	r3, r4
 8001878:	80fb      	strh	r3, [r7, #6]
 800187a:	4603      	mov	r3, r0
 800187c:	80bb      	strh	r3, [r7, #4]
 800187e:	460b      	mov	r3, r1
 8001880:	807b      	strh	r3, [r7, #2]
 8001882:	4613      	mov	r3, r2
 8001884:	803b      	strh	r3, [r7, #0]
	if (x0 >= 0 && x0+w <= display_width && y0 >= 0 && y0+h <= display_height)
 8001886:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800188a:	2b00      	cmp	r3, #0
 800188c:	db4e      	blt.n	800192c <oled_area_fill+0xc4>
 800188e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001892:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001896:	4413      	add	r3, r2
 8001898:	2280      	movs	r2, #128	; 0x80
 800189a:	4293      	cmp	r3, r2
 800189c:	dc46      	bgt.n	800192c <oled_area_fill+0xc4>
 800189e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	db42      	blt.n	800192c <oled_area_fill+0xc4>
 80018a6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80018aa:	f9b7 3000 	ldrsh.w	r3, [r7]
 80018ae:	4413      	add	r3, r2
 80018b0:	2240      	movs	r2, #64	; 0x40
 80018b2:	4293      	cmp	r3, r2
 80018b4:	dc3a      	bgt.n	800192c <oled_area_fill+0xc4>
	{
		for(int16_t y = y0; y < y0+h; y++)
 80018b6:	88bb      	ldrh	r3, [r7, #4]
 80018b8:	81fb      	strh	r3, [r7, #14]
 80018ba:	e02c      	b.n	8001916 <oled_area_fill+0xae>
		{
			for(int16_t x = x0; x < x0+w; x++)
 80018bc:	88fb      	ldrh	r3, [r7, #6]
 80018be:	81bb      	strh	r3, [r7, #12]
 80018c0:	e01a      	b.n	80018f8 <oled_area_fill+0x90>
			{
				for(int16_t i = 0; i < 8; i++)
 80018c2:	2300      	movs	r3, #0
 80018c4:	817b      	strh	r3, [r7, #10]
 80018c6:	e00d      	b.n	80018e4 <oled_area_fill+0x7c>
					{
						oled_set_pixel(x, y);
 80018c8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80018cc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80018d0:	4611      	mov	r1, r2
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff ff2e 	bl	8001734 <oled_set_pixel>
				for(int16_t i = 0; i < 8; i++)
 80018d8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80018dc:	b29b      	uxth	r3, r3
 80018de:	3301      	adds	r3, #1
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	817b      	strh	r3, [r7, #10]
 80018e4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80018e8:	2b07      	cmp	r3, #7
 80018ea:	dded      	ble.n	80018c8 <oled_area_fill+0x60>
			for(int16_t x = x0; x < x0+w; x++)
 80018ec:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	3301      	adds	r3, #1
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	81bb      	strh	r3, [r7, #12]
 80018f8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80018fc:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001900:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001904:	440b      	add	r3, r1
 8001906:	429a      	cmp	r2, r3
 8001908:	dbdb      	blt.n	80018c2 <oled_area_fill+0x5a>
		for(int16_t y = y0; y < y0+h; y++)
 800190a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800190e:	b29b      	uxth	r3, r3
 8001910:	3301      	adds	r3, #1
 8001912:	b29b      	uxth	r3, r3
 8001914:	81fb      	strh	r3, [r7, #14]
 8001916:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800191a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800191e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001922:	440b      	add	r3, r1
 8001924:	429a      	cmp	r2, r3
 8001926:	dbc9      	blt.n	80018bc <oled_area_fill+0x54>
					}
			}
		}
		send_RAM();
 8001928:	f7ff fe40 	bl	80015ac <send_RAM>
	}
}
 800192c:	bf00      	nop
 800192e:	3714      	adds	r7, #20
 8001930:	46bd      	mov	sp, r7
 8001932:	bd90      	pop	{r4, r7, pc}

08001934 <oled_area_clear>:

//clear area
void oled_area_clear(int16_t x0, int16_t y0, int16_t w, int16_t h)
{
 8001934:	b590      	push	{r4, r7, lr}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	4604      	mov	r4, r0
 800193c:	4608      	mov	r0, r1
 800193e:	4611      	mov	r1, r2
 8001940:	461a      	mov	r2, r3
 8001942:	4623      	mov	r3, r4
 8001944:	80fb      	strh	r3, [r7, #6]
 8001946:	4603      	mov	r3, r0
 8001948:	80bb      	strh	r3, [r7, #4]
 800194a:	460b      	mov	r3, r1
 800194c:	807b      	strh	r3, [r7, #2]
 800194e:	4613      	mov	r3, r2
 8001950:	803b      	strh	r3, [r7, #0]
	if (x0 >= 0 && x0+w <= display_width && y0 >= 0 && y0+h <= display_height)
 8001952:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001956:	2b00      	cmp	r3, #0
 8001958:	db4e      	blt.n	80019f8 <oled_area_clear+0xc4>
 800195a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800195e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001962:	4413      	add	r3, r2
 8001964:	2280      	movs	r2, #128	; 0x80
 8001966:	4293      	cmp	r3, r2
 8001968:	dc46      	bgt.n	80019f8 <oled_area_clear+0xc4>
 800196a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	db42      	blt.n	80019f8 <oled_area_clear+0xc4>
 8001972:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001976:	f9b7 3000 	ldrsh.w	r3, [r7]
 800197a:	4413      	add	r3, r2
 800197c:	2240      	movs	r2, #64	; 0x40
 800197e:	4293      	cmp	r3, r2
 8001980:	dc3a      	bgt.n	80019f8 <oled_area_clear+0xc4>
	{
		for(int16_t y = y0; y < y0+h; y++)
 8001982:	88bb      	ldrh	r3, [r7, #4]
 8001984:	81fb      	strh	r3, [r7, #14]
 8001986:	e02c      	b.n	80019e2 <oled_area_clear+0xae>
		{
			for(int16_t x = x0; x < x0+w; x++)
 8001988:	88fb      	ldrh	r3, [r7, #6]
 800198a:	81bb      	strh	r3, [r7, #12]
 800198c:	e01a      	b.n	80019c4 <oled_area_clear+0x90>
			{
				for(int16_t i = 0; i < 8; i++)
 800198e:	2300      	movs	r3, #0
 8001990:	817b      	strh	r3, [r7, #10]
 8001992:	e00d      	b.n	80019b0 <oled_area_clear+0x7c>
					{
						oled_reset_pixel(x, y);
 8001994:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001998:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800199c:	4611      	mov	r1, r2
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff ff14 	bl	80017cc <oled_reset_pixel>
				for(int16_t i = 0; i < 8; i++)
 80019a4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	3301      	adds	r3, #1
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	817b      	strh	r3, [r7, #10]
 80019b0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80019b4:	2b07      	cmp	r3, #7
 80019b6:	dded      	ble.n	8001994 <oled_area_clear+0x60>
			for(int16_t x = x0; x < x0+w; x++)
 80019b8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80019bc:	b29b      	uxth	r3, r3
 80019be:	3301      	adds	r3, #1
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	81bb      	strh	r3, [r7, #12]
 80019c4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80019c8:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80019cc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80019d0:	440b      	add	r3, r1
 80019d2:	429a      	cmp	r2, r3
 80019d4:	dbdb      	blt.n	800198e <oled_area_clear+0x5a>
		for(int16_t y = y0; y < y0+h; y++)
 80019d6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019da:	b29b      	uxth	r3, r3
 80019dc:	3301      	adds	r3, #1
 80019de:	b29b      	uxth	r3, r3
 80019e0:	81fb      	strh	r3, [r7, #14]
 80019e2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80019e6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80019ea:	f9b7 3000 	ldrsh.w	r3, [r7]
 80019ee:	440b      	add	r3, r1
 80019f0:	429a      	cmp	r2, r3
 80019f2:	dbc9      	blt.n	8001988 <oled_area_clear+0x54>
					}
			}
		}
		send_RAM();
 80019f4:	f7ff fdda 	bl	80015ac <send_RAM>
	}
}
 80019f8:	bf00      	nop
 80019fa:	3714      	adds	r7, #20
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd90      	pop	{r4, r7, pc}

08001a00 <oled_fill>:

//fully fill OLED
void oled_fill(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
	oled_area_fill(0, 0, display_width, display_height);
 8001a04:	2380      	movs	r3, #128	; 0x80
 8001a06:	b21a      	sxth	r2, r3
 8001a08:	2340      	movs	r3, #64	; 0x40
 8001a0a:	b21b      	sxth	r3, r3
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	2000      	movs	r0, #0
 8001a10:	f7ff ff2a 	bl	8001868 <oled_area_fill>
}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <oled_clear>:

//fully clear OLED
void oled_clear(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
	oled_area_clear(0, 0, display_width, display_height);
 8001a1c:	2380      	movs	r3, #128	; 0x80
 8001a1e:	b21a      	sxth	r2, r3
 8001a20:	2340      	movs	r3, #64	; 0x40
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	2100      	movs	r1, #0
 8001a26:	2000      	movs	r0, #0
 8001a28:	f7ff ff84 	bl	8001934 <oled_area_clear>
}
 8001a2c:	bf00      	nop
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <oled_draw_ASCII>:

//draw ASCII character
void oled_draw_ASCII(int16_t x, int16_t y, char arr[], FlagStatus mode, FlushStatus flush)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60ba      	str	r2, [r7, #8]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	81fb      	strh	r3, [r7, #14]
 8001a3e:	460b      	mov	r3, r1
 8001a40:	81bb      	strh	r3, [r7, #12]
 8001a42:	4613      	mov	r3, r2
 8001a44:	71fb      	strb	r3, [r7, #7]
	if (x >= 0 && x <= display_width && y >= 0 && y <= display_height) {
 8001a46:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	f2c0 80b0 	blt.w	8001bb0 <oled_draw_ASCII+0x180>
 8001a50:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a54:	2280      	movs	r2, #128	; 0x80
 8001a56:	4293      	cmp	r3, r2
 8001a58:	f300 80aa 	bgt.w	8001bb0 <oled_draw_ASCII+0x180>
 8001a5c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f2c0 80a5 	blt.w	8001bb0 <oled_draw_ASCII+0x180>
 8001a66:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001a6a:	2240      	movs	r2, #64	; 0x40
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	f300 809f 	bgt.w	8001bb0 <oled_draw_ASCII+0x180>
		int32_t c = 0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	613b      	str	r3, [r7, #16]
		uint8_t j = 0;
 8001a76:	2300      	movs	r3, #0
 8001a78:	75fb      	strb	r3, [r7, #23]
		if (flush)
 8001a7a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f000 808b 	beq.w	8001b9a <oled_draw_ASCII+0x16a>
		{
			reverse(arr);
 8001a84:	68b8      	ldr	r0, [r7, #8]
 8001a86:	f7ff fdc9 	bl	800161c <reverse>
		}
		while(arr[j] != '\0')
 8001a8a:	e086      	b.n	8001b9a <oled_draw_ASCII+0x16a>
		{
			c = arr[j] - 32;
 8001a8c:	7dfb      	ldrb	r3, [r7, #23]
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	4413      	add	r3, r2
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	3b20      	subs	r3, #32
 8001a96:	613b      	str	r3, [r7, #16]
			if(c < 0)	//
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f2c0 8085 	blt.w	8001baa <oled_draw_ASCII+0x17a>
				break;
			if(128-x < 8)//
 8001aa0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001aa4:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001aa8:	2b07      	cmp	r3, #7
 8001aaa:	dc0b      	bgt.n	8001ac4 <oled_draw_ASCII+0x94>
			{
				x = 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	81fb      	strh	r3, [r7, #14]
				y += 16;
 8001ab0:	89bb      	ldrh	r3, [r7, #12]
 8001ab2:	3310      	adds	r3, #16
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	81bb      	strh	r3, [r7, #12]
				if(64 - y < 16)	//
 8001ab8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001abc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001ac0:	2b0f      	cmp	r3, #15
 8001ac2:	dd74      	ble.n	8001bae <oled_draw_ASCII+0x17e>
					break;
			}
			for(uint8_t m = 0; m < 2; m++)
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	75bb      	strb	r3, [r7, #22]
 8001ac8:	e054      	b.n	8001b74 <oled_draw_ASCII+0x144>
			{
				for(uint8_t n = 0; n < 8; n++)
 8001aca:	2300      	movs	r3, #0
 8001acc:	757b      	strb	r3, [r7, #21]
 8001ace:	e04b      	b.n	8001b68 <oled_draw_ASCII+0x138>
				{
					for(uint8_t i = 0; i < 8; i++)
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	753b      	strb	r3, [r7, #20]
 8001ad4:	e042      	b.n	8001b5c <oled_draw_ASCII+0x12c>
					{
						if((ASCII[c][n+m*8] >> i) & 0x01){
 8001ad6:	7d7a      	ldrb	r2, [r7, #21]
 8001ad8:	7dbb      	ldrb	r3, [r7, #22]
 8001ada:	00db      	lsls	r3, r3, #3
 8001adc:	4413      	add	r3, r2
 8001ade:	4937      	ldr	r1, [pc, #220]	; (8001bbc <oled_draw_ASCII+0x18c>)
 8001ae0:	693a      	ldr	r2, [r7, #16]
 8001ae2:	0112      	lsls	r2, r2, #4
 8001ae4:	440a      	add	r2, r1
 8001ae6:	4413      	add	r3, r2
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	461a      	mov	r2, r3
 8001aec:	7d3b      	ldrb	r3, [r7, #20]
 8001aee:	fa42 f303 	asr.w	r3, r2, r3
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d02d      	beq.n	8001b56 <oled_draw_ASCII+0x126>
							if(mode)
 8001afa:	79fb      	ldrb	r3, [r7, #7]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d015      	beq.n	8001b2c <oled_draw_ASCII+0xfc>
							{
								oled_set_pixel(x+n, y+i+m*8);
 8001b00:	7d7b      	ldrb	r3, [r7, #21]
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	89fb      	ldrh	r3, [r7, #14]
 8001b06:	4413      	add	r3, r2
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	b218      	sxth	r0, r3
 8001b0c:	7d3b      	ldrb	r3, [r7, #20]
 8001b0e:	b29a      	uxth	r2, r3
 8001b10:	89bb      	ldrh	r3, [r7, #12]
 8001b12:	4413      	add	r3, r2
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	7dbb      	ldrb	r3, [r7, #22]
 8001b18:	b29b      	uxth	r3, r3
 8001b1a:	00db      	lsls	r3, r3, #3
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	4413      	add	r3, r2
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	b21b      	sxth	r3, r3
 8001b24:	4619      	mov	r1, r3
 8001b26:	f7ff fe05 	bl	8001734 <oled_set_pixel>
 8001b2a:	e014      	b.n	8001b56 <oled_draw_ASCII+0x126>
							}
							else
							{
								oled_reset_pixel(x+n, y+i+m*8);
 8001b2c:	7d7b      	ldrb	r3, [r7, #21]
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	89fb      	ldrh	r3, [r7, #14]
 8001b32:	4413      	add	r3, r2
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	b218      	sxth	r0, r3
 8001b38:	7d3b      	ldrb	r3, [r7, #20]
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	89bb      	ldrh	r3, [r7, #12]
 8001b3e:	4413      	add	r3, r2
 8001b40:	b29a      	uxth	r2, r3
 8001b42:	7dbb      	ldrb	r3, [r7, #22]
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	4413      	add	r3, r2
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	b21b      	sxth	r3, r3
 8001b50:	4619      	mov	r1, r3
 8001b52:	f7ff fe3b 	bl	80017cc <oled_reset_pixel>
					for(uint8_t i = 0; i < 8; i++)
 8001b56:	7d3b      	ldrb	r3, [r7, #20]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	753b      	strb	r3, [r7, #20]
 8001b5c:	7d3b      	ldrb	r3, [r7, #20]
 8001b5e:	2b07      	cmp	r3, #7
 8001b60:	d9b9      	bls.n	8001ad6 <oled_draw_ASCII+0xa6>
				for(uint8_t n = 0; n < 8; n++)
 8001b62:	7d7b      	ldrb	r3, [r7, #21]
 8001b64:	3301      	adds	r3, #1
 8001b66:	757b      	strb	r3, [r7, #21]
 8001b68:	7d7b      	ldrb	r3, [r7, #21]
 8001b6a:	2b07      	cmp	r3, #7
 8001b6c:	d9b0      	bls.n	8001ad0 <oled_draw_ASCII+0xa0>
			for(uint8_t m = 0; m < 2; m++)
 8001b6e:	7dbb      	ldrb	r3, [r7, #22]
 8001b70:	3301      	adds	r3, #1
 8001b72:	75bb      	strb	r3, [r7, #22]
 8001b74:	7dbb      	ldrb	r3, [r7, #22]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d9a7      	bls.n	8001aca <oled_draw_ASCII+0x9a>
							}
						}
					}
				}
			}
			if (flush)
 8001b7a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d004      	beq.n	8001b8c <oled_draw_ASCII+0x15c>
			{
				x -= 8;
 8001b82:	89fb      	ldrh	r3, [r7, #14]
 8001b84:	3b08      	subs	r3, #8
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	81fb      	strh	r3, [r7, #14]
 8001b8a:	e003      	b.n	8001b94 <oled_draw_ASCII+0x164>
			}
			else
			{
				x += 8;
 8001b8c:	89fb      	ldrh	r3, [r7, #14]
 8001b8e:	3308      	adds	r3, #8
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	81fb      	strh	r3, [r7, #14]
			}
			j++;
 8001b94:	7dfb      	ldrb	r3, [r7, #23]
 8001b96:	3301      	adds	r3, #1
 8001b98:	75fb      	strb	r3, [r7, #23]
		while(arr[j] != '\0')
 8001b9a:	7dfb      	ldrb	r3, [r7, #23]
 8001b9c:	68ba      	ldr	r2, [r7, #8]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	f47f af72 	bne.w	8001a8c <oled_draw_ASCII+0x5c>
 8001ba8:	e002      	b.n	8001bb0 <oled_draw_ASCII+0x180>
				break;
 8001baa:	bf00      	nop
 8001bac:	e000      	b.n	8001bb0 <oled_draw_ASCII+0x180>
					break;
 8001bae:	bf00      	nop
		}
	}
	send_RAM();
 8001bb0:	f7ff fcfc 	bl	80015ac <send_RAM>
}
 8001bb4:	bf00      	nop
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	08004a8c 	.word	0x08004a8c

08001bc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	607b      	str	r3, [r7, #4]
 8001bca:	4b10      	ldr	r3, [pc, #64]	; (8001c0c <HAL_MspInit+0x4c>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bce:	4a0f      	ldr	r2, [pc, #60]	; (8001c0c <HAL_MspInit+0x4c>)
 8001bd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bd4:	6453      	str	r3, [r2, #68]	; 0x44
 8001bd6:	4b0d      	ldr	r3, [pc, #52]	; (8001c0c <HAL_MspInit+0x4c>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bde:	607b      	str	r3, [r7, #4]
 8001be0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	603b      	str	r3, [r7, #0]
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <HAL_MspInit+0x4c>)
 8001be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bea:	4a08      	ldr	r2, [pc, #32]	; (8001c0c <HAL_MspInit+0x4c>)
 8001bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bf2:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_MspInit+0x4c>)
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bfa:	603b      	str	r3, [r7, #0]
 8001bfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	40023800 	.word	0x40023800

08001c10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c14:	e7fe      	b.n	8001c14 <NMI_Handler+0x4>

08001c16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c16:	b480      	push	{r7}
 8001c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c1a:	e7fe      	b.n	8001c1a <HardFault_Handler+0x4>

08001c1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c20:	e7fe      	b.n	8001c20 <MemManage_Handler+0x4>

08001c22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c22:	b480      	push	{r7}
 8001c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c26:	e7fe      	b.n	8001c26 <BusFault_Handler+0x4>

08001c28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c2c:	e7fe      	b.n	8001c2c <UsageFault_Handler+0x4>

08001c2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c40:	bf00      	nop
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c5c:	f000 f988 	bl	8001f70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c60:	bf00      	nop
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	detection = 1;
 8001c68:	4b03      	ldr	r3, [pc, #12]	; (8001c78 <EXTI0_IRQHandler+0x14>)
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SIG1_Pin);
 8001c6e:	2001      	movs	r0, #1
 8001c70:	f000 fc8a 	bl	8002588 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	200000fd 	.word	0x200000fd

08001c7c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	detection = 2;
 8001c80:	4b03      	ldr	r3, [pc, #12]	; (8001c90 <EXTI1_IRQHandler+0x14>)
 8001c82:	2202      	movs	r2, #2
 8001c84:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SIG2_Pin);
 8001c86:	2002      	movs	r0, #2
 8001c88:	f000 fc7e 	bl	8002588 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001c8c:	bf00      	nop
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	200000fd 	.word	0x200000fd

08001c94 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	menu = 3;
 8001c98:	4b03      	ldr	r3, [pc, #12]	; (8001ca8 <EXTI4_IRQHandler+0x14>)
 8001c9a:	2203      	movs	r2, #3
 8001c9c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TIME_LIMIT_KEY_Pin);
 8001c9e:	2010      	movs	r0, #16
 8001ca0:	f000 fc72 	bl	8002588 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001ca4:	bf00      	nop
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	200000fc 	.word	0x200000fc

08001cac <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	menu = 2;
 8001cb0:	4b03      	ldr	r3, [pc, #12]	; (8001cc0 <EXTI9_5_IRQHandler+0x14>)
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FLOW_LIMIT_KEY_Pin);
 8001cb6:	2020      	movs	r0, #32
 8001cb8:	f000 fc66 	bl	8002588 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001cbc:	bf00      	nop
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	200000fc 	.word	0x200000fc

08001cc4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	time_count++;
 8001cc8:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <TIM2_IRQHandler+0x18>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	4a03      	ldr	r2, [pc, #12]	; (8001cdc <TIM2_IRQHandler+0x18>)
 8001cd0:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001cd2:	4803      	ldr	r0, [pc, #12]	; (8001ce0 <TIM2_IRQHandler+0x1c>)
 8001cd4:	f001 fdfd 	bl	80038d2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001cd8:	bf00      	nop
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	200000f8 	.word	0x200000f8
 8001ce0:	20000520 	.word	0x20000520

08001ce4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	menu = 1;
 8001ce8:	4b04      	ldr	r3, [pc, #16]	; (8001cfc <EXTI15_10_IRQHandler+0x18>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FLOW_NUM_KEY_Pin);
 8001cee:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001cf2:	f000 fc49 	bl	8002588 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	200000fc 	.word	0x200000fc

08001d00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d08:	4a14      	ldr	r2, [pc, #80]	; (8001d5c <_sbrk+0x5c>)
 8001d0a:	4b15      	ldr	r3, [pc, #84]	; (8001d60 <_sbrk+0x60>)
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d14:	4b13      	ldr	r3, [pc, #76]	; (8001d64 <_sbrk+0x64>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d102      	bne.n	8001d22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d1c:	4b11      	ldr	r3, [pc, #68]	; (8001d64 <_sbrk+0x64>)
 8001d1e:	4a12      	ldr	r2, [pc, #72]	; (8001d68 <_sbrk+0x68>)
 8001d20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d22:	4b10      	ldr	r3, [pc, #64]	; (8001d64 <_sbrk+0x64>)
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4413      	add	r3, r2
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d207      	bcs.n	8001d40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d30:	f002 f994 	bl	800405c <__errno>
 8001d34:	4603      	mov	r3, r0
 8001d36:	220c      	movs	r2, #12
 8001d38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d3e:	e009      	b.n	8001d54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d40:	4b08      	ldr	r3, [pc, #32]	; (8001d64 <_sbrk+0x64>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d46:	4b07      	ldr	r3, [pc, #28]	; (8001d64 <_sbrk+0x64>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	4a05      	ldr	r2, [pc, #20]	; (8001d64 <_sbrk+0x64>)
 8001d50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d52:	68fb      	ldr	r3, [r7, #12]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20010000 	.word	0x20010000
 8001d60:	00000400 	.word	0x00000400
 8001d64:	2000051c 	.word	0x2000051c
 8001d68:	200006b8 	.word	0x200006b8

08001d6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d70:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <SystemInit+0x20>)
 8001d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d76:	4a05      	ldr	r2, [pc, #20]	; (8001d8c <SystemInit+0x20>)
 8001d78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d96:	f107 0308 	add.w	r3, r7, #8
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	605a      	str	r2, [r3, #4]
 8001da0:	609a      	str	r2, [r3, #8]
 8001da2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da4:	463b      	mov	r3, r7
 8001da6:	2200      	movs	r2, #0
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dac:	4b1e      	ldr	r3, [pc, #120]	; (8001e28 <MX_TIM2_Init+0x98>)
 8001dae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001db2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8001db4:	4b1c      	ldr	r3, [pc, #112]	; (8001e28 <MX_TIM2_Init+0x98>)
 8001db6:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001dba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dbc:	4b1a      	ldr	r3, [pc, #104]	; (8001e28 <MX_TIM2_Init+0x98>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001dc2:	4b19      	ldr	r3, [pc, #100]	; (8001e28 <MX_TIM2_Init+0x98>)
 8001dc4:	f242 720f 	movw	r2, #9999	; 0x270f
 8001dc8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dca:	4b17      	ldr	r3, [pc, #92]	; (8001e28 <MX_TIM2_Init+0x98>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dd0:	4b15      	ldr	r3, [pc, #84]	; (8001e28 <MX_TIM2_Init+0x98>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001dd6:	4814      	ldr	r0, [pc, #80]	; (8001e28 <MX_TIM2_Init+0x98>)
 8001dd8:	f001 fc9a 	bl	8003710 <HAL_TIM_Base_Init>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001de2:	f7ff f807 	bl	8000df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001de6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001dec:	f107 0308 	add.w	r3, r7, #8
 8001df0:	4619      	mov	r1, r3
 8001df2:	480d      	ldr	r0, [pc, #52]	; (8001e28 <MX_TIM2_Init+0x98>)
 8001df4:	f001 fe75 	bl	8003ae2 <HAL_TIM_ConfigClockSource>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001dfe:	f7fe fff9 	bl	8000df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e02:	2300      	movs	r3, #0
 8001e04:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e0a:	463b      	mov	r3, r7
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4806      	ldr	r0, [pc, #24]	; (8001e28 <MX_TIM2_Init+0x98>)
 8001e10:	f002 f87a 	bl	8003f08 <HAL_TIMEx_MasterConfigSynchronization>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001e1a:	f7fe ffeb 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e1e:	bf00      	nop
 8001e20:	3718      	adds	r7, #24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20000520 	.word	0x20000520

08001e2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e3c:	d115      	bne.n	8001e6a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <HAL_TIM_Base_MspInit+0x48>)
 8001e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e46:	4a0b      	ldr	r2, [pc, #44]	; (8001e74 <HAL_TIM_Base_MspInit+0x48>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e4e:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <HAL_TIM_Base_MspInit+0x48>)
 8001e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	2103      	movs	r1, #3
 8001e5e:	201c      	movs	r0, #28
 8001e60:	f000 f9a5 	bl	80021ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e64:	201c      	movs	r0, #28
 8001e66:	f000 f9be 	bl	80021e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001e6a:	bf00      	nop
 8001e6c:	3710      	adds	r7, #16
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40023800 	.word	0x40023800

08001e78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001eb0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e7c:	480d      	ldr	r0, [pc, #52]	; (8001eb4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e7e:	490e      	ldr	r1, [pc, #56]	; (8001eb8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e80:	4a0e      	ldr	r2, [pc, #56]	; (8001ebc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e84:	e002      	b.n	8001e8c <LoopCopyDataInit>

08001e86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e8a:	3304      	adds	r3, #4

08001e8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e90:	d3f9      	bcc.n	8001e86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e92:	4a0b      	ldr	r2, [pc, #44]	; (8001ec0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e94:	4c0b      	ldr	r4, [pc, #44]	; (8001ec4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e98:	e001      	b.n	8001e9e <LoopFillZerobss>

08001e9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e9c:	3204      	adds	r2, #4

08001e9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ea0:	d3fb      	bcc.n	8001e9a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ea2:	f7ff ff63 	bl	8001d6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ea6:	f002 f8df 	bl	8004068 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eaa:	f7fe ff23 	bl	8000cf4 <main>
  bx  lr    
 8001eae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001eb0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001eb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001eb8:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001ebc:	080050d8 	.word	0x080050d8
  ldr r2, =_sbss
 8001ec0:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001ec4:	200006b4 	.word	0x200006b4

08001ec8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ec8:	e7fe      	b.n	8001ec8 <ADC_IRQHandler>
	...

08001ecc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ed0:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <HAL_Init+0x40>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a0d      	ldr	r2, [pc, #52]	; (8001f0c <HAL_Init+0x40>)
 8001ed6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001eda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001edc:	4b0b      	ldr	r3, [pc, #44]	; (8001f0c <HAL_Init+0x40>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a0a      	ldr	r2, [pc, #40]	; (8001f0c <HAL_Init+0x40>)
 8001ee2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ee6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ee8:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <HAL_Init+0x40>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a07      	ldr	r2, [pc, #28]	; (8001f0c <HAL_Init+0x40>)
 8001eee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ef2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef4:	2003      	movs	r0, #3
 8001ef6:	f000 f94f 	bl	8002198 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001efa:	200f      	movs	r0, #15
 8001efc:	f000 f808 	bl	8001f10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f00:	f7ff fe5e 	bl	8001bc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40023c00 	.word	0x40023c00

08001f10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f18:	4b12      	ldr	r3, [pc, #72]	; (8001f64 <HAL_InitTick+0x54>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <HAL_InitTick+0x58>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	4619      	mov	r1, r3
 8001f22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f000 f967 	bl	8002202 <HAL_SYSTICK_Config>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e00e      	b.n	8001f5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b0f      	cmp	r3, #15
 8001f42:	d80a      	bhi.n	8001f5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f44:	2200      	movs	r2, #0
 8001f46:	6879      	ldr	r1, [r7, #4]
 8001f48:	f04f 30ff 	mov.w	r0, #4294967295
 8001f4c:	f000 f92f 	bl	80021ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f50:	4a06      	ldr	r2, [pc, #24]	; (8001f6c <HAL_InitTick+0x5c>)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
 8001f58:	e000      	b.n	8001f5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20000008 	.word	0x20000008
 8001f68:	20000010 	.word	0x20000010
 8001f6c:	2000000c 	.word	0x2000000c

08001f70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f74:	4b06      	ldr	r3, [pc, #24]	; (8001f90 <HAL_IncTick+0x20>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	461a      	mov	r2, r3
 8001f7a:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <HAL_IncTick+0x24>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4413      	add	r3, r2
 8001f80:	4a04      	ldr	r2, [pc, #16]	; (8001f94 <HAL_IncTick+0x24>)
 8001f82:	6013      	str	r3, [r2, #0]
}
 8001f84:	bf00      	nop
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	20000010 	.word	0x20000010
 8001f94:	20000568 	.word	0x20000568

08001f98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f9c:	4b03      	ldr	r3, [pc, #12]	; (8001fac <HAL_GetTick+0x14>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	20000568 	.word	0x20000568

08001fb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fb8:	f7ff ffee 	bl	8001f98 <HAL_GetTick>
 8001fbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc8:	d005      	beq.n	8001fd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fca:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <HAL_Delay+0x44>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	461a      	mov	r2, r3
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fd6:	bf00      	nop
 8001fd8:	f7ff ffde 	bl	8001f98 <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	68fa      	ldr	r2, [r7, #12]
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d8f7      	bhi.n	8001fd8 <HAL_Delay+0x28>
  {
  }
}
 8001fe8:	bf00      	nop
 8001fea:	bf00      	nop
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20000010 	.word	0x20000010

08001ff8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002008:	4b0c      	ldr	r3, [pc, #48]	; (800203c <__NVIC_SetPriorityGrouping+0x44>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800200e:	68ba      	ldr	r2, [r7, #8]
 8002010:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002014:	4013      	ands	r3, r2
 8002016:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002020:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002024:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002028:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800202a:	4a04      	ldr	r2, [pc, #16]	; (800203c <__NVIC_SetPriorityGrouping+0x44>)
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	60d3      	str	r3, [r2, #12]
}
 8002030:	bf00      	nop
 8002032:	3714      	adds	r7, #20
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	e000ed00 	.word	0xe000ed00

08002040 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002044:	4b04      	ldr	r3, [pc, #16]	; (8002058 <__NVIC_GetPriorityGrouping+0x18>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	0a1b      	lsrs	r3, r3, #8
 800204a:	f003 0307 	and.w	r3, r3, #7
}
 800204e:	4618      	mov	r0, r3
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	e000ed00 	.word	0xe000ed00

0800205c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206a:	2b00      	cmp	r3, #0
 800206c:	db0b      	blt.n	8002086 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	f003 021f 	and.w	r2, r3, #31
 8002074:	4907      	ldr	r1, [pc, #28]	; (8002094 <__NVIC_EnableIRQ+0x38>)
 8002076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207a:	095b      	lsrs	r3, r3, #5
 800207c:	2001      	movs	r0, #1
 800207e:	fa00 f202 	lsl.w	r2, r0, r2
 8002082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002086:	bf00      	nop
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	e000e100 	.word	0xe000e100

08002098 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	6039      	str	r1, [r7, #0]
 80020a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	db0a      	blt.n	80020c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	b2da      	uxtb	r2, r3
 80020b0:	490c      	ldr	r1, [pc, #48]	; (80020e4 <__NVIC_SetPriority+0x4c>)
 80020b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b6:	0112      	lsls	r2, r2, #4
 80020b8:	b2d2      	uxtb	r2, r2
 80020ba:	440b      	add	r3, r1
 80020bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020c0:	e00a      	b.n	80020d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	b2da      	uxtb	r2, r3
 80020c6:	4908      	ldr	r1, [pc, #32]	; (80020e8 <__NVIC_SetPriority+0x50>)
 80020c8:	79fb      	ldrb	r3, [r7, #7]
 80020ca:	f003 030f 	and.w	r3, r3, #15
 80020ce:	3b04      	subs	r3, #4
 80020d0:	0112      	lsls	r2, r2, #4
 80020d2:	b2d2      	uxtb	r2, r2
 80020d4:	440b      	add	r3, r1
 80020d6:	761a      	strb	r2, [r3, #24]
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	e000e100 	.word	0xe000e100
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b089      	sub	sp, #36	; 0x24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f003 0307 	and.w	r3, r3, #7
 80020fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	f1c3 0307 	rsb	r3, r3, #7
 8002106:	2b04      	cmp	r3, #4
 8002108:	bf28      	it	cs
 800210a:	2304      	movcs	r3, #4
 800210c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	3304      	adds	r3, #4
 8002112:	2b06      	cmp	r3, #6
 8002114:	d902      	bls.n	800211c <NVIC_EncodePriority+0x30>
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	3b03      	subs	r3, #3
 800211a:	e000      	b.n	800211e <NVIC_EncodePriority+0x32>
 800211c:	2300      	movs	r3, #0
 800211e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002120:	f04f 32ff 	mov.w	r2, #4294967295
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43da      	mvns	r2, r3
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	401a      	ands	r2, r3
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002134:	f04f 31ff 	mov.w	r1, #4294967295
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	fa01 f303 	lsl.w	r3, r1, r3
 800213e:	43d9      	mvns	r1, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002144:	4313      	orrs	r3, r2
         );
}
 8002146:	4618      	mov	r0, r3
 8002148:	3724      	adds	r7, #36	; 0x24
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
	...

08002154 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	3b01      	subs	r3, #1
 8002160:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002164:	d301      	bcc.n	800216a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002166:	2301      	movs	r3, #1
 8002168:	e00f      	b.n	800218a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800216a:	4a0a      	ldr	r2, [pc, #40]	; (8002194 <SysTick_Config+0x40>)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	3b01      	subs	r3, #1
 8002170:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002172:	210f      	movs	r1, #15
 8002174:	f04f 30ff 	mov.w	r0, #4294967295
 8002178:	f7ff ff8e 	bl	8002098 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800217c:	4b05      	ldr	r3, [pc, #20]	; (8002194 <SysTick_Config+0x40>)
 800217e:	2200      	movs	r2, #0
 8002180:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002182:	4b04      	ldr	r3, [pc, #16]	; (8002194 <SysTick_Config+0x40>)
 8002184:	2207      	movs	r2, #7
 8002186:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	e000e010 	.word	0xe000e010

08002198 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f7ff ff29 	bl	8001ff8 <__NVIC_SetPriorityGrouping>
}
 80021a6:	bf00      	nop
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b086      	sub	sp, #24
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	4603      	mov	r3, r0
 80021b6:	60b9      	str	r1, [r7, #8]
 80021b8:	607a      	str	r2, [r7, #4]
 80021ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021bc:	2300      	movs	r3, #0
 80021be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021c0:	f7ff ff3e 	bl	8002040 <__NVIC_GetPriorityGrouping>
 80021c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	68b9      	ldr	r1, [r7, #8]
 80021ca:	6978      	ldr	r0, [r7, #20]
 80021cc:	f7ff ff8e 	bl	80020ec <NVIC_EncodePriority>
 80021d0:	4602      	mov	r2, r0
 80021d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021d6:	4611      	mov	r1, r2
 80021d8:	4618      	mov	r0, r3
 80021da:	f7ff ff5d 	bl	8002098 <__NVIC_SetPriority>
}
 80021de:	bf00      	nop
 80021e0:	3718      	adds	r7, #24
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}

080021e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b082      	sub	sp, #8
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	4603      	mov	r3, r0
 80021ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff ff31 	bl	800205c <__NVIC_EnableIRQ>
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}

08002202 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b082      	sub	sp, #8
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7ff ffa2 	bl	8002154 <SysTick_Config>
 8002210:	4603      	mov	r3, r0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
	...

0800221c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800221c:	b480      	push	{r7}
 800221e:	b089      	sub	sp, #36	; 0x24
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800222a:	2300      	movs	r3, #0
 800222c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800222e:	2300      	movs	r3, #0
 8002230:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002232:	2300      	movs	r3, #0
 8002234:	61fb      	str	r3, [r7, #28]
 8002236:	e159      	b.n	80024ec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002238:	2201      	movs	r2, #1
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	697a      	ldr	r2, [r7, #20]
 8002248:	4013      	ands	r3, r2
 800224a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	429a      	cmp	r2, r3
 8002252:	f040 8148 	bne.w	80024e6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f003 0303 	and.w	r3, r3, #3
 800225e:	2b01      	cmp	r3, #1
 8002260:	d005      	beq.n	800226e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800226a:	2b02      	cmp	r3, #2
 800226c:	d130      	bne.n	80022d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	2203      	movs	r2, #3
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4013      	ands	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	68da      	ldr	r2, [r3, #12]
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4313      	orrs	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022a4:	2201      	movs	r2, #1
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	69ba      	ldr	r2, [r7, #24]
 80022b0:	4013      	ands	r3, r2
 80022b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	091b      	lsrs	r3, r3, #4
 80022ba:	f003 0201 	and.w	r2, r3, #1
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f003 0303 	and.w	r3, r3, #3
 80022d8:	2b03      	cmp	r3, #3
 80022da:	d017      	beq.n	800230c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	2203      	movs	r2, #3
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	43db      	mvns	r3, r3
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	4013      	ands	r3, r2
 80022f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	689a      	ldr	r2, [r3, #8]
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4313      	orrs	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f003 0303 	and.w	r3, r3, #3
 8002314:	2b02      	cmp	r3, #2
 8002316:	d123      	bne.n	8002360 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	08da      	lsrs	r2, r3, #3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	3208      	adds	r2, #8
 8002320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002324:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	f003 0307 	and.w	r3, r3, #7
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	220f      	movs	r2, #15
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4013      	ands	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	691a      	ldr	r2, [r3, #16]
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4313      	orrs	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	08da      	lsrs	r2, r3, #3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	3208      	adds	r2, #8
 800235a:	69b9      	ldr	r1, [r7, #24]
 800235c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	2203      	movs	r2, #3
 800236c:	fa02 f303 	lsl.w	r3, r2, r3
 8002370:	43db      	mvns	r3, r3
 8002372:	69ba      	ldr	r2, [r7, #24]
 8002374:	4013      	ands	r3, r2
 8002376:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f003 0203 	and.w	r2, r3, #3
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	4313      	orrs	r3, r2
 800238c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800239c:	2b00      	cmp	r3, #0
 800239e:	f000 80a2 	beq.w	80024e6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	60fb      	str	r3, [r7, #12]
 80023a6:	4b57      	ldr	r3, [pc, #348]	; (8002504 <HAL_GPIO_Init+0x2e8>)
 80023a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023aa:	4a56      	ldr	r2, [pc, #344]	; (8002504 <HAL_GPIO_Init+0x2e8>)
 80023ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023b0:	6453      	str	r3, [r2, #68]	; 0x44
 80023b2:	4b54      	ldr	r3, [pc, #336]	; (8002504 <HAL_GPIO_Init+0x2e8>)
 80023b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023be:	4a52      	ldr	r2, [pc, #328]	; (8002508 <HAL_GPIO_Init+0x2ec>)
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	089b      	lsrs	r3, r3, #2
 80023c4:	3302      	adds	r3, #2
 80023c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	f003 0303 	and.w	r3, r3, #3
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	220f      	movs	r2, #15
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	43db      	mvns	r3, r3
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	4013      	ands	r3, r2
 80023e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a49      	ldr	r2, [pc, #292]	; (800250c <HAL_GPIO_Init+0x2f0>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d019      	beq.n	800241e <HAL_GPIO_Init+0x202>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a48      	ldr	r2, [pc, #288]	; (8002510 <HAL_GPIO_Init+0x2f4>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d013      	beq.n	800241a <HAL_GPIO_Init+0x1fe>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a47      	ldr	r2, [pc, #284]	; (8002514 <HAL_GPIO_Init+0x2f8>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d00d      	beq.n	8002416 <HAL_GPIO_Init+0x1fa>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a46      	ldr	r2, [pc, #280]	; (8002518 <HAL_GPIO_Init+0x2fc>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d007      	beq.n	8002412 <HAL_GPIO_Init+0x1f6>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a45      	ldr	r2, [pc, #276]	; (800251c <HAL_GPIO_Init+0x300>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d101      	bne.n	800240e <HAL_GPIO_Init+0x1f2>
 800240a:	2304      	movs	r3, #4
 800240c:	e008      	b.n	8002420 <HAL_GPIO_Init+0x204>
 800240e:	2307      	movs	r3, #7
 8002410:	e006      	b.n	8002420 <HAL_GPIO_Init+0x204>
 8002412:	2303      	movs	r3, #3
 8002414:	e004      	b.n	8002420 <HAL_GPIO_Init+0x204>
 8002416:	2302      	movs	r3, #2
 8002418:	e002      	b.n	8002420 <HAL_GPIO_Init+0x204>
 800241a:	2301      	movs	r3, #1
 800241c:	e000      	b.n	8002420 <HAL_GPIO_Init+0x204>
 800241e:	2300      	movs	r3, #0
 8002420:	69fa      	ldr	r2, [r7, #28]
 8002422:	f002 0203 	and.w	r2, r2, #3
 8002426:	0092      	lsls	r2, r2, #2
 8002428:	4093      	lsls	r3, r2
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	4313      	orrs	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002430:	4935      	ldr	r1, [pc, #212]	; (8002508 <HAL_GPIO_Init+0x2ec>)
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	089b      	lsrs	r3, r3, #2
 8002436:	3302      	adds	r3, #2
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800243e:	4b38      	ldr	r3, [pc, #224]	; (8002520 <HAL_GPIO_Init+0x304>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	43db      	mvns	r3, r3
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	4013      	ands	r3, r2
 800244c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	4313      	orrs	r3, r2
 8002460:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002462:	4a2f      	ldr	r2, [pc, #188]	; (8002520 <HAL_GPIO_Init+0x304>)
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002468:	4b2d      	ldr	r3, [pc, #180]	; (8002520 <HAL_GPIO_Init+0x304>)
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	43db      	mvns	r3, r3
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4013      	ands	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d003      	beq.n	800248c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	4313      	orrs	r3, r2
 800248a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800248c:	4a24      	ldr	r2, [pc, #144]	; (8002520 <HAL_GPIO_Init+0x304>)
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002492:	4b23      	ldr	r3, [pc, #140]	; (8002520 <HAL_GPIO_Init+0x304>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	43db      	mvns	r3, r3
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	4013      	ands	r3, r2
 80024a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d003      	beq.n	80024b6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024b6:	4a1a      	ldr	r2, [pc, #104]	; (8002520 <HAL_GPIO_Init+0x304>)
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024bc:	4b18      	ldr	r3, [pc, #96]	; (8002520 <HAL_GPIO_Init+0x304>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	43db      	mvns	r3, r3
 80024c6:	69ba      	ldr	r2, [r7, #24]
 80024c8:	4013      	ands	r3, r2
 80024ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d003      	beq.n	80024e0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	4313      	orrs	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024e0:	4a0f      	ldr	r2, [pc, #60]	; (8002520 <HAL_GPIO_Init+0x304>)
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	3301      	adds	r3, #1
 80024ea:	61fb      	str	r3, [r7, #28]
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	2b0f      	cmp	r3, #15
 80024f0:	f67f aea2 	bls.w	8002238 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024f4:	bf00      	nop
 80024f6:	bf00      	nop
 80024f8:	3724      	adds	r7, #36	; 0x24
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	40023800 	.word	0x40023800
 8002508:	40013800 	.word	0x40013800
 800250c:	40020000 	.word	0x40020000
 8002510:	40020400 	.word	0x40020400
 8002514:	40020800 	.word	0x40020800
 8002518:	40020c00 	.word	0x40020c00
 800251c:	40021000 	.word	0x40021000
 8002520:	40013c00 	.word	0x40013c00

08002524 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	460b      	mov	r3, r1
 800252e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	691a      	ldr	r2, [r3, #16]
 8002534:	887b      	ldrh	r3, [r7, #2]
 8002536:	4013      	ands	r3, r2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d002      	beq.n	8002542 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800253c:	2301      	movs	r3, #1
 800253e:	73fb      	strb	r3, [r7, #15]
 8002540:	e001      	b.n	8002546 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002542:	2300      	movs	r3, #0
 8002544:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002546:	7bfb      	ldrb	r3, [r7, #15]
}
 8002548:	4618      	mov	r0, r3
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	460b      	mov	r3, r1
 800255e:	807b      	strh	r3, [r7, #2]
 8002560:	4613      	mov	r3, r2
 8002562:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002564:	787b      	ldrb	r3, [r7, #1]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d003      	beq.n	8002572 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800256a:	887a      	ldrh	r2, [r7, #2]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002570:	e003      	b.n	800257a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002572:	887b      	ldrh	r3, [r7, #2]
 8002574:	041a      	lsls	r2, r3, #16
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	619a      	str	r2, [r3, #24]
}
 800257a:	bf00      	nop
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
	...

08002588 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002592:	4b08      	ldr	r3, [pc, #32]	; (80025b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002594:	695a      	ldr	r2, [r3, #20]
 8002596:	88fb      	ldrh	r3, [r7, #6]
 8002598:	4013      	ands	r3, r2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d006      	beq.n	80025ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800259e:	4a05      	ldr	r2, [pc, #20]	; (80025b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025a0:	88fb      	ldrh	r3, [r7, #6]
 80025a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025a4:	88fb      	ldrh	r3, [r7, #6]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f000 f806 	bl	80025b8 <HAL_GPIO_EXTI_Callback>
  }
}
 80025ac:	bf00      	nop
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40013c00 	.word	0x40013c00

080025b8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80025c2:	bf00      	nop
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
	...

080025d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e12b      	b.n	800283a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d106      	bne.n	80025fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7fe fa50 	bl	8000a9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2224      	movs	r2, #36	; 0x24
 8002600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f022 0201 	bic.w	r2, r2, #1
 8002612:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002622:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002632:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002634:	f001 f858 	bl	80036e8 <HAL_RCC_GetPCLK1Freq>
 8002638:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	4a81      	ldr	r2, [pc, #516]	; (8002844 <HAL_I2C_Init+0x274>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d807      	bhi.n	8002654 <HAL_I2C_Init+0x84>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	4a80      	ldr	r2, [pc, #512]	; (8002848 <HAL_I2C_Init+0x278>)
 8002648:	4293      	cmp	r3, r2
 800264a:	bf94      	ite	ls
 800264c:	2301      	movls	r3, #1
 800264e:	2300      	movhi	r3, #0
 8002650:	b2db      	uxtb	r3, r3
 8002652:	e006      	b.n	8002662 <HAL_I2C_Init+0x92>
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	4a7d      	ldr	r2, [pc, #500]	; (800284c <HAL_I2C_Init+0x27c>)
 8002658:	4293      	cmp	r3, r2
 800265a:	bf94      	ite	ls
 800265c:	2301      	movls	r3, #1
 800265e:	2300      	movhi	r3, #0
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d001      	beq.n	800266a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e0e7      	b.n	800283a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	4a78      	ldr	r2, [pc, #480]	; (8002850 <HAL_I2C_Init+0x280>)
 800266e:	fba2 2303 	umull	r2, r3, r2, r3
 8002672:	0c9b      	lsrs	r3, r3, #18
 8002674:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68ba      	ldr	r2, [r7, #8]
 8002686:	430a      	orrs	r2, r1
 8002688:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	4a6a      	ldr	r2, [pc, #424]	; (8002844 <HAL_I2C_Init+0x274>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d802      	bhi.n	80026a4 <HAL_I2C_Init+0xd4>
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	3301      	adds	r3, #1
 80026a2:	e009      	b.n	80026b8 <HAL_I2C_Init+0xe8>
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80026aa:	fb02 f303 	mul.w	r3, r2, r3
 80026ae:	4a69      	ldr	r2, [pc, #420]	; (8002854 <HAL_I2C_Init+0x284>)
 80026b0:	fba2 2303 	umull	r2, r3, r2, r3
 80026b4:	099b      	lsrs	r3, r3, #6
 80026b6:	3301      	adds	r3, #1
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	6812      	ldr	r2, [r2, #0]
 80026bc:	430b      	orrs	r3, r1
 80026be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80026ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	495c      	ldr	r1, [pc, #368]	; (8002844 <HAL_I2C_Init+0x274>)
 80026d4:	428b      	cmp	r3, r1
 80026d6:	d819      	bhi.n	800270c <HAL_I2C_Init+0x13c>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	1e59      	subs	r1, r3, #1
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80026e6:	1c59      	adds	r1, r3, #1
 80026e8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80026ec:	400b      	ands	r3, r1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00a      	beq.n	8002708 <HAL_I2C_Init+0x138>
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	1e59      	subs	r1, r3, #1
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002700:	3301      	adds	r3, #1
 8002702:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002706:	e051      	b.n	80027ac <HAL_I2C_Init+0x1dc>
 8002708:	2304      	movs	r3, #4
 800270a:	e04f      	b.n	80027ac <HAL_I2C_Init+0x1dc>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d111      	bne.n	8002738 <HAL_I2C_Init+0x168>
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	1e58      	subs	r0, r3, #1
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6859      	ldr	r1, [r3, #4]
 800271c:	460b      	mov	r3, r1
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	440b      	add	r3, r1
 8002722:	fbb0 f3f3 	udiv	r3, r0, r3
 8002726:	3301      	adds	r3, #1
 8002728:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800272c:	2b00      	cmp	r3, #0
 800272e:	bf0c      	ite	eq
 8002730:	2301      	moveq	r3, #1
 8002732:	2300      	movne	r3, #0
 8002734:	b2db      	uxtb	r3, r3
 8002736:	e012      	b.n	800275e <HAL_I2C_Init+0x18e>
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	1e58      	subs	r0, r3, #1
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6859      	ldr	r1, [r3, #4]
 8002740:	460b      	mov	r3, r1
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	440b      	add	r3, r1
 8002746:	0099      	lsls	r1, r3, #2
 8002748:	440b      	add	r3, r1
 800274a:	fbb0 f3f3 	udiv	r3, r0, r3
 800274e:	3301      	adds	r3, #1
 8002750:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002754:	2b00      	cmp	r3, #0
 8002756:	bf0c      	ite	eq
 8002758:	2301      	moveq	r3, #1
 800275a:	2300      	movne	r3, #0
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <HAL_I2C_Init+0x196>
 8002762:	2301      	movs	r3, #1
 8002764:	e022      	b.n	80027ac <HAL_I2C_Init+0x1dc>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10e      	bne.n	800278c <HAL_I2C_Init+0x1bc>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	1e58      	subs	r0, r3, #1
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6859      	ldr	r1, [r3, #4]
 8002776:	460b      	mov	r3, r1
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	440b      	add	r3, r1
 800277c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002780:	3301      	adds	r3, #1
 8002782:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002786:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800278a:	e00f      	b.n	80027ac <HAL_I2C_Init+0x1dc>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	1e58      	subs	r0, r3, #1
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6859      	ldr	r1, [r3, #4]
 8002794:	460b      	mov	r3, r1
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	0099      	lsls	r1, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	fbb0 f3f3 	udiv	r3, r0, r3
 80027a2:	3301      	adds	r3, #1
 80027a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027ac:	6879      	ldr	r1, [r7, #4]
 80027ae:	6809      	ldr	r1, [r1, #0]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	69da      	ldr	r2, [r3, #28]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	431a      	orrs	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80027da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	6911      	ldr	r1, [r2, #16]
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	68d2      	ldr	r2, [r2, #12]
 80027e6:	4311      	orrs	r1, r2
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6812      	ldr	r2, [r2, #0]
 80027ec:	430b      	orrs	r3, r1
 80027ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	695a      	ldr	r2, [r3, #20]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	430a      	orrs	r2, r1
 800280a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f042 0201 	orr.w	r2, r2, #1
 800281a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2220      	movs	r2, #32
 8002826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	000186a0 	.word	0x000186a0
 8002848:	001e847f 	.word	0x001e847f
 800284c:	003d08ff 	.word	0x003d08ff
 8002850:	431bde83 	.word	0x431bde83
 8002854:	10624dd3 	.word	0x10624dd3

08002858 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b088      	sub	sp, #32
 800285c:	af02      	add	r7, sp, #8
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	4608      	mov	r0, r1
 8002862:	4611      	mov	r1, r2
 8002864:	461a      	mov	r2, r3
 8002866:	4603      	mov	r3, r0
 8002868:	817b      	strh	r3, [r7, #10]
 800286a:	460b      	mov	r3, r1
 800286c:	813b      	strh	r3, [r7, #8]
 800286e:	4613      	mov	r3, r2
 8002870:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002872:	f7ff fb91 	bl	8001f98 <HAL_GetTick>
 8002876:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800287e:	b2db      	uxtb	r3, r3
 8002880:	2b20      	cmp	r3, #32
 8002882:	f040 80d9 	bne.w	8002a38 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	2319      	movs	r3, #25
 800288c:	2201      	movs	r2, #1
 800288e:	496d      	ldr	r1, [pc, #436]	; (8002a44 <HAL_I2C_Mem_Write+0x1ec>)
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f000 f971 	bl	8002b78 <I2C_WaitOnFlagUntilTimeout>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d001      	beq.n	80028a0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800289c:	2302      	movs	r3, #2
 800289e:	e0cc      	b.n	8002a3a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d101      	bne.n	80028ae <HAL_I2C_Mem_Write+0x56>
 80028aa:	2302      	movs	r3, #2
 80028ac:	e0c5      	b.n	8002a3a <HAL_I2C_Mem_Write+0x1e2>
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2201      	movs	r2, #1
 80028b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d007      	beq.n	80028d4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f042 0201 	orr.w	r2, r2, #1
 80028d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2221      	movs	r2, #33	; 0x21
 80028e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2240      	movs	r2, #64	; 0x40
 80028f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6a3a      	ldr	r2, [r7, #32]
 80028fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002904:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800290a:	b29a      	uxth	r2, r3
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	4a4d      	ldr	r2, [pc, #308]	; (8002a48 <HAL_I2C_Mem_Write+0x1f0>)
 8002914:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002916:	88f8      	ldrh	r0, [r7, #6]
 8002918:	893a      	ldrh	r2, [r7, #8]
 800291a:	8979      	ldrh	r1, [r7, #10]
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	9301      	str	r3, [sp, #4]
 8002920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002922:	9300      	str	r3, [sp, #0]
 8002924:	4603      	mov	r3, r0
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	f000 f890 	bl	8002a4c <I2C_RequestMemoryWrite>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d052      	beq.n	80029d8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e081      	b.n	8002a3a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002936:	697a      	ldr	r2, [r7, #20]
 8002938:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800293a:	68f8      	ldr	r0, [r7, #12]
 800293c:	f000 f9f2 	bl	8002d24 <I2C_WaitOnTXEFlagUntilTimeout>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00d      	beq.n	8002962 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294a:	2b04      	cmp	r3, #4
 800294c:	d107      	bne.n	800295e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800295c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e06b      	b.n	8002a3a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002966:	781a      	ldrb	r2, [r3, #0]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002972:	1c5a      	adds	r2, r3, #1
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800297c:	3b01      	subs	r3, #1
 800297e:	b29a      	uxth	r2, r3
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002988:	b29b      	uxth	r3, r3
 800298a:	3b01      	subs	r3, #1
 800298c:	b29a      	uxth	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	695b      	ldr	r3, [r3, #20]
 8002998:	f003 0304 	and.w	r3, r3, #4
 800299c:	2b04      	cmp	r3, #4
 800299e:	d11b      	bne.n	80029d8 <HAL_I2C_Mem_Write+0x180>
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d017      	beq.n	80029d8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ac:	781a      	ldrb	r2, [r3, #0]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b8:	1c5a      	adds	r2, r3, #1
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029c2:	3b01      	subs	r3, #1
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	3b01      	subs	r3, #1
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1aa      	bne.n	8002936 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029e0:	697a      	ldr	r2, [r7, #20]
 80029e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	f000 f9de 	bl	8002da6 <I2C_WaitOnBTFFlagUntilTimeout>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d00d      	beq.n	8002a0c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f4:	2b04      	cmp	r3, #4
 80029f6:	d107      	bne.n	8002a08 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a06:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e016      	b.n	8002a3a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2220      	movs	r2, #32
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002a34:	2300      	movs	r3, #0
 8002a36:	e000      	b.n	8002a3a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002a38:	2302      	movs	r3, #2
  }
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3718      	adds	r7, #24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	00100002 	.word	0x00100002
 8002a48:	ffff0000 	.word	0xffff0000

08002a4c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b088      	sub	sp, #32
 8002a50:	af02      	add	r7, sp, #8
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	4608      	mov	r0, r1
 8002a56:	4611      	mov	r1, r2
 8002a58:	461a      	mov	r2, r3
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	817b      	strh	r3, [r7, #10]
 8002a5e:	460b      	mov	r3, r1
 8002a60:	813b      	strh	r3, [r7, #8]
 8002a62:	4613      	mov	r3, r2
 8002a64:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a78:	9300      	str	r3, [sp, #0]
 8002a7a:	6a3b      	ldr	r3, [r7, #32]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a82:	68f8      	ldr	r0, [r7, #12]
 8002a84:	f000 f878 	bl	8002b78 <I2C_WaitOnFlagUntilTimeout>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00d      	beq.n	8002aaa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a9c:	d103      	bne.n	8002aa6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002aa4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e05f      	b.n	8002b6a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002aaa:	897b      	ldrh	r3, [r7, #10]
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	461a      	mov	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ab8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002abc:	6a3a      	ldr	r2, [r7, #32]
 8002abe:	492d      	ldr	r1, [pc, #180]	; (8002b74 <I2C_RequestMemoryWrite+0x128>)
 8002ac0:	68f8      	ldr	r0, [r7, #12]
 8002ac2:	f000 f8b0 	bl	8002c26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e04c      	b.n	8002b6a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	617b      	str	r3, [r7, #20]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	617b      	str	r3, [r7, #20]
 8002ae4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ae6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ae8:	6a39      	ldr	r1, [r7, #32]
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f000 f91a 	bl	8002d24 <I2C_WaitOnTXEFlagUntilTimeout>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d00d      	beq.n	8002b12 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afa:	2b04      	cmp	r3, #4
 8002afc:	d107      	bne.n	8002b0e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e02b      	b.n	8002b6a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b12:	88fb      	ldrh	r3, [r7, #6]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d105      	bne.n	8002b24 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b18:	893b      	ldrh	r3, [r7, #8]
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	611a      	str	r2, [r3, #16]
 8002b22:	e021      	b.n	8002b68 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002b24:	893b      	ldrh	r3, [r7, #8]
 8002b26:	0a1b      	lsrs	r3, r3, #8
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	b2da      	uxtb	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b34:	6a39      	ldr	r1, [r7, #32]
 8002b36:	68f8      	ldr	r0, [r7, #12]
 8002b38:	f000 f8f4 	bl	8002d24 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00d      	beq.n	8002b5e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b46:	2b04      	cmp	r3, #4
 8002b48:	d107      	bne.n	8002b5a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e005      	b.n	8002b6a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b5e:	893b      	ldrh	r3, [r7, #8]
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3718      	adds	r7, #24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	00010002 	.word	0x00010002

08002b78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	603b      	str	r3, [r7, #0]
 8002b84:	4613      	mov	r3, r2
 8002b86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b88:	e025      	b.n	8002bd6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b90:	d021      	beq.n	8002bd6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b92:	f7ff fa01 	bl	8001f98 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	683a      	ldr	r2, [r7, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d302      	bcc.n	8002ba8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d116      	bne.n	8002bd6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2200      	movs	r2, #0
 8002bac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2220      	movs	r2, #32
 8002bb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc2:	f043 0220 	orr.w	r2, r3, #32
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e023      	b.n	8002c1e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	0c1b      	lsrs	r3, r3, #16
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d10d      	bne.n	8002bfc <I2C_WaitOnFlagUntilTimeout+0x84>
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	43da      	mvns	r2, r3
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	4013      	ands	r3, r2
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	bf0c      	ite	eq
 8002bf2:	2301      	moveq	r3, #1
 8002bf4:	2300      	movne	r3, #0
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	e00c      	b.n	8002c16 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	699b      	ldr	r3, [r3, #24]
 8002c02:	43da      	mvns	r2, r3
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	4013      	ands	r3, r2
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	bf0c      	ite	eq
 8002c0e:	2301      	moveq	r3, #1
 8002c10:	2300      	movne	r3, #0
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	461a      	mov	r2, r3
 8002c16:	79fb      	ldrb	r3, [r7, #7]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d0b6      	beq.n	8002b8a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3710      	adds	r7, #16
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}

08002c26 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c26:	b580      	push	{r7, lr}
 8002c28:	b084      	sub	sp, #16
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	60f8      	str	r0, [r7, #12]
 8002c2e:	60b9      	str	r1, [r7, #8]
 8002c30:	607a      	str	r2, [r7, #4]
 8002c32:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c34:	e051      	b.n	8002cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	695b      	ldr	r3, [r3, #20]
 8002c3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c44:	d123      	bne.n	8002c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c54:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c5e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2200      	movs	r2, #0
 8002c64:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2220      	movs	r2, #32
 8002c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	f043 0204 	orr.w	r2, r3, #4
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e046      	b.n	8002d1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c94:	d021      	beq.n	8002cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c96:	f7ff f97f 	bl	8001f98 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d302      	bcc.n	8002cac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d116      	bne.n	8002cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2220      	movs	r2, #32
 8002cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	f043 0220 	orr.w	r2, r3, #32
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e020      	b.n	8002d1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	0c1b      	lsrs	r3, r3, #16
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d10c      	bne.n	8002cfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	695b      	ldr	r3, [r3, #20]
 8002cea:	43da      	mvns	r2, r3
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	bf14      	ite	ne
 8002cf6:	2301      	movne	r3, #1
 8002cf8:	2300      	moveq	r3, #0
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	e00b      	b.n	8002d16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	43da      	mvns	r2, r3
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	bf14      	ite	ne
 8002d10:	2301      	movne	r3, #1
 8002d12:	2300      	moveq	r3, #0
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d18d      	bne.n	8002c36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3710      	adds	r7, #16
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d30:	e02d      	b.n	8002d8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f000 f878 	bl	8002e28 <I2C_IsAcknowledgeFailed>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e02d      	b.n	8002d9e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d48:	d021      	beq.n	8002d8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d4a:	f7ff f925 	bl	8001f98 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	68ba      	ldr	r2, [r7, #8]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d302      	bcc.n	8002d60 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d116      	bne.n	8002d8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2220      	movs	r2, #32
 8002d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7a:	f043 0220 	orr.w	r2, r3, #32
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e007      	b.n	8002d9e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	695b      	ldr	r3, [r3, #20]
 8002d94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d98:	2b80      	cmp	r3, #128	; 0x80
 8002d9a:	d1ca      	bne.n	8002d32 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b084      	sub	sp, #16
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	60f8      	str	r0, [r7, #12]
 8002dae:	60b9      	str	r1, [r7, #8]
 8002db0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002db2:	e02d      	b.n	8002e10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f000 f837 	bl	8002e28 <I2C_IsAcknowledgeFailed>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e02d      	b.n	8002e20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dca:	d021      	beq.n	8002e10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dcc:	f7ff f8e4 	bl	8001f98 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d302      	bcc.n	8002de2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d116      	bne.n	8002e10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2220      	movs	r2, #32
 8002dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfc:	f043 0220 	orr.w	r2, r3, #32
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e007      	b.n	8002e20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	f003 0304 	and.w	r3, r3, #4
 8002e1a:	2b04      	cmp	r3, #4
 8002e1c:	d1ca      	bne.n	8002db4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e3e:	d11b      	bne.n	8002e78 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e48:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2220      	movs	r2, #32
 8002e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e64:	f043 0204 	orr.w	r2, r3, #4
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e000      	b.n	8002e7a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	370c      	adds	r7, #12
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
	...

08002e88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e267      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d075      	beq.n	8002f92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ea6:	4b88      	ldr	r3, [pc, #544]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 030c 	and.w	r3, r3, #12
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	d00c      	beq.n	8002ecc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eb2:	4b85      	ldr	r3, [pc, #532]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002eba:	2b08      	cmp	r3, #8
 8002ebc:	d112      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ebe:	4b82      	ldr	r3, [pc, #520]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ec6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eca:	d10b      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ecc:	4b7e      	ldr	r3, [pc, #504]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d05b      	beq.n	8002f90 <HAL_RCC_OscConfig+0x108>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d157      	bne.n	8002f90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e242      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002eec:	d106      	bne.n	8002efc <HAL_RCC_OscConfig+0x74>
 8002eee:	4b76      	ldr	r3, [pc, #472]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a75      	ldr	r2, [pc, #468]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ef8:	6013      	str	r3, [r2, #0]
 8002efa:	e01d      	b.n	8002f38 <HAL_RCC_OscConfig+0xb0>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f04:	d10c      	bne.n	8002f20 <HAL_RCC_OscConfig+0x98>
 8002f06:	4b70      	ldr	r3, [pc, #448]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a6f      	ldr	r2, [pc, #444]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f10:	6013      	str	r3, [r2, #0]
 8002f12:	4b6d      	ldr	r3, [pc, #436]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a6c      	ldr	r2, [pc, #432]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f1c:	6013      	str	r3, [r2, #0]
 8002f1e:	e00b      	b.n	8002f38 <HAL_RCC_OscConfig+0xb0>
 8002f20:	4b69      	ldr	r3, [pc, #420]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a68      	ldr	r2, [pc, #416]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f2a:	6013      	str	r3, [r2, #0]
 8002f2c:	4b66      	ldr	r3, [pc, #408]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a65      	ldr	r2, [pc, #404]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d013      	beq.n	8002f68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f40:	f7ff f82a 	bl	8001f98 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f46:	e008      	b.n	8002f5a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f48:	f7ff f826 	bl	8001f98 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b64      	cmp	r3, #100	; 0x64
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e207      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f5a:	4b5b      	ldr	r3, [pc, #364]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d0f0      	beq.n	8002f48 <HAL_RCC_OscConfig+0xc0>
 8002f66:	e014      	b.n	8002f92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f68:	f7ff f816 	bl	8001f98 <HAL_GetTick>
 8002f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f6e:	e008      	b.n	8002f82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f70:	f7ff f812 	bl	8001f98 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b64      	cmp	r3, #100	; 0x64
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e1f3      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f82:	4b51      	ldr	r3, [pc, #324]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d1f0      	bne.n	8002f70 <HAL_RCC_OscConfig+0xe8>
 8002f8e:	e000      	b.n	8002f92 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d063      	beq.n	8003066 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f9e:	4b4a      	ldr	r3, [pc, #296]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f003 030c 	and.w	r3, r3, #12
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00b      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002faa:	4b47      	ldr	r3, [pc, #284]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fb2:	2b08      	cmp	r3, #8
 8002fb4:	d11c      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fb6:	4b44      	ldr	r3, [pc, #272]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d116      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fc2:	4b41      	ldr	r3, [pc, #260]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d005      	beq.n	8002fda <HAL_RCC_OscConfig+0x152>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d001      	beq.n	8002fda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e1c7      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fda:	4b3b      	ldr	r3, [pc, #236]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	4937      	ldr	r1, [pc, #220]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fee:	e03a      	b.n	8003066 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d020      	beq.n	800303a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ff8:	4b34      	ldr	r3, [pc, #208]	; (80030cc <HAL_RCC_OscConfig+0x244>)
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffe:	f7fe ffcb 	bl	8001f98 <HAL_GetTick>
 8003002:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003004:	e008      	b.n	8003018 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003006:	f7fe ffc7 	bl	8001f98 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e1a8      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003018:	4b2b      	ldr	r3, [pc, #172]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0302 	and.w	r3, r3, #2
 8003020:	2b00      	cmp	r3, #0
 8003022:	d0f0      	beq.n	8003006 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003024:	4b28      	ldr	r3, [pc, #160]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	00db      	lsls	r3, r3, #3
 8003032:	4925      	ldr	r1, [pc, #148]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 8003034:	4313      	orrs	r3, r2
 8003036:	600b      	str	r3, [r1, #0]
 8003038:	e015      	b.n	8003066 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800303a:	4b24      	ldr	r3, [pc, #144]	; (80030cc <HAL_RCC_OscConfig+0x244>)
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003040:	f7fe ffaa 	bl	8001f98 <HAL_GetTick>
 8003044:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003046:	e008      	b.n	800305a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003048:	f7fe ffa6 	bl	8001f98 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b02      	cmp	r3, #2
 8003054:	d901      	bls.n	800305a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e187      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800305a:	4b1b      	ldr	r3, [pc, #108]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0302 	and.w	r3, r3, #2
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f0      	bne.n	8003048 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	2b00      	cmp	r3, #0
 8003070:	d036      	beq.n	80030e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d016      	beq.n	80030a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800307a:	4b15      	ldr	r3, [pc, #84]	; (80030d0 <HAL_RCC_OscConfig+0x248>)
 800307c:	2201      	movs	r2, #1
 800307e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003080:	f7fe ff8a 	bl	8001f98 <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003088:	f7fe ff86 	bl	8001f98 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b02      	cmp	r3, #2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e167      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800309a:	4b0b      	ldr	r3, [pc, #44]	; (80030c8 <HAL_RCC_OscConfig+0x240>)
 800309c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d0f0      	beq.n	8003088 <HAL_RCC_OscConfig+0x200>
 80030a6:	e01b      	b.n	80030e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030a8:	4b09      	ldr	r3, [pc, #36]	; (80030d0 <HAL_RCC_OscConfig+0x248>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ae:	f7fe ff73 	bl	8001f98 <HAL_GetTick>
 80030b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b4:	e00e      	b.n	80030d4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030b6:	f7fe ff6f 	bl	8001f98 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d907      	bls.n	80030d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e150      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
 80030c8:	40023800 	.word	0x40023800
 80030cc:	42470000 	.word	0x42470000
 80030d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d4:	4b88      	ldr	r3, [pc, #544]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 80030d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1ea      	bne.n	80030b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 8097 	beq.w	800321c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ee:	2300      	movs	r3, #0
 80030f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030f2:	4b81      	ldr	r3, [pc, #516]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 80030f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d10f      	bne.n	800311e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030fe:	2300      	movs	r3, #0
 8003100:	60bb      	str	r3, [r7, #8]
 8003102:	4b7d      	ldr	r3, [pc, #500]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	4a7c      	ldr	r2, [pc, #496]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800310c:	6413      	str	r3, [r2, #64]	; 0x40
 800310e:	4b7a      	ldr	r3, [pc, #488]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003116:	60bb      	str	r3, [r7, #8]
 8003118:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800311a:	2301      	movs	r3, #1
 800311c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800311e:	4b77      	ldr	r3, [pc, #476]	; (80032fc <HAL_RCC_OscConfig+0x474>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003126:	2b00      	cmp	r3, #0
 8003128:	d118      	bne.n	800315c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800312a:	4b74      	ldr	r3, [pc, #464]	; (80032fc <HAL_RCC_OscConfig+0x474>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a73      	ldr	r2, [pc, #460]	; (80032fc <HAL_RCC_OscConfig+0x474>)
 8003130:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003134:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003136:	f7fe ff2f 	bl	8001f98 <HAL_GetTick>
 800313a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313c:	e008      	b.n	8003150 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800313e:	f7fe ff2b 	bl	8001f98 <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	2b02      	cmp	r3, #2
 800314a:	d901      	bls.n	8003150 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e10c      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003150:	4b6a      	ldr	r3, [pc, #424]	; (80032fc <HAL_RCC_OscConfig+0x474>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003158:	2b00      	cmp	r3, #0
 800315a:	d0f0      	beq.n	800313e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d106      	bne.n	8003172 <HAL_RCC_OscConfig+0x2ea>
 8003164:	4b64      	ldr	r3, [pc, #400]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003168:	4a63      	ldr	r2, [pc, #396]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 800316a:	f043 0301 	orr.w	r3, r3, #1
 800316e:	6713      	str	r3, [r2, #112]	; 0x70
 8003170:	e01c      	b.n	80031ac <HAL_RCC_OscConfig+0x324>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	2b05      	cmp	r3, #5
 8003178:	d10c      	bne.n	8003194 <HAL_RCC_OscConfig+0x30c>
 800317a:	4b5f      	ldr	r3, [pc, #380]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 800317c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800317e:	4a5e      	ldr	r2, [pc, #376]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003180:	f043 0304 	orr.w	r3, r3, #4
 8003184:	6713      	str	r3, [r2, #112]	; 0x70
 8003186:	4b5c      	ldr	r3, [pc, #368]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800318a:	4a5b      	ldr	r2, [pc, #364]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 800318c:	f043 0301 	orr.w	r3, r3, #1
 8003190:	6713      	str	r3, [r2, #112]	; 0x70
 8003192:	e00b      	b.n	80031ac <HAL_RCC_OscConfig+0x324>
 8003194:	4b58      	ldr	r3, [pc, #352]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003196:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003198:	4a57      	ldr	r2, [pc, #348]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 800319a:	f023 0301 	bic.w	r3, r3, #1
 800319e:	6713      	str	r3, [r2, #112]	; 0x70
 80031a0:	4b55      	ldr	r3, [pc, #340]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 80031a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a4:	4a54      	ldr	r2, [pc, #336]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 80031a6:	f023 0304 	bic.w	r3, r3, #4
 80031aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d015      	beq.n	80031e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b4:	f7fe fef0 	bl	8001f98 <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ba:	e00a      	b.n	80031d2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031bc:	f7fe feec 	bl	8001f98 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d901      	bls.n	80031d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e0cb      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031d2:	4b49      	ldr	r3, [pc, #292]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 80031d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d0ee      	beq.n	80031bc <HAL_RCC_OscConfig+0x334>
 80031de:	e014      	b.n	800320a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031e0:	f7fe feda 	bl	8001f98 <HAL_GetTick>
 80031e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031e6:	e00a      	b.n	80031fe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031e8:	f7fe fed6 	bl	8001f98 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d901      	bls.n	80031fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e0b5      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031fe:	4b3e      	ldr	r3, [pc, #248]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1ee      	bne.n	80031e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800320a:	7dfb      	ldrb	r3, [r7, #23]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d105      	bne.n	800321c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003210:	4b39      	ldr	r3, [pc, #228]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003214:	4a38      	ldr	r2, [pc, #224]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003216:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800321a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	2b00      	cmp	r3, #0
 8003222:	f000 80a1 	beq.w	8003368 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003226:	4b34      	ldr	r3, [pc, #208]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f003 030c 	and.w	r3, r3, #12
 800322e:	2b08      	cmp	r3, #8
 8003230:	d05c      	beq.n	80032ec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	2b02      	cmp	r3, #2
 8003238:	d141      	bne.n	80032be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800323a:	4b31      	ldr	r3, [pc, #196]	; (8003300 <HAL_RCC_OscConfig+0x478>)
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003240:	f7fe feaa 	bl	8001f98 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003248:	f7fe fea6 	bl	8001f98 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e087      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800325a:	4b27      	ldr	r3, [pc, #156]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	69da      	ldr	r2, [r3, #28]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003274:	019b      	lsls	r3, r3, #6
 8003276:	431a      	orrs	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327c:	085b      	lsrs	r3, r3, #1
 800327e:	3b01      	subs	r3, #1
 8003280:	041b      	lsls	r3, r3, #16
 8003282:	431a      	orrs	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003288:	061b      	lsls	r3, r3, #24
 800328a:	491b      	ldr	r1, [pc, #108]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 800328c:	4313      	orrs	r3, r2
 800328e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003290:	4b1b      	ldr	r3, [pc, #108]	; (8003300 <HAL_RCC_OscConfig+0x478>)
 8003292:	2201      	movs	r2, #1
 8003294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003296:	f7fe fe7f 	bl	8001f98 <HAL_GetTick>
 800329a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800329c:	e008      	b.n	80032b0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800329e:	f7fe fe7b 	bl	8001f98 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d901      	bls.n	80032b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e05c      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032b0:	4b11      	ldr	r3, [pc, #68]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d0f0      	beq.n	800329e <HAL_RCC_OscConfig+0x416>
 80032bc:	e054      	b.n	8003368 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032be:	4b10      	ldr	r3, [pc, #64]	; (8003300 <HAL_RCC_OscConfig+0x478>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c4:	f7fe fe68 	bl	8001f98 <HAL_GetTick>
 80032c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ca:	e008      	b.n	80032de <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032cc:	f7fe fe64 	bl	8001f98 <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d901      	bls.n	80032de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032da:	2303      	movs	r3, #3
 80032dc:	e045      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032de:	4b06      	ldr	r3, [pc, #24]	; (80032f8 <HAL_RCC_OscConfig+0x470>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d1f0      	bne.n	80032cc <HAL_RCC_OscConfig+0x444>
 80032ea:	e03d      	b.n	8003368 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d107      	bne.n	8003304 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e038      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
 80032f8:	40023800 	.word	0x40023800
 80032fc:	40007000 	.word	0x40007000
 8003300:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003304:	4b1b      	ldr	r3, [pc, #108]	; (8003374 <HAL_RCC_OscConfig+0x4ec>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d028      	beq.n	8003364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800331c:	429a      	cmp	r2, r3
 800331e:	d121      	bne.n	8003364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800332a:	429a      	cmp	r2, r3
 800332c:	d11a      	bne.n	8003364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003334:	4013      	ands	r3, r2
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800333a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800333c:	4293      	cmp	r3, r2
 800333e:	d111      	bne.n	8003364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800334a:	085b      	lsrs	r3, r3, #1
 800334c:	3b01      	subs	r3, #1
 800334e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003350:	429a      	cmp	r2, r3
 8003352:	d107      	bne.n	8003364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800335e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003360:	429a      	cmp	r2, r3
 8003362:	d001      	beq.n	8003368 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e000      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3718      	adds	r7, #24
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	40023800 	.word	0x40023800

08003378 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d101      	bne.n	800338c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e0cc      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800338c:	4b68      	ldr	r3, [pc, #416]	; (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	429a      	cmp	r2, r3
 8003398:	d90c      	bls.n	80033b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800339a:	4b65      	ldr	r3, [pc, #404]	; (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 800339c:	683a      	ldr	r2, [r7, #0]
 800339e:	b2d2      	uxtb	r2, r2
 80033a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a2:	4b63      	ldr	r3, [pc, #396]	; (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0307 	and.w	r3, r3, #7
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d001      	beq.n	80033b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e0b8      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d020      	beq.n	8003402 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d005      	beq.n	80033d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033cc:	4b59      	ldr	r3, [pc, #356]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	4a58      	ldr	r2, [pc, #352]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0308 	and.w	r3, r3, #8
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d005      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033e4:	4b53      	ldr	r3, [pc, #332]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	4a52      	ldr	r2, [pc, #328]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033f0:	4b50      	ldr	r3, [pc, #320]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	494d      	ldr	r1, [pc, #308]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d044      	beq.n	8003498 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d107      	bne.n	8003426 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003416:	4b47      	ldr	r3, [pc, #284]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d119      	bne.n	8003456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e07f      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	2b02      	cmp	r3, #2
 800342c:	d003      	beq.n	8003436 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003432:	2b03      	cmp	r3, #3
 8003434:	d107      	bne.n	8003446 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003436:	4b3f      	ldr	r3, [pc, #252]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d109      	bne.n	8003456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e06f      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003446:	4b3b      	ldr	r3, [pc, #236]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e067      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003456:	4b37      	ldr	r3, [pc, #220]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f023 0203 	bic.w	r2, r3, #3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	4934      	ldr	r1, [pc, #208]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003464:	4313      	orrs	r3, r2
 8003466:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003468:	f7fe fd96 	bl	8001f98 <HAL_GetTick>
 800346c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800346e:	e00a      	b.n	8003486 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003470:	f7fe fd92 	bl	8001f98 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	f241 3288 	movw	r2, #5000	; 0x1388
 800347e:	4293      	cmp	r3, r2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e04f      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003486:	4b2b      	ldr	r3, [pc, #172]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f003 020c 	and.w	r2, r3, #12
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	429a      	cmp	r2, r3
 8003496:	d1eb      	bne.n	8003470 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003498:	4b25      	ldr	r3, [pc, #148]	; (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0307 	and.w	r3, r3, #7
 80034a0:	683a      	ldr	r2, [r7, #0]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d20c      	bcs.n	80034c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a6:	4b22      	ldr	r3, [pc, #136]	; (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ae:	4b20      	ldr	r3, [pc, #128]	; (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0307 	and.w	r3, r3, #7
 80034b6:	683a      	ldr	r2, [r7, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d001      	beq.n	80034c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e032      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0304 	and.w	r3, r3, #4
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d008      	beq.n	80034de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034cc:	4b19      	ldr	r3, [pc, #100]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	4916      	ldr	r1, [pc, #88]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0308 	and.w	r3, r3, #8
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d009      	beq.n	80034fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034ea:	4b12      	ldr	r3, [pc, #72]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	691b      	ldr	r3, [r3, #16]
 80034f6:	00db      	lsls	r3, r3, #3
 80034f8:	490e      	ldr	r1, [pc, #56]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80034fe:	f000 f821 	bl	8003544 <HAL_RCC_GetSysClockFreq>
 8003502:	4602      	mov	r2, r0
 8003504:	4b0b      	ldr	r3, [pc, #44]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	091b      	lsrs	r3, r3, #4
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	490a      	ldr	r1, [pc, #40]	; (8003538 <HAL_RCC_ClockConfig+0x1c0>)
 8003510:	5ccb      	ldrb	r3, [r1, r3]
 8003512:	fa22 f303 	lsr.w	r3, r2, r3
 8003516:	4a09      	ldr	r2, [pc, #36]	; (800353c <HAL_RCC_ClockConfig+0x1c4>)
 8003518:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800351a:	4b09      	ldr	r3, [pc, #36]	; (8003540 <HAL_RCC_ClockConfig+0x1c8>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4618      	mov	r0, r3
 8003520:	f7fe fcf6 	bl	8001f10 <HAL_InitTick>

  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3710      	adds	r7, #16
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40023c00 	.word	0x40023c00
 8003534:	40023800 	.word	0x40023800
 8003538:	0800507c 	.word	0x0800507c
 800353c:	20000008 	.word	0x20000008
 8003540:	2000000c 	.word	0x2000000c

08003544 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003544:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003548:	b090      	sub	sp, #64	; 0x40
 800354a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800354c:	2300      	movs	r3, #0
 800354e:	637b      	str	r3, [r7, #52]	; 0x34
 8003550:	2300      	movs	r3, #0
 8003552:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003554:	2300      	movs	r3, #0
 8003556:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003558:	2300      	movs	r3, #0
 800355a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800355c:	4b59      	ldr	r3, [pc, #356]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f003 030c 	and.w	r3, r3, #12
 8003564:	2b08      	cmp	r3, #8
 8003566:	d00d      	beq.n	8003584 <HAL_RCC_GetSysClockFreq+0x40>
 8003568:	2b08      	cmp	r3, #8
 800356a:	f200 80a1 	bhi.w	80036b0 <HAL_RCC_GetSysClockFreq+0x16c>
 800356e:	2b00      	cmp	r3, #0
 8003570:	d002      	beq.n	8003578 <HAL_RCC_GetSysClockFreq+0x34>
 8003572:	2b04      	cmp	r3, #4
 8003574:	d003      	beq.n	800357e <HAL_RCC_GetSysClockFreq+0x3a>
 8003576:	e09b      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003578:	4b53      	ldr	r3, [pc, #332]	; (80036c8 <HAL_RCC_GetSysClockFreq+0x184>)
 800357a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800357c:	e09b      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800357e:	4b53      	ldr	r3, [pc, #332]	; (80036cc <HAL_RCC_GetSysClockFreq+0x188>)
 8003580:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003582:	e098      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003584:	4b4f      	ldr	r3, [pc, #316]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800358c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800358e:	4b4d      	ldr	r3, [pc, #308]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d028      	beq.n	80035ec <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800359a:	4b4a      	ldr	r3, [pc, #296]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	099b      	lsrs	r3, r3, #6
 80035a0:	2200      	movs	r2, #0
 80035a2:	623b      	str	r3, [r7, #32]
 80035a4:	627a      	str	r2, [r7, #36]	; 0x24
 80035a6:	6a3b      	ldr	r3, [r7, #32]
 80035a8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80035ac:	2100      	movs	r1, #0
 80035ae:	4b47      	ldr	r3, [pc, #284]	; (80036cc <HAL_RCC_GetSysClockFreq+0x188>)
 80035b0:	fb03 f201 	mul.w	r2, r3, r1
 80035b4:	2300      	movs	r3, #0
 80035b6:	fb00 f303 	mul.w	r3, r0, r3
 80035ba:	4413      	add	r3, r2
 80035bc:	4a43      	ldr	r2, [pc, #268]	; (80036cc <HAL_RCC_GetSysClockFreq+0x188>)
 80035be:	fba0 1202 	umull	r1, r2, r0, r2
 80035c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80035c4:	460a      	mov	r2, r1
 80035c6:	62ba      	str	r2, [r7, #40]	; 0x28
 80035c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035ca:	4413      	add	r3, r2
 80035cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035d0:	2200      	movs	r2, #0
 80035d2:	61bb      	str	r3, [r7, #24]
 80035d4:	61fa      	str	r2, [r7, #28]
 80035d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035da:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80035de:	f7fc fe57 	bl	8000290 <__aeabi_uldivmod>
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	4613      	mov	r3, r2
 80035e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035ea:	e053      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035ec:	4b35      	ldr	r3, [pc, #212]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	099b      	lsrs	r3, r3, #6
 80035f2:	2200      	movs	r2, #0
 80035f4:	613b      	str	r3, [r7, #16]
 80035f6:	617a      	str	r2, [r7, #20]
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80035fe:	f04f 0b00 	mov.w	fp, #0
 8003602:	4652      	mov	r2, sl
 8003604:	465b      	mov	r3, fp
 8003606:	f04f 0000 	mov.w	r0, #0
 800360a:	f04f 0100 	mov.w	r1, #0
 800360e:	0159      	lsls	r1, r3, #5
 8003610:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003614:	0150      	lsls	r0, r2, #5
 8003616:	4602      	mov	r2, r0
 8003618:	460b      	mov	r3, r1
 800361a:	ebb2 080a 	subs.w	r8, r2, sl
 800361e:	eb63 090b 	sbc.w	r9, r3, fp
 8003622:	f04f 0200 	mov.w	r2, #0
 8003626:	f04f 0300 	mov.w	r3, #0
 800362a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800362e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003632:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003636:	ebb2 0408 	subs.w	r4, r2, r8
 800363a:	eb63 0509 	sbc.w	r5, r3, r9
 800363e:	f04f 0200 	mov.w	r2, #0
 8003642:	f04f 0300 	mov.w	r3, #0
 8003646:	00eb      	lsls	r3, r5, #3
 8003648:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800364c:	00e2      	lsls	r2, r4, #3
 800364e:	4614      	mov	r4, r2
 8003650:	461d      	mov	r5, r3
 8003652:	eb14 030a 	adds.w	r3, r4, sl
 8003656:	603b      	str	r3, [r7, #0]
 8003658:	eb45 030b 	adc.w	r3, r5, fp
 800365c:	607b      	str	r3, [r7, #4]
 800365e:	f04f 0200 	mov.w	r2, #0
 8003662:	f04f 0300 	mov.w	r3, #0
 8003666:	e9d7 4500 	ldrd	r4, r5, [r7]
 800366a:	4629      	mov	r1, r5
 800366c:	028b      	lsls	r3, r1, #10
 800366e:	4621      	mov	r1, r4
 8003670:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003674:	4621      	mov	r1, r4
 8003676:	028a      	lsls	r2, r1, #10
 8003678:	4610      	mov	r0, r2
 800367a:	4619      	mov	r1, r3
 800367c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800367e:	2200      	movs	r2, #0
 8003680:	60bb      	str	r3, [r7, #8]
 8003682:	60fa      	str	r2, [r7, #12]
 8003684:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003688:	f7fc fe02 	bl	8000290 <__aeabi_uldivmod>
 800368c:	4602      	mov	r2, r0
 800368e:	460b      	mov	r3, r1
 8003690:	4613      	mov	r3, r2
 8003692:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003694:	4b0b      	ldr	r3, [pc, #44]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	0c1b      	lsrs	r3, r3, #16
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	3301      	adds	r3, #1
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80036a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ac:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80036ae:	e002      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036b0:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <HAL_RCC_GetSysClockFreq+0x184>)
 80036b2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80036b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3740      	adds	r7, #64	; 0x40
 80036bc:	46bd      	mov	sp, r7
 80036be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036c2:	bf00      	nop
 80036c4:	40023800 	.word	0x40023800
 80036c8:	00f42400 	.word	0x00f42400
 80036cc:	017d7840 	.word	0x017d7840

080036d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036d4:	4b03      	ldr	r3, [pc, #12]	; (80036e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80036d6:	681b      	ldr	r3, [r3, #0]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	20000008 	.word	0x20000008

080036e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80036ec:	f7ff fff0 	bl	80036d0 <HAL_RCC_GetHCLKFreq>
 80036f0:	4602      	mov	r2, r0
 80036f2:	4b05      	ldr	r3, [pc, #20]	; (8003708 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	0a9b      	lsrs	r3, r3, #10
 80036f8:	f003 0307 	and.w	r3, r3, #7
 80036fc:	4903      	ldr	r1, [pc, #12]	; (800370c <HAL_RCC_GetPCLK1Freq+0x24>)
 80036fe:	5ccb      	ldrb	r3, [r1, r3]
 8003700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003704:	4618      	mov	r0, r3
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40023800 	.word	0x40023800
 800370c:	0800508c 	.word	0x0800508c

08003710 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d101      	bne.n	8003722 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e041      	b.n	80037a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d106      	bne.n	800373c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7fe fb78 	bl	8001e2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2202      	movs	r2, #2
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	3304      	adds	r3, #4
 800374c:	4619      	mov	r1, r3
 800374e:	4610      	mov	r0, r2
 8003750:	f000 fac0 	bl	8003cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
	...

080037b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d001      	beq.n	80037c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e044      	b.n	8003852 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2202      	movs	r2, #2
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68da      	ldr	r2, [r3, #12]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 0201 	orr.w	r2, r2, #1
 80037de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a1e      	ldr	r2, [pc, #120]	; (8003860 <HAL_TIM_Base_Start_IT+0xb0>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d018      	beq.n	800381c <HAL_TIM_Base_Start_IT+0x6c>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037f2:	d013      	beq.n	800381c <HAL_TIM_Base_Start_IT+0x6c>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a1a      	ldr	r2, [pc, #104]	; (8003864 <HAL_TIM_Base_Start_IT+0xb4>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d00e      	beq.n	800381c <HAL_TIM_Base_Start_IT+0x6c>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a19      	ldr	r2, [pc, #100]	; (8003868 <HAL_TIM_Base_Start_IT+0xb8>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d009      	beq.n	800381c <HAL_TIM_Base_Start_IT+0x6c>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a17      	ldr	r2, [pc, #92]	; (800386c <HAL_TIM_Base_Start_IT+0xbc>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d004      	beq.n	800381c <HAL_TIM_Base_Start_IT+0x6c>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a16      	ldr	r2, [pc, #88]	; (8003870 <HAL_TIM_Base_Start_IT+0xc0>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d111      	bne.n	8003840 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	f003 0307 	and.w	r3, r3, #7
 8003826:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2b06      	cmp	r3, #6
 800382c:	d010      	beq.n	8003850 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f042 0201 	orr.w	r2, r2, #1
 800383c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800383e:	e007      	b.n	8003850 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f042 0201 	orr.w	r2, r2, #1
 800384e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3714      	adds	r7, #20
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	40010000 	.word	0x40010000
 8003864:	40000400 	.word	0x40000400
 8003868:	40000800 	.word	0x40000800
 800386c:	40000c00 	.word	0x40000c00
 8003870:	40014000 	.word	0x40014000

08003874 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68da      	ldr	r2, [r3, #12]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f022 0201 	bic.w	r2, r2, #1
 800388a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	6a1a      	ldr	r2, [r3, #32]
 8003892:	f241 1311 	movw	r3, #4369	; 0x1111
 8003896:	4013      	ands	r3, r2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d10f      	bne.n	80038bc <HAL_TIM_Base_Stop_IT+0x48>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	6a1a      	ldr	r2, [r3, #32]
 80038a2:	f240 4344 	movw	r3, #1092	; 0x444
 80038a6:	4013      	ands	r3, r2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d107      	bne.n	80038bc <HAL_TIM_Base_Stop_IT+0x48>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f022 0201 	bic.w	r2, r2, #1
 80038ba:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b082      	sub	sp, #8
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	691b      	ldr	r3, [r3, #16]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d122      	bne.n	800392e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d11b      	bne.n	800392e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f06f 0202 	mvn.w	r2, #2
 80038fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	699b      	ldr	r3, [r3, #24]
 800390c:	f003 0303 	and.w	r3, r3, #3
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f000 f9bf 	bl	8003c98 <HAL_TIM_IC_CaptureCallback>
 800391a:	e005      	b.n	8003928 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 f9b1 	bl	8003c84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f9c2 	bl	8003cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	f003 0304 	and.w	r3, r3, #4
 8003938:	2b04      	cmp	r3, #4
 800393a:	d122      	bne.n	8003982 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	f003 0304 	and.w	r3, r3, #4
 8003946:	2b04      	cmp	r3, #4
 8003948:	d11b      	bne.n	8003982 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f06f 0204 	mvn.w	r2, #4
 8003952:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2202      	movs	r2, #2
 8003958:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003964:	2b00      	cmp	r3, #0
 8003966:	d003      	beq.n	8003970 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f000 f995 	bl	8003c98 <HAL_TIM_IC_CaptureCallback>
 800396e:	e005      	b.n	800397c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f000 f987 	bl	8003c84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f000 f998 	bl	8003cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	691b      	ldr	r3, [r3, #16]
 8003988:	f003 0308 	and.w	r3, r3, #8
 800398c:	2b08      	cmp	r3, #8
 800398e:	d122      	bne.n	80039d6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	f003 0308 	and.w	r3, r3, #8
 800399a:	2b08      	cmp	r3, #8
 800399c:	d11b      	bne.n	80039d6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f06f 0208 	mvn.w	r2, #8
 80039a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2204      	movs	r2, #4
 80039ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	69db      	ldr	r3, [r3, #28]
 80039b4:	f003 0303 	and.w	r3, r3, #3
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d003      	beq.n	80039c4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f000 f96b 	bl	8003c98 <HAL_TIM_IC_CaptureCallback>
 80039c2:	e005      	b.n	80039d0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f000 f95d 	bl	8003c84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 f96e 	bl	8003cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	f003 0310 	and.w	r3, r3, #16
 80039e0:	2b10      	cmp	r3, #16
 80039e2:	d122      	bne.n	8003a2a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	f003 0310 	and.w	r3, r3, #16
 80039ee:	2b10      	cmp	r3, #16
 80039f0:	d11b      	bne.n	8003a2a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f06f 0210 	mvn.w	r2, #16
 80039fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2208      	movs	r2, #8
 8003a00:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	69db      	ldr	r3, [r3, #28]
 8003a08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d003      	beq.n	8003a18 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f000 f941 	bl	8003c98 <HAL_TIM_IC_CaptureCallback>
 8003a16:	e005      	b.n	8003a24 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 f933 	bl	8003c84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f000 f944 	bl	8003cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	691b      	ldr	r3, [r3, #16]
 8003a30:	f003 0301 	and.w	r3, r3, #1
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d10e      	bne.n	8003a56 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d107      	bne.n	8003a56 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f06f 0201 	mvn.w	r2, #1
 8003a4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 f90d 	bl	8003c70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a60:	2b80      	cmp	r3, #128	; 0x80
 8003a62:	d10e      	bne.n	8003a82 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a6e:	2b80      	cmp	r3, #128	; 0x80
 8003a70:	d107      	bne.n	8003a82 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f000 fabb 	bl	8003ff8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a8c:	2b40      	cmp	r3, #64	; 0x40
 8003a8e:	d10e      	bne.n	8003aae <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a9a:	2b40      	cmp	r3, #64	; 0x40
 8003a9c:	d107      	bne.n	8003aae <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003aa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f000 f909 	bl	8003cc0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	691b      	ldr	r3, [r3, #16]
 8003ab4:	f003 0320 	and.w	r3, r3, #32
 8003ab8:	2b20      	cmp	r3, #32
 8003aba:	d10e      	bne.n	8003ada <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	f003 0320 	and.w	r3, r3, #32
 8003ac6:	2b20      	cmp	r3, #32
 8003ac8:	d107      	bne.n	8003ada <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f06f 0220 	mvn.w	r2, #32
 8003ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 fa85 	bl	8003fe4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ada:	bf00      	nop
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b084      	sub	sp, #16
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
 8003aea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003aec:	2300      	movs	r3, #0
 8003aee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d101      	bne.n	8003afe <HAL_TIM_ConfigClockSource+0x1c>
 8003afa:	2302      	movs	r3, #2
 8003afc:	e0b4      	b.n	8003c68 <HAL_TIM_ConfigClockSource+0x186>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2202      	movs	r2, #2
 8003b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003b1c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b24:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	68ba      	ldr	r2, [r7, #8]
 8003b2c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b36:	d03e      	beq.n	8003bb6 <HAL_TIM_ConfigClockSource+0xd4>
 8003b38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b3c:	f200 8087 	bhi.w	8003c4e <HAL_TIM_ConfigClockSource+0x16c>
 8003b40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b44:	f000 8086 	beq.w	8003c54 <HAL_TIM_ConfigClockSource+0x172>
 8003b48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b4c:	d87f      	bhi.n	8003c4e <HAL_TIM_ConfigClockSource+0x16c>
 8003b4e:	2b70      	cmp	r3, #112	; 0x70
 8003b50:	d01a      	beq.n	8003b88 <HAL_TIM_ConfigClockSource+0xa6>
 8003b52:	2b70      	cmp	r3, #112	; 0x70
 8003b54:	d87b      	bhi.n	8003c4e <HAL_TIM_ConfigClockSource+0x16c>
 8003b56:	2b60      	cmp	r3, #96	; 0x60
 8003b58:	d050      	beq.n	8003bfc <HAL_TIM_ConfigClockSource+0x11a>
 8003b5a:	2b60      	cmp	r3, #96	; 0x60
 8003b5c:	d877      	bhi.n	8003c4e <HAL_TIM_ConfigClockSource+0x16c>
 8003b5e:	2b50      	cmp	r3, #80	; 0x50
 8003b60:	d03c      	beq.n	8003bdc <HAL_TIM_ConfigClockSource+0xfa>
 8003b62:	2b50      	cmp	r3, #80	; 0x50
 8003b64:	d873      	bhi.n	8003c4e <HAL_TIM_ConfigClockSource+0x16c>
 8003b66:	2b40      	cmp	r3, #64	; 0x40
 8003b68:	d058      	beq.n	8003c1c <HAL_TIM_ConfigClockSource+0x13a>
 8003b6a:	2b40      	cmp	r3, #64	; 0x40
 8003b6c:	d86f      	bhi.n	8003c4e <HAL_TIM_ConfigClockSource+0x16c>
 8003b6e:	2b30      	cmp	r3, #48	; 0x30
 8003b70:	d064      	beq.n	8003c3c <HAL_TIM_ConfigClockSource+0x15a>
 8003b72:	2b30      	cmp	r3, #48	; 0x30
 8003b74:	d86b      	bhi.n	8003c4e <HAL_TIM_ConfigClockSource+0x16c>
 8003b76:	2b20      	cmp	r3, #32
 8003b78:	d060      	beq.n	8003c3c <HAL_TIM_ConfigClockSource+0x15a>
 8003b7a:	2b20      	cmp	r3, #32
 8003b7c:	d867      	bhi.n	8003c4e <HAL_TIM_ConfigClockSource+0x16c>
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d05c      	beq.n	8003c3c <HAL_TIM_ConfigClockSource+0x15a>
 8003b82:	2b10      	cmp	r3, #16
 8003b84:	d05a      	beq.n	8003c3c <HAL_TIM_ConfigClockSource+0x15a>
 8003b86:	e062      	b.n	8003c4e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6818      	ldr	r0, [r3, #0]
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	6899      	ldr	r1, [r3, #8]
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685a      	ldr	r2, [r3, #4]
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	f000 f996 	bl	8003ec8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003baa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68ba      	ldr	r2, [r7, #8]
 8003bb2:	609a      	str	r2, [r3, #8]
      break;
 8003bb4:	e04f      	b.n	8003c56 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6818      	ldr	r0, [r3, #0]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	6899      	ldr	r1, [r3, #8]
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	f000 f97f 	bl	8003ec8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689a      	ldr	r2, [r3, #8]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bd8:	609a      	str	r2, [r3, #8]
      break;
 8003bda:	e03c      	b.n	8003c56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6818      	ldr	r0, [r3, #0]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	6859      	ldr	r1, [r3, #4]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	461a      	mov	r2, r3
 8003bea:	f000 f8f3 	bl	8003dd4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2150      	movs	r1, #80	; 0x50
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f000 f94c 	bl	8003e92 <TIM_ITRx_SetConfig>
      break;
 8003bfa:	e02c      	b.n	8003c56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6818      	ldr	r0, [r3, #0]
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	6859      	ldr	r1, [r3, #4]
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	461a      	mov	r2, r3
 8003c0a:	f000 f912 	bl	8003e32 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2160      	movs	r1, #96	; 0x60
 8003c14:	4618      	mov	r0, r3
 8003c16:	f000 f93c 	bl	8003e92 <TIM_ITRx_SetConfig>
      break;
 8003c1a:	e01c      	b.n	8003c56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6818      	ldr	r0, [r3, #0]
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	6859      	ldr	r1, [r3, #4]
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	461a      	mov	r2, r3
 8003c2a:	f000 f8d3 	bl	8003dd4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2140      	movs	r1, #64	; 0x40
 8003c34:	4618      	mov	r0, r3
 8003c36:	f000 f92c 	bl	8003e92 <TIM_ITRx_SetConfig>
      break;
 8003c3a:	e00c      	b.n	8003c56 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4619      	mov	r1, r3
 8003c46:	4610      	mov	r0, r2
 8003c48:	f000 f923 	bl	8003e92 <TIM_ITRx_SetConfig>
      break;
 8003c4c:	e003      	b.n	8003c56 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	73fb      	strb	r3, [r7, #15]
      break;
 8003c52:	e000      	b.n	8003c56 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c54:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3710      	adds	r7, #16
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	4a34      	ldr	r2, [pc, #208]	; (8003db8 <TIM_Base_SetConfig+0xe4>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d00f      	beq.n	8003d0c <TIM_Base_SetConfig+0x38>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cf2:	d00b      	beq.n	8003d0c <TIM_Base_SetConfig+0x38>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	4a31      	ldr	r2, [pc, #196]	; (8003dbc <TIM_Base_SetConfig+0xe8>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d007      	beq.n	8003d0c <TIM_Base_SetConfig+0x38>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a30      	ldr	r2, [pc, #192]	; (8003dc0 <TIM_Base_SetConfig+0xec>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d003      	beq.n	8003d0c <TIM_Base_SetConfig+0x38>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4a2f      	ldr	r2, [pc, #188]	; (8003dc4 <TIM_Base_SetConfig+0xf0>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d108      	bne.n	8003d1e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4a25      	ldr	r2, [pc, #148]	; (8003db8 <TIM_Base_SetConfig+0xe4>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d01b      	beq.n	8003d5e <TIM_Base_SetConfig+0x8a>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d2c:	d017      	beq.n	8003d5e <TIM_Base_SetConfig+0x8a>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a22      	ldr	r2, [pc, #136]	; (8003dbc <TIM_Base_SetConfig+0xe8>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d013      	beq.n	8003d5e <TIM_Base_SetConfig+0x8a>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a21      	ldr	r2, [pc, #132]	; (8003dc0 <TIM_Base_SetConfig+0xec>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d00f      	beq.n	8003d5e <TIM_Base_SetConfig+0x8a>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a20      	ldr	r2, [pc, #128]	; (8003dc4 <TIM_Base_SetConfig+0xf0>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d00b      	beq.n	8003d5e <TIM_Base_SetConfig+0x8a>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a1f      	ldr	r2, [pc, #124]	; (8003dc8 <TIM_Base_SetConfig+0xf4>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d007      	beq.n	8003d5e <TIM_Base_SetConfig+0x8a>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a1e      	ldr	r2, [pc, #120]	; (8003dcc <TIM_Base_SetConfig+0xf8>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d003      	beq.n	8003d5e <TIM_Base_SetConfig+0x8a>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a1d      	ldr	r2, [pc, #116]	; (8003dd0 <TIM_Base_SetConfig+0xfc>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d108      	bne.n	8003d70 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	689a      	ldr	r2, [r3, #8]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a08      	ldr	r2, [pc, #32]	; (8003db8 <TIM_Base_SetConfig+0xe4>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d103      	bne.n	8003da4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	691a      	ldr	r2, [r3, #16]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	615a      	str	r2, [r3, #20]
}
 8003daa:	bf00      	nop
 8003dac:	3714      	adds	r7, #20
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	40010000 	.word	0x40010000
 8003dbc:	40000400 	.word	0x40000400
 8003dc0:	40000800 	.word	0x40000800
 8003dc4:	40000c00 	.word	0x40000c00
 8003dc8:	40014000 	.word	0x40014000
 8003dcc:	40014400 	.word	0x40014400
 8003dd0:	40014800 	.word	0x40014800

08003dd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b087      	sub	sp, #28
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	f023 0201 	bic.w	r2, r3, #1
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003dfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	011b      	lsls	r3, r3, #4
 8003e04:	693a      	ldr	r2, [r7, #16]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	f023 030a 	bic.w	r3, r3, #10
 8003e10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e12:	697a      	ldr	r2, [r7, #20]
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	621a      	str	r2, [r3, #32]
}
 8003e26:	bf00      	nop
 8003e28:	371c      	adds	r7, #28
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e32:	b480      	push	{r7}
 8003e34:	b087      	sub	sp, #28
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	60f8      	str	r0, [r7, #12]
 8003e3a:	60b9      	str	r1, [r7, #8]
 8003e3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6a1b      	ldr	r3, [r3, #32]
 8003e42:	f023 0210 	bic.w	r2, r3, #16
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	031b      	lsls	r3, r3, #12
 8003e62:	697a      	ldr	r2, [r7, #20]
 8003e64:	4313      	orrs	r3, r2
 8003e66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003e6e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	011b      	lsls	r3, r3, #4
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	697a      	ldr	r2, [r7, #20]
 8003e7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	693a      	ldr	r2, [r7, #16]
 8003e84:	621a      	str	r2, [r3, #32]
}
 8003e86:	bf00      	nop
 8003e88:	371c      	adds	r7, #28
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr

08003e92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e92:	b480      	push	{r7}
 8003e94:	b085      	sub	sp, #20
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
 8003e9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ea8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003eaa:	683a      	ldr	r2, [r7, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	f043 0307 	orr.w	r3, r3, #7
 8003eb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	609a      	str	r2, [r3, #8]
}
 8003ebc:	bf00      	nop
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b087      	sub	sp, #28
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	60b9      	str	r1, [r7, #8]
 8003ed2:	607a      	str	r2, [r7, #4]
 8003ed4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ee2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	021a      	lsls	r2, r3, #8
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	431a      	orrs	r2, r3
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	697a      	ldr	r2, [r7, #20]
 8003efa:	609a      	str	r2, [r3, #8]
}
 8003efc:	bf00      	nop
 8003efe:	371c      	adds	r7, #28
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d101      	bne.n	8003f20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	e050      	b.n	8003fc2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2202      	movs	r2, #2
 8003f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a1c      	ldr	r2, [pc, #112]	; (8003fd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d018      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f6c:	d013      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a18      	ldr	r2, [pc, #96]	; (8003fd4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d00e      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a16      	ldr	r2, [pc, #88]	; (8003fd8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d009      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a15      	ldr	r2, [pc, #84]	; (8003fdc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d004      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a13      	ldr	r2, [pc, #76]	; (8003fe0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d10c      	bne.n	8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	68ba      	ldr	r2, [r7, #8]
 8003fae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3714      	adds	r7, #20
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	40010000 	.word	0x40010000
 8003fd4:	40000400 	.word	0x40000400
 8003fd8:	40000800 	.word	0x40000800
 8003fdc:	40000c00 	.word	0x40000c00
 8003fe0:	40014000 	.word	0x40014000

08003fe4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004000:	bf00      	nop
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <siprintf>:
 800400c:	b40e      	push	{r1, r2, r3}
 800400e:	b500      	push	{lr}
 8004010:	b09c      	sub	sp, #112	; 0x70
 8004012:	ab1d      	add	r3, sp, #116	; 0x74
 8004014:	9002      	str	r0, [sp, #8]
 8004016:	9006      	str	r0, [sp, #24]
 8004018:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800401c:	4809      	ldr	r0, [pc, #36]	; (8004044 <siprintf+0x38>)
 800401e:	9107      	str	r1, [sp, #28]
 8004020:	9104      	str	r1, [sp, #16]
 8004022:	4909      	ldr	r1, [pc, #36]	; (8004048 <siprintf+0x3c>)
 8004024:	f853 2b04 	ldr.w	r2, [r3], #4
 8004028:	9105      	str	r1, [sp, #20]
 800402a:	6800      	ldr	r0, [r0, #0]
 800402c:	9301      	str	r3, [sp, #4]
 800402e:	a902      	add	r1, sp, #8
 8004030:	f000 f992 	bl	8004358 <_svfiprintf_r>
 8004034:	9b02      	ldr	r3, [sp, #8]
 8004036:	2200      	movs	r2, #0
 8004038:	701a      	strb	r2, [r3, #0]
 800403a:	b01c      	add	sp, #112	; 0x70
 800403c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004040:	b003      	add	sp, #12
 8004042:	4770      	bx	lr
 8004044:	20000060 	.word	0x20000060
 8004048:	ffff0208 	.word	0xffff0208

0800404c <memset>:
 800404c:	4402      	add	r2, r0
 800404e:	4603      	mov	r3, r0
 8004050:	4293      	cmp	r3, r2
 8004052:	d100      	bne.n	8004056 <memset+0xa>
 8004054:	4770      	bx	lr
 8004056:	f803 1b01 	strb.w	r1, [r3], #1
 800405a:	e7f9      	b.n	8004050 <memset+0x4>

0800405c <__errno>:
 800405c:	4b01      	ldr	r3, [pc, #4]	; (8004064 <__errno+0x8>)
 800405e:	6818      	ldr	r0, [r3, #0]
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	20000060 	.word	0x20000060

08004068 <__libc_init_array>:
 8004068:	b570      	push	{r4, r5, r6, lr}
 800406a:	4d0d      	ldr	r5, [pc, #52]	; (80040a0 <__libc_init_array+0x38>)
 800406c:	4c0d      	ldr	r4, [pc, #52]	; (80040a4 <__libc_init_array+0x3c>)
 800406e:	1b64      	subs	r4, r4, r5
 8004070:	10a4      	asrs	r4, r4, #2
 8004072:	2600      	movs	r6, #0
 8004074:	42a6      	cmp	r6, r4
 8004076:	d109      	bne.n	800408c <__libc_init_array+0x24>
 8004078:	4d0b      	ldr	r5, [pc, #44]	; (80040a8 <__libc_init_array+0x40>)
 800407a:	4c0c      	ldr	r4, [pc, #48]	; (80040ac <__libc_init_array+0x44>)
 800407c:	f000 fc6a 	bl	8004954 <_init>
 8004080:	1b64      	subs	r4, r4, r5
 8004082:	10a4      	asrs	r4, r4, #2
 8004084:	2600      	movs	r6, #0
 8004086:	42a6      	cmp	r6, r4
 8004088:	d105      	bne.n	8004096 <__libc_init_array+0x2e>
 800408a:	bd70      	pop	{r4, r5, r6, pc}
 800408c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004090:	4798      	blx	r3
 8004092:	3601      	adds	r6, #1
 8004094:	e7ee      	b.n	8004074 <__libc_init_array+0xc>
 8004096:	f855 3b04 	ldr.w	r3, [r5], #4
 800409a:	4798      	blx	r3
 800409c:	3601      	adds	r6, #1
 800409e:	e7f2      	b.n	8004086 <__libc_init_array+0x1e>
 80040a0:	080050d0 	.word	0x080050d0
 80040a4:	080050d0 	.word	0x080050d0
 80040a8:	080050d0 	.word	0x080050d0
 80040ac:	080050d4 	.word	0x080050d4

080040b0 <__retarget_lock_acquire_recursive>:
 80040b0:	4770      	bx	lr

080040b2 <__retarget_lock_release_recursive>:
 80040b2:	4770      	bx	lr

080040b4 <_free_r>:
 80040b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80040b6:	2900      	cmp	r1, #0
 80040b8:	d044      	beq.n	8004144 <_free_r+0x90>
 80040ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040be:	9001      	str	r0, [sp, #4]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	f1a1 0404 	sub.w	r4, r1, #4
 80040c6:	bfb8      	it	lt
 80040c8:	18e4      	addlt	r4, r4, r3
 80040ca:	f000 f8df 	bl	800428c <__malloc_lock>
 80040ce:	4a1e      	ldr	r2, [pc, #120]	; (8004148 <_free_r+0x94>)
 80040d0:	9801      	ldr	r0, [sp, #4]
 80040d2:	6813      	ldr	r3, [r2, #0]
 80040d4:	b933      	cbnz	r3, 80040e4 <_free_r+0x30>
 80040d6:	6063      	str	r3, [r4, #4]
 80040d8:	6014      	str	r4, [r2, #0]
 80040da:	b003      	add	sp, #12
 80040dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80040e0:	f000 b8da 	b.w	8004298 <__malloc_unlock>
 80040e4:	42a3      	cmp	r3, r4
 80040e6:	d908      	bls.n	80040fa <_free_r+0x46>
 80040e8:	6825      	ldr	r5, [r4, #0]
 80040ea:	1961      	adds	r1, r4, r5
 80040ec:	428b      	cmp	r3, r1
 80040ee:	bf01      	itttt	eq
 80040f0:	6819      	ldreq	r1, [r3, #0]
 80040f2:	685b      	ldreq	r3, [r3, #4]
 80040f4:	1949      	addeq	r1, r1, r5
 80040f6:	6021      	streq	r1, [r4, #0]
 80040f8:	e7ed      	b.n	80040d6 <_free_r+0x22>
 80040fa:	461a      	mov	r2, r3
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	b10b      	cbz	r3, 8004104 <_free_r+0x50>
 8004100:	42a3      	cmp	r3, r4
 8004102:	d9fa      	bls.n	80040fa <_free_r+0x46>
 8004104:	6811      	ldr	r1, [r2, #0]
 8004106:	1855      	adds	r5, r2, r1
 8004108:	42a5      	cmp	r5, r4
 800410a:	d10b      	bne.n	8004124 <_free_r+0x70>
 800410c:	6824      	ldr	r4, [r4, #0]
 800410e:	4421      	add	r1, r4
 8004110:	1854      	adds	r4, r2, r1
 8004112:	42a3      	cmp	r3, r4
 8004114:	6011      	str	r1, [r2, #0]
 8004116:	d1e0      	bne.n	80040da <_free_r+0x26>
 8004118:	681c      	ldr	r4, [r3, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	6053      	str	r3, [r2, #4]
 800411e:	440c      	add	r4, r1
 8004120:	6014      	str	r4, [r2, #0]
 8004122:	e7da      	b.n	80040da <_free_r+0x26>
 8004124:	d902      	bls.n	800412c <_free_r+0x78>
 8004126:	230c      	movs	r3, #12
 8004128:	6003      	str	r3, [r0, #0]
 800412a:	e7d6      	b.n	80040da <_free_r+0x26>
 800412c:	6825      	ldr	r5, [r4, #0]
 800412e:	1961      	adds	r1, r4, r5
 8004130:	428b      	cmp	r3, r1
 8004132:	bf04      	itt	eq
 8004134:	6819      	ldreq	r1, [r3, #0]
 8004136:	685b      	ldreq	r3, [r3, #4]
 8004138:	6063      	str	r3, [r4, #4]
 800413a:	bf04      	itt	eq
 800413c:	1949      	addeq	r1, r1, r5
 800413e:	6021      	streq	r1, [r4, #0]
 8004140:	6054      	str	r4, [r2, #4]
 8004142:	e7ca      	b.n	80040da <_free_r+0x26>
 8004144:	b003      	add	sp, #12
 8004146:	bd30      	pop	{r4, r5, pc}
 8004148:	200006ac 	.word	0x200006ac

0800414c <sbrk_aligned>:
 800414c:	b570      	push	{r4, r5, r6, lr}
 800414e:	4e0e      	ldr	r6, [pc, #56]	; (8004188 <sbrk_aligned+0x3c>)
 8004150:	460c      	mov	r4, r1
 8004152:	6831      	ldr	r1, [r6, #0]
 8004154:	4605      	mov	r5, r0
 8004156:	b911      	cbnz	r1, 800415e <sbrk_aligned+0x12>
 8004158:	f000 fba6 	bl	80048a8 <_sbrk_r>
 800415c:	6030      	str	r0, [r6, #0]
 800415e:	4621      	mov	r1, r4
 8004160:	4628      	mov	r0, r5
 8004162:	f000 fba1 	bl	80048a8 <_sbrk_r>
 8004166:	1c43      	adds	r3, r0, #1
 8004168:	d00a      	beq.n	8004180 <sbrk_aligned+0x34>
 800416a:	1cc4      	adds	r4, r0, #3
 800416c:	f024 0403 	bic.w	r4, r4, #3
 8004170:	42a0      	cmp	r0, r4
 8004172:	d007      	beq.n	8004184 <sbrk_aligned+0x38>
 8004174:	1a21      	subs	r1, r4, r0
 8004176:	4628      	mov	r0, r5
 8004178:	f000 fb96 	bl	80048a8 <_sbrk_r>
 800417c:	3001      	adds	r0, #1
 800417e:	d101      	bne.n	8004184 <sbrk_aligned+0x38>
 8004180:	f04f 34ff 	mov.w	r4, #4294967295
 8004184:	4620      	mov	r0, r4
 8004186:	bd70      	pop	{r4, r5, r6, pc}
 8004188:	200006b0 	.word	0x200006b0

0800418c <_malloc_r>:
 800418c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004190:	1ccd      	adds	r5, r1, #3
 8004192:	f025 0503 	bic.w	r5, r5, #3
 8004196:	3508      	adds	r5, #8
 8004198:	2d0c      	cmp	r5, #12
 800419a:	bf38      	it	cc
 800419c:	250c      	movcc	r5, #12
 800419e:	2d00      	cmp	r5, #0
 80041a0:	4607      	mov	r7, r0
 80041a2:	db01      	blt.n	80041a8 <_malloc_r+0x1c>
 80041a4:	42a9      	cmp	r1, r5
 80041a6:	d905      	bls.n	80041b4 <_malloc_r+0x28>
 80041a8:	230c      	movs	r3, #12
 80041aa:	603b      	str	r3, [r7, #0]
 80041ac:	2600      	movs	r6, #0
 80041ae:	4630      	mov	r0, r6
 80041b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041b4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004288 <_malloc_r+0xfc>
 80041b8:	f000 f868 	bl	800428c <__malloc_lock>
 80041bc:	f8d8 3000 	ldr.w	r3, [r8]
 80041c0:	461c      	mov	r4, r3
 80041c2:	bb5c      	cbnz	r4, 800421c <_malloc_r+0x90>
 80041c4:	4629      	mov	r1, r5
 80041c6:	4638      	mov	r0, r7
 80041c8:	f7ff ffc0 	bl	800414c <sbrk_aligned>
 80041cc:	1c43      	adds	r3, r0, #1
 80041ce:	4604      	mov	r4, r0
 80041d0:	d155      	bne.n	800427e <_malloc_r+0xf2>
 80041d2:	f8d8 4000 	ldr.w	r4, [r8]
 80041d6:	4626      	mov	r6, r4
 80041d8:	2e00      	cmp	r6, #0
 80041da:	d145      	bne.n	8004268 <_malloc_r+0xdc>
 80041dc:	2c00      	cmp	r4, #0
 80041de:	d048      	beq.n	8004272 <_malloc_r+0xe6>
 80041e0:	6823      	ldr	r3, [r4, #0]
 80041e2:	4631      	mov	r1, r6
 80041e4:	4638      	mov	r0, r7
 80041e6:	eb04 0903 	add.w	r9, r4, r3
 80041ea:	f000 fb5d 	bl	80048a8 <_sbrk_r>
 80041ee:	4581      	cmp	r9, r0
 80041f0:	d13f      	bne.n	8004272 <_malloc_r+0xe6>
 80041f2:	6821      	ldr	r1, [r4, #0]
 80041f4:	1a6d      	subs	r5, r5, r1
 80041f6:	4629      	mov	r1, r5
 80041f8:	4638      	mov	r0, r7
 80041fa:	f7ff ffa7 	bl	800414c <sbrk_aligned>
 80041fe:	3001      	adds	r0, #1
 8004200:	d037      	beq.n	8004272 <_malloc_r+0xe6>
 8004202:	6823      	ldr	r3, [r4, #0]
 8004204:	442b      	add	r3, r5
 8004206:	6023      	str	r3, [r4, #0]
 8004208:	f8d8 3000 	ldr.w	r3, [r8]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d038      	beq.n	8004282 <_malloc_r+0xf6>
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	42a2      	cmp	r2, r4
 8004214:	d12b      	bne.n	800426e <_malloc_r+0xe2>
 8004216:	2200      	movs	r2, #0
 8004218:	605a      	str	r2, [r3, #4]
 800421a:	e00f      	b.n	800423c <_malloc_r+0xb0>
 800421c:	6822      	ldr	r2, [r4, #0]
 800421e:	1b52      	subs	r2, r2, r5
 8004220:	d41f      	bmi.n	8004262 <_malloc_r+0xd6>
 8004222:	2a0b      	cmp	r2, #11
 8004224:	d917      	bls.n	8004256 <_malloc_r+0xca>
 8004226:	1961      	adds	r1, r4, r5
 8004228:	42a3      	cmp	r3, r4
 800422a:	6025      	str	r5, [r4, #0]
 800422c:	bf18      	it	ne
 800422e:	6059      	strne	r1, [r3, #4]
 8004230:	6863      	ldr	r3, [r4, #4]
 8004232:	bf08      	it	eq
 8004234:	f8c8 1000 	streq.w	r1, [r8]
 8004238:	5162      	str	r2, [r4, r5]
 800423a:	604b      	str	r3, [r1, #4]
 800423c:	4638      	mov	r0, r7
 800423e:	f104 060b 	add.w	r6, r4, #11
 8004242:	f000 f829 	bl	8004298 <__malloc_unlock>
 8004246:	f026 0607 	bic.w	r6, r6, #7
 800424a:	1d23      	adds	r3, r4, #4
 800424c:	1af2      	subs	r2, r6, r3
 800424e:	d0ae      	beq.n	80041ae <_malloc_r+0x22>
 8004250:	1b9b      	subs	r3, r3, r6
 8004252:	50a3      	str	r3, [r4, r2]
 8004254:	e7ab      	b.n	80041ae <_malloc_r+0x22>
 8004256:	42a3      	cmp	r3, r4
 8004258:	6862      	ldr	r2, [r4, #4]
 800425a:	d1dd      	bne.n	8004218 <_malloc_r+0x8c>
 800425c:	f8c8 2000 	str.w	r2, [r8]
 8004260:	e7ec      	b.n	800423c <_malloc_r+0xb0>
 8004262:	4623      	mov	r3, r4
 8004264:	6864      	ldr	r4, [r4, #4]
 8004266:	e7ac      	b.n	80041c2 <_malloc_r+0x36>
 8004268:	4634      	mov	r4, r6
 800426a:	6876      	ldr	r6, [r6, #4]
 800426c:	e7b4      	b.n	80041d8 <_malloc_r+0x4c>
 800426e:	4613      	mov	r3, r2
 8004270:	e7cc      	b.n	800420c <_malloc_r+0x80>
 8004272:	230c      	movs	r3, #12
 8004274:	603b      	str	r3, [r7, #0]
 8004276:	4638      	mov	r0, r7
 8004278:	f000 f80e 	bl	8004298 <__malloc_unlock>
 800427c:	e797      	b.n	80041ae <_malloc_r+0x22>
 800427e:	6025      	str	r5, [r4, #0]
 8004280:	e7dc      	b.n	800423c <_malloc_r+0xb0>
 8004282:	605b      	str	r3, [r3, #4]
 8004284:	deff      	udf	#255	; 0xff
 8004286:	bf00      	nop
 8004288:	200006ac 	.word	0x200006ac

0800428c <__malloc_lock>:
 800428c:	4801      	ldr	r0, [pc, #4]	; (8004294 <__malloc_lock+0x8>)
 800428e:	f7ff bf0f 	b.w	80040b0 <__retarget_lock_acquire_recursive>
 8004292:	bf00      	nop
 8004294:	200006a8 	.word	0x200006a8

08004298 <__malloc_unlock>:
 8004298:	4801      	ldr	r0, [pc, #4]	; (80042a0 <__malloc_unlock+0x8>)
 800429a:	f7ff bf0a 	b.w	80040b2 <__retarget_lock_release_recursive>
 800429e:	bf00      	nop
 80042a0:	200006a8 	.word	0x200006a8

080042a4 <__ssputs_r>:
 80042a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042a8:	688e      	ldr	r6, [r1, #8]
 80042aa:	461f      	mov	r7, r3
 80042ac:	42be      	cmp	r6, r7
 80042ae:	680b      	ldr	r3, [r1, #0]
 80042b0:	4682      	mov	sl, r0
 80042b2:	460c      	mov	r4, r1
 80042b4:	4690      	mov	r8, r2
 80042b6:	d82c      	bhi.n	8004312 <__ssputs_r+0x6e>
 80042b8:	898a      	ldrh	r2, [r1, #12]
 80042ba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80042be:	d026      	beq.n	800430e <__ssputs_r+0x6a>
 80042c0:	6965      	ldr	r5, [r4, #20]
 80042c2:	6909      	ldr	r1, [r1, #16]
 80042c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80042c8:	eba3 0901 	sub.w	r9, r3, r1
 80042cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80042d0:	1c7b      	adds	r3, r7, #1
 80042d2:	444b      	add	r3, r9
 80042d4:	106d      	asrs	r5, r5, #1
 80042d6:	429d      	cmp	r5, r3
 80042d8:	bf38      	it	cc
 80042da:	461d      	movcc	r5, r3
 80042dc:	0553      	lsls	r3, r2, #21
 80042de:	d527      	bpl.n	8004330 <__ssputs_r+0x8c>
 80042e0:	4629      	mov	r1, r5
 80042e2:	f7ff ff53 	bl	800418c <_malloc_r>
 80042e6:	4606      	mov	r6, r0
 80042e8:	b360      	cbz	r0, 8004344 <__ssputs_r+0xa0>
 80042ea:	6921      	ldr	r1, [r4, #16]
 80042ec:	464a      	mov	r2, r9
 80042ee:	f000 faeb 	bl	80048c8 <memcpy>
 80042f2:	89a3      	ldrh	r3, [r4, #12]
 80042f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80042f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042fc:	81a3      	strh	r3, [r4, #12]
 80042fe:	6126      	str	r6, [r4, #16]
 8004300:	6165      	str	r5, [r4, #20]
 8004302:	444e      	add	r6, r9
 8004304:	eba5 0509 	sub.w	r5, r5, r9
 8004308:	6026      	str	r6, [r4, #0]
 800430a:	60a5      	str	r5, [r4, #8]
 800430c:	463e      	mov	r6, r7
 800430e:	42be      	cmp	r6, r7
 8004310:	d900      	bls.n	8004314 <__ssputs_r+0x70>
 8004312:	463e      	mov	r6, r7
 8004314:	6820      	ldr	r0, [r4, #0]
 8004316:	4632      	mov	r2, r6
 8004318:	4641      	mov	r1, r8
 800431a:	f000 faab 	bl	8004874 <memmove>
 800431e:	68a3      	ldr	r3, [r4, #8]
 8004320:	1b9b      	subs	r3, r3, r6
 8004322:	60a3      	str	r3, [r4, #8]
 8004324:	6823      	ldr	r3, [r4, #0]
 8004326:	4433      	add	r3, r6
 8004328:	6023      	str	r3, [r4, #0]
 800432a:	2000      	movs	r0, #0
 800432c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004330:	462a      	mov	r2, r5
 8004332:	f000 fad7 	bl	80048e4 <_realloc_r>
 8004336:	4606      	mov	r6, r0
 8004338:	2800      	cmp	r0, #0
 800433a:	d1e0      	bne.n	80042fe <__ssputs_r+0x5a>
 800433c:	6921      	ldr	r1, [r4, #16]
 800433e:	4650      	mov	r0, sl
 8004340:	f7ff feb8 	bl	80040b4 <_free_r>
 8004344:	230c      	movs	r3, #12
 8004346:	f8ca 3000 	str.w	r3, [sl]
 800434a:	89a3      	ldrh	r3, [r4, #12]
 800434c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004350:	81a3      	strh	r3, [r4, #12]
 8004352:	f04f 30ff 	mov.w	r0, #4294967295
 8004356:	e7e9      	b.n	800432c <__ssputs_r+0x88>

08004358 <_svfiprintf_r>:
 8004358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800435c:	4698      	mov	r8, r3
 800435e:	898b      	ldrh	r3, [r1, #12]
 8004360:	061b      	lsls	r3, r3, #24
 8004362:	b09d      	sub	sp, #116	; 0x74
 8004364:	4607      	mov	r7, r0
 8004366:	460d      	mov	r5, r1
 8004368:	4614      	mov	r4, r2
 800436a:	d50e      	bpl.n	800438a <_svfiprintf_r+0x32>
 800436c:	690b      	ldr	r3, [r1, #16]
 800436e:	b963      	cbnz	r3, 800438a <_svfiprintf_r+0x32>
 8004370:	2140      	movs	r1, #64	; 0x40
 8004372:	f7ff ff0b 	bl	800418c <_malloc_r>
 8004376:	6028      	str	r0, [r5, #0]
 8004378:	6128      	str	r0, [r5, #16]
 800437a:	b920      	cbnz	r0, 8004386 <_svfiprintf_r+0x2e>
 800437c:	230c      	movs	r3, #12
 800437e:	603b      	str	r3, [r7, #0]
 8004380:	f04f 30ff 	mov.w	r0, #4294967295
 8004384:	e0d0      	b.n	8004528 <_svfiprintf_r+0x1d0>
 8004386:	2340      	movs	r3, #64	; 0x40
 8004388:	616b      	str	r3, [r5, #20]
 800438a:	2300      	movs	r3, #0
 800438c:	9309      	str	r3, [sp, #36]	; 0x24
 800438e:	2320      	movs	r3, #32
 8004390:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004394:	f8cd 800c 	str.w	r8, [sp, #12]
 8004398:	2330      	movs	r3, #48	; 0x30
 800439a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004540 <_svfiprintf_r+0x1e8>
 800439e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80043a2:	f04f 0901 	mov.w	r9, #1
 80043a6:	4623      	mov	r3, r4
 80043a8:	469a      	mov	sl, r3
 80043aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80043ae:	b10a      	cbz	r2, 80043b4 <_svfiprintf_r+0x5c>
 80043b0:	2a25      	cmp	r2, #37	; 0x25
 80043b2:	d1f9      	bne.n	80043a8 <_svfiprintf_r+0x50>
 80043b4:	ebba 0b04 	subs.w	fp, sl, r4
 80043b8:	d00b      	beq.n	80043d2 <_svfiprintf_r+0x7a>
 80043ba:	465b      	mov	r3, fp
 80043bc:	4622      	mov	r2, r4
 80043be:	4629      	mov	r1, r5
 80043c0:	4638      	mov	r0, r7
 80043c2:	f7ff ff6f 	bl	80042a4 <__ssputs_r>
 80043c6:	3001      	adds	r0, #1
 80043c8:	f000 80a9 	beq.w	800451e <_svfiprintf_r+0x1c6>
 80043cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80043ce:	445a      	add	r2, fp
 80043d0:	9209      	str	r2, [sp, #36]	; 0x24
 80043d2:	f89a 3000 	ldrb.w	r3, [sl]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	f000 80a1 	beq.w	800451e <_svfiprintf_r+0x1c6>
 80043dc:	2300      	movs	r3, #0
 80043de:	f04f 32ff 	mov.w	r2, #4294967295
 80043e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80043e6:	f10a 0a01 	add.w	sl, sl, #1
 80043ea:	9304      	str	r3, [sp, #16]
 80043ec:	9307      	str	r3, [sp, #28]
 80043ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80043f2:	931a      	str	r3, [sp, #104]	; 0x68
 80043f4:	4654      	mov	r4, sl
 80043f6:	2205      	movs	r2, #5
 80043f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043fc:	4850      	ldr	r0, [pc, #320]	; (8004540 <_svfiprintf_r+0x1e8>)
 80043fe:	f7fb fef7 	bl	80001f0 <memchr>
 8004402:	9a04      	ldr	r2, [sp, #16]
 8004404:	b9d8      	cbnz	r0, 800443e <_svfiprintf_r+0xe6>
 8004406:	06d0      	lsls	r0, r2, #27
 8004408:	bf44      	itt	mi
 800440a:	2320      	movmi	r3, #32
 800440c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004410:	0711      	lsls	r1, r2, #28
 8004412:	bf44      	itt	mi
 8004414:	232b      	movmi	r3, #43	; 0x2b
 8004416:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800441a:	f89a 3000 	ldrb.w	r3, [sl]
 800441e:	2b2a      	cmp	r3, #42	; 0x2a
 8004420:	d015      	beq.n	800444e <_svfiprintf_r+0xf6>
 8004422:	9a07      	ldr	r2, [sp, #28]
 8004424:	4654      	mov	r4, sl
 8004426:	2000      	movs	r0, #0
 8004428:	f04f 0c0a 	mov.w	ip, #10
 800442c:	4621      	mov	r1, r4
 800442e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004432:	3b30      	subs	r3, #48	; 0x30
 8004434:	2b09      	cmp	r3, #9
 8004436:	d94d      	bls.n	80044d4 <_svfiprintf_r+0x17c>
 8004438:	b1b0      	cbz	r0, 8004468 <_svfiprintf_r+0x110>
 800443a:	9207      	str	r2, [sp, #28]
 800443c:	e014      	b.n	8004468 <_svfiprintf_r+0x110>
 800443e:	eba0 0308 	sub.w	r3, r0, r8
 8004442:	fa09 f303 	lsl.w	r3, r9, r3
 8004446:	4313      	orrs	r3, r2
 8004448:	9304      	str	r3, [sp, #16]
 800444a:	46a2      	mov	sl, r4
 800444c:	e7d2      	b.n	80043f4 <_svfiprintf_r+0x9c>
 800444e:	9b03      	ldr	r3, [sp, #12]
 8004450:	1d19      	adds	r1, r3, #4
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	9103      	str	r1, [sp, #12]
 8004456:	2b00      	cmp	r3, #0
 8004458:	bfbb      	ittet	lt
 800445a:	425b      	neglt	r3, r3
 800445c:	f042 0202 	orrlt.w	r2, r2, #2
 8004460:	9307      	strge	r3, [sp, #28]
 8004462:	9307      	strlt	r3, [sp, #28]
 8004464:	bfb8      	it	lt
 8004466:	9204      	strlt	r2, [sp, #16]
 8004468:	7823      	ldrb	r3, [r4, #0]
 800446a:	2b2e      	cmp	r3, #46	; 0x2e
 800446c:	d10c      	bne.n	8004488 <_svfiprintf_r+0x130>
 800446e:	7863      	ldrb	r3, [r4, #1]
 8004470:	2b2a      	cmp	r3, #42	; 0x2a
 8004472:	d134      	bne.n	80044de <_svfiprintf_r+0x186>
 8004474:	9b03      	ldr	r3, [sp, #12]
 8004476:	1d1a      	adds	r2, r3, #4
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	9203      	str	r2, [sp, #12]
 800447c:	2b00      	cmp	r3, #0
 800447e:	bfb8      	it	lt
 8004480:	f04f 33ff 	movlt.w	r3, #4294967295
 8004484:	3402      	adds	r4, #2
 8004486:	9305      	str	r3, [sp, #20]
 8004488:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004550 <_svfiprintf_r+0x1f8>
 800448c:	7821      	ldrb	r1, [r4, #0]
 800448e:	2203      	movs	r2, #3
 8004490:	4650      	mov	r0, sl
 8004492:	f7fb fead 	bl	80001f0 <memchr>
 8004496:	b138      	cbz	r0, 80044a8 <_svfiprintf_r+0x150>
 8004498:	9b04      	ldr	r3, [sp, #16]
 800449a:	eba0 000a 	sub.w	r0, r0, sl
 800449e:	2240      	movs	r2, #64	; 0x40
 80044a0:	4082      	lsls	r2, r0
 80044a2:	4313      	orrs	r3, r2
 80044a4:	3401      	adds	r4, #1
 80044a6:	9304      	str	r3, [sp, #16]
 80044a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044ac:	4825      	ldr	r0, [pc, #148]	; (8004544 <_svfiprintf_r+0x1ec>)
 80044ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80044b2:	2206      	movs	r2, #6
 80044b4:	f7fb fe9c 	bl	80001f0 <memchr>
 80044b8:	2800      	cmp	r0, #0
 80044ba:	d038      	beq.n	800452e <_svfiprintf_r+0x1d6>
 80044bc:	4b22      	ldr	r3, [pc, #136]	; (8004548 <_svfiprintf_r+0x1f0>)
 80044be:	bb1b      	cbnz	r3, 8004508 <_svfiprintf_r+0x1b0>
 80044c0:	9b03      	ldr	r3, [sp, #12]
 80044c2:	3307      	adds	r3, #7
 80044c4:	f023 0307 	bic.w	r3, r3, #7
 80044c8:	3308      	adds	r3, #8
 80044ca:	9303      	str	r3, [sp, #12]
 80044cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044ce:	4433      	add	r3, r6
 80044d0:	9309      	str	r3, [sp, #36]	; 0x24
 80044d2:	e768      	b.n	80043a6 <_svfiprintf_r+0x4e>
 80044d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80044d8:	460c      	mov	r4, r1
 80044da:	2001      	movs	r0, #1
 80044dc:	e7a6      	b.n	800442c <_svfiprintf_r+0xd4>
 80044de:	2300      	movs	r3, #0
 80044e0:	3401      	adds	r4, #1
 80044e2:	9305      	str	r3, [sp, #20]
 80044e4:	4619      	mov	r1, r3
 80044e6:	f04f 0c0a 	mov.w	ip, #10
 80044ea:	4620      	mov	r0, r4
 80044ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80044f0:	3a30      	subs	r2, #48	; 0x30
 80044f2:	2a09      	cmp	r2, #9
 80044f4:	d903      	bls.n	80044fe <_svfiprintf_r+0x1a6>
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d0c6      	beq.n	8004488 <_svfiprintf_r+0x130>
 80044fa:	9105      	str	r1, [sp, #20]
 80044fc:	e7c4      	b.n	8004488 <_svfiprintf_r+0x130>
 80044fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8004502:	4604      	mov	r4, r0
 8004504:	2301      	movs	r3, #1
 8004506:	e7f0      	b.n	80044ea <_svfiprintf_r+0x192>
 8004508:	ab03      	add	r3, sp, #12
 800450a:	9300      	str	r3, [sp, #0]
 800450c:	462a      	mov	r2, r5
 800450e:	4b0f      	ldr	r3, [pc, #60]	; (800454c <_svfiprintf_r+0x1f4>)
 8004510:	a904      	add	r1, sp, #16
 8004512:	4638      	mov	r0, r7
 8004514:	f3af 8000 	nop.w
 8004518:	1c42      	adds	r2, r0, #1
 800451a:	4606      	mov	r6, r0
 800451c:	d1d6      	bne.n	80044cc <_svfiprintf_r+0x174>
 800451e:	89ab      	ldrh	r3, [r5, #12]
 8004520:	065b      	lsls	r3, r3, #25
 8004522:	f53f af2d 	bmi.w	8004380 <_svfiprintf_r+0x28>
 8004526:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004528:	b01d      	add	sp, #116	; 0x74
 800452a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800452e:	ab03      	add	r3, sp, #12
 8004530:	9300      	str	r3, [sp, #0]
 8004532:	462a      	mov	r2, r5
 8004534:	4b05      	ldr	r3, [pc, #20]	; (800454c <_svfiprintf_r+0x1f4>)
 8004536:	a904      	add	r1, sp, #16
 8004538:	4638      	mov	r0, r7
 800453a:	f000 f879 	bl	8004630 <_printf_i>
 800453e:	e7eb      	b.n	8004518 <_svfiprintf_r+0x1c0>
 8004540:	08005094 	.word	0x08005094
 8004544:	0800509e 	.word	0x0800509e
 8004548:	00000000 	.word	0x00000000
 800454c:	080042a5 	.word	0x080042a5
 8004550:	0800509a 	.word	0x0800509a

08004554 <_printf_common>:
 8004554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004558:	4616      	mov	r6, r2
 800455a:	4699      	mov	r9, r3
 800455c:	688a      	ldr	r2, [r1, #8]
 800455e:	690b      	ldr	r3, [r1, #16]
 8004560:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004564:	4293      	cmp	r3, r2
 8004566:	bfb8      	it	lt
 8004568:	4613      	movlt	r3, r2
 800456a:	6033      	str	r3, [r6, #0]
 800456c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004570:	4607      	mov	r7, r0
 8004572:	460c      	mov	r4, r1
 8004574:	b10a      	cbz	r2, 800457a <_printf_common+0x26>
 8004576:	3301      	adds	r3, #1
 8004578:	6033      	str	r3, [r6, #0]
 800457a:	6823      	ldr	r3, [r4, #0]
 800457c:	0699      	lsls	r1, r3, #26
 800457e:	bf42      	ittt	mi
 8004580:	6833      	ldrmi	r3, [r6, #0]
 8004582:	3302      	addmi	r3, #2
 8004584:	6033      	strmi	r3, [r6, #0]
 8004586:	6825      	ldr	r5, [r4, #0]
 8004588:	f015 0506 	ands.w	r5, r5, #6
 800458c:	d106      	bne.n	800459c <_printf_common+0x48>
 800458e:	f104 0a19 	add.w	sl, r4, #25
 8004592:	68e3      	ldr	r3, [r4, #12]
 8004594:	6832      	ldr	r2, [r6, #0]
 8004596:	1a9b      	subs	r3, r3, r2
 8004598:	42ab      	cmp	r3, r5
 800459a:	dc26      	bgt.n	80045ea <_printf_common+0x96>
 800459c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80045a0:	1e13      	subs	r3, r2, #0
 80045a2:	6822      	ldr	r2, [r4, #0]
 80045a4:	bf18      	it	ne
 80045a6:	2301      	movne	r3, #1
 80045a8:	0692      	lsls	r2, r2, #26
 80045aa:	d42b      	bmi.n	8004604 <_printf_common+0xb0>
 80045ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80045b0:	4649      	mov	r1, r9
 80045b2:	4638      	mov	r0, r7
 80045b4:	47c0      	blx	r8
 80045b6:	3001      	adds	r0, #1
 80045b8:	d01e      	beq.n	80045f8 <_printf_common+0xa4>
 80045ba:	6823      	ldr	r3, [r4, #0]
 80045bc:	6922      	ldr	r2, [r4, #16]
 80045be:	f003 0306 	and.w	r3, r3, #6
 80045c2:	2b04      	cmp	r3, #4
 80045c4:	bf02      	ittt	eq
 80045c6:	68e5      	ldreq	r5, [r4, #12]
 80045c8:	6833      	ldreq	r3, [r6, #0]
 80045ca:	1aed      	subeq	r5, r5, r3
 80045cc:	68a3      	ldr	r3, [r4, #8]
 80045ce:	bf0c      	ite	eq
 80045d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045d4:	2500      	movne	r5, #0
 80045d6:	4293      	cmp	r3, r2
 80045d8:	bfc4      	itt	gt
 80045da:	1a9b      	subgt	r3, r3, r2
 80045dc:	18ed      	addgt	r5, r5, r3
 80045de:	2600      	movs	r6, #0
 80045e0:	341a      	adds	r4, #26
 80045e2:	42b5      	cmp	r5, r6
 80045e4:	d11a      	bne.n	800461c <_printf_common+0xc8>
 80045e6:	2000      	movs	r0, #0
 80045e8:	e008      	b.n	80045fc <_printf_common+0xa8>
 80045ea:	2301      	movs	r3, #1
 80045ec:	4652      	mov	r2, sl
 80045ee:	4649      	mov	r1, r9
 80045f0:	4638      	mov	r0, r7
 80045f2:	47c0      	blx	r8
 80045f4:	3001      	adds	r0, #1
 80045f6:	d103      	bne.n	8004600 <_printf_common+0xac>
 80045f8:	f04f 30ff 	mov.w	r0, #4294967295
 80045fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004600:	3501      	adds	r5, #1
 8004602:	e7c6      	b.n	8004592 <_printf_common+0x3e>
 8004604:	18e1      	adds	r1, r4, r3
 8004606:	1c5a      	adds	r2, r3, #1
 8004608:	2030      	movs	r0, #48	; 0x30
 800460a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800460e:	4422      	add	r2, r4
 8004610:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004614:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004618:	3302      	adds	r3, #2
 800461a:	e7c7      	b.n	80045ac <_printf_common+0x58>
 800461c:	2301      	movs	r3, #1
 800461e:	4622      	mov	r2, r4
 8004620:	4649      	mov	r1, r9
 8004622:	4638      	mov	r0, r7
 8004624:	47c0      	blx	r8
 8004626:	3001      	adds	r0, #1
 8004628:	d0e6      	beq.n	80045f8 <_printf_common+0xa4>
 800462a:	3601      	adds	r6, #1
 800462c:	e7d9      	b.n	80045e2 <_printf_common+0x8e>
	...

08004630 <_printf_i>:
 8004630:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004634:	7e0f      	ldrb	r7, [r1, #24]
 8004636:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004638:	2f78      	cmp	r7, #120	; 0x78
 800463a:	4691      	mov	r9, r2
 800463c:	4680      	mov	r8, r0
 800463e:	460c      	mov	r4, r1
 8004640:	469a      	mov	sl, r3
 8004642:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004646:	d807      	bhi.n	8004658 <_printf_i+0x28>
 8004648:	2f62      	cmp	r7, #98	; 0x62
 800464a:	d80a      	bhi.n	8004662 <_printf_i+0x32>
 800464c:	2f00      	cmp	r7, #0
 800464e:	f000 80d4 	beq.w	80047fa <_printf_i+0x1ca>
 8004652:	2f58      	cmp	r7, #88	; 0x58
 8004654:	f000 80c0 	beq.w	80047d8 <_printf_i+0x1a8>
 8004658:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800465c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004660:	e03a      	b.n	80046d8 <_printf_i+0xa8>
 8004662:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004666:	2b15      	cmp	r3, #21
 8004668:	d8f6      	bhi.n	8004658 <_printf_i+0x28>
 800466a:	a101      	add	r1, pc, #4	; (adr r1, 8004670 <_printf_i+0x40>)
 800466c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004670:	080046c9 	.word	0x080046c9
 8004674:	080046dd 	.word	0x080046dd
 8004678:	08004659 	.word	0x08004659
 800467c:	08004659 	.word	0x08004659
 8004680:	08004659 	.word	0x08004659
 8004684:	08004659 	.word	0x08004659
 8004688:	080046dd 	.word	0x080046dd
 800468c:	08004659 	.word	0x08004659
 8004690:	08004659 	.word	0x08004659
 8004694:	08004659 	.word	0x08004659
 8004698:	08004659 	.word	0x08004659
 800469c:	080047e1 	.word	0x080047e1
 80046a0:	08004709 	.word	0x08004709
 80046a4:	0800479b 	.word	0x0800479b
 80046a8:	08004659 	.word	0x08004659
 80046ac:	08004659 	.word	0x08004659
 80046b0:	08004803 	.word	0x08004803
 80046b4:	08004659 	.word	0x08004659
 80046b8:	08004709 	.word	0x08004709
 80046bc:	08004659 	.word	0x08004659
 80046c0:	08004659 	.word	0x08004659
 80046c4:	080047a3 	.word	0x080047a3
 80046c8:	682b      	ldr	r3, [r5, #0]
 80046ca:	1d1a      	adds	r2, r3, #4
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	602a      	str	r2, [r5, #0]
 80046d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80046d8:	2301      	movs	r3, #1
 80046da:	e09f      	b.n	800481c <_printf_i+0x1ec>
 80046dc:	6820      	ldr	r0, [r4, #0]
 80046de:	682b      	ldr	r3, [r5, #0]
 80046e0:	0607      	lsls	r7, r0, #24
 80046e2:	f103 0104 	add.w	r1, r3, #4
 80046e6:	6029      	str	r1, [r5, #0]
 80046e8:	d501      	bpl.n	80046ee <_printf_i+0xbe>
 80046ea:	681e      	ldr	r6, [r3, #0]
 80046ec:	e003      	b.n	80046f6 <_printf_i+0xc6>
 80046ee:	0646      	lsls	r6, r0, #25
 80046f0:	d5fb      	bpl.n	80046ea <_printf_i+0xba>
 80046f2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80046f6:	2e00      	cmp	r6, #0
 80046f8:	da03      	bge.n	8004702 <_printf_i+0xd2>
 80046fa:	232d      	movs	r3, #45	; 0x2d
 80046fc:	4276      	negs	r6, r6
 80046fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004702:	485a      	ldr	r0, [pc, #360]	; (800486c <_printf_i+0x23c>)
 8004704:	230a      	movs	r3, #10
 8004706:	e012      	b.n	800472e <_printf_i+0xfe>
 8004708:	682b      	ldr	r3, [r5, #0]
 800470a:	6820      	ldr	r0, [r4, #0]
 800470c:	1d19      	adds	r1, r3, #4
 800470e:	6029      	str	r1, [r5, #0]
 8004710:	0605      	lsls	r5, r0, #24
 8004712:	d501      	bpl.n	8004718 <_printf_i+0xe8>
 8004714:	681e      	ldr	r6, [r3, #0]
 8004716:	e002      	b.n	800471e <_printf_i+0xee>
 8004718:	0641      	lsls	r1, r0, #25
 800471a:	d5fb      	bpl.n	8004714 <_printf_i+0xe4>
 800471c:	881e      	ldrh	r6, [r3, #0]
 800471e:	4853      	ldr	r0, [pc, #332]	; (800486c <_printf_i+0x23c>)
 8004720:	2f6f      	cmp	r7, #111	; 0x6f
 8004722:	bf0c      	ite	eq
 8004724:	2308      	moveq	r3, #8
 8004726:	230a      	movne	r3, #10
 8004728:	2100      	movs	r1, #0
 800472a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800472e:	6865      	ldr	r5, [r4, #4]
 8004730:	60a5      	str	r5, [r4, #8]
 8004732:	2d00      	cmp	r5, #0
 8004734:	bfa2      	ittt	ge
 8004736:	6821      	ldrge	r1, [r4, #0]
 8004738:	f021 0104 	bicge.w	r1, r1, #4
 800473c:	6021      	strge	r1, [r4, #0]
 800473e:	b90e      	cbnz	r6, 8004744 <_printf_i+0x114>
 8004740:	2d00      	cmp	r5, #0
 8004742:	d04b      	beq.n	80047dc <_printf_i+0x1ac>
 8004744:	4615      	mov	r5, r2
 8004746:	fbb6 f1f3 	udiv	r1, r6, r3
 800474a:	fb03 6711 	mls	r7, r3, r1, r6
 800474e:	5dc7      	ldrb	r7, [r0, r7]
 8004750:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004754:	4637      	mov	r7, r6
 8004756:	42bb      	cmp	r3, r7
 8004758:	460e      	mov	r6, r1
 800475a:	d9f4      	bls.n	8004746 <_printf_i+0x116>
 800475c:	2b08      	cmp	r3, #8
 800475e:	d10b      	bne.n	8004778 <_printf_i+0x148>
 8004760:	6823      	ldr	r3, [r4, #0]
 8004762:	07de      	lsls	r6, r3, #31
 8004764:	d508      	bpl.n	8004778 <_printf_i+0x148>
 8004766:	6923      	ldr	r3, [r4, #16]
 8004768:	6861      	ldr	r1, [r4, #4]
 800476a:	4299      	cmp	r1, r3
 800476c:	bfde      	ittt	le
 800476e:	2330      	movle	r3, #48	; 0x30
 8004770:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004774:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004778:	1b52      	subs	r2, r2, r5
 800477a:	6122      	str	r2, [r4, #16]
 800477c:	f8cd a000 	str.w	sl, [sp]
 8004780:	464b      	mov	r3, r9
 8004782:	aa03      	add	r2, sp, #12
 8004784:	4621      	mov	r1, r4
 8004786:	4640      	mov	r0, r8
 8004788:	f7ff fee4 	bl	8004554 <_printf_common>
 800478c:	3001      	adds	r0, #1
 800478e:	d14a      	bne.n	8004826 <_printf_i+0x1f6>
 8004790:	f04f 30ff 	mov.w	r0, #4294967295
 8004794:	b004      	add	sp, #16
 8004796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800479a:	6823      	ldr	r3, [r4, #0]
 800479c:	f043 0320 	orr.w	r3, r3, #32
 80047a0:	6023      	str	r3, [r4, #0]
 80047a2:	4833      	ldr	r0, [pc, #204]	; (8004870 <_printf_i+0x240>)
 80047a4:	2778      	movs	r7, #120	; 0x78
 80047a6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	6829      	ldr	r1, [r5, #0]
 80047ae:	061f      	lsls	r7, r3, #24
 80047b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80047b4:	d402      	bmi.n	80047bc <_printf_i+0x18c>
 80047b6:	065f      	lsls	r7, r3, #25
 80047b8:	bf48      	it	mi
 80047ba:	b2b6      	uxthmi	r6, r6
 80047bc:	07df      	lsls	r7, r3, #31
 80047be:	bf48      	it	mi
 80047c0:	f043 0320 	orrmi.w	r3, r3, #32
 80047c4:	6029      	str	r1, [r5, #0]
 80047c6:	bf48      	it	mi
 80047c8:	6023      	strmi	r3, [r4, #0]
 80047ca:	b91e      	cbnz	r6, 80047d4 <_printf_i+0x1a4>
 80047cc:	6823      	ldr	r3, [r4, #0]
 80047ce:	f023 0320 	bic.w	r3, r3, #32
 80047d2:	6023      	str	r3, [r4, #0]
 80047d4:	2310      	movs	r3, #16
 80047d6:	e7a7      	b.n	8004728 <_printf_i+0xf8>
 80047d8:	4824      	ldr	r0, [pc, #144]	; (800486c <_printf_i+0x23c>)
 80047da:	e7e4      	b.n	80047a6 <_printf_i+0x176>
 80047dc:	4615      	mov	r5, r2
 80047de:	e7bd      	b.n	800475c <_printf_i+0x12c>
 80047e0:	682b      	ldr	r3, [r5, #0]
 80047e2:	6826      	ldr	r6, [r4, #0]
 80047e4:	6961      	ldr	r1, [r4, #20]
 80047e6:	1d18      	adds	r0, r3, #4
 80047e8:	6028      	str	r0, [r5, #0]
 80047ea:	0635      	lsls	r5, r6, #24
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	d501      	bpl.n	80047f4 <_printf_i+0x1c4>
 80047f0:	6019      	str	r1, [r3, #0]
 80047f2:	e002      	b.n	80047fa <_printf_i+0x1ca>
 80047f4:	0670      	lsls	r0, r6, #25
 80047f6:	d5fb      	bpl.n	80047f0 <_printf_i+0x1c0>
 80047f8:	8019      	strh	r1, [r3, #0]
 80047fa:	2300      	movs	r3, #0
 80047fc:	6123      	str	r3, [r4, #16]
 80047fe:	4615      	mov	r5, r2
 8004800:	e7bc      	b.n	800477c <_printf_i+0x14c>
 8004802:	682b      	ldr	r3, [r5, #0]
 8004804:	1d1a      	adds	r2, r3, #4
 8004806:	602a      	str	r2, [r5, #0]
 8004808:	681d      	ldr	r5, [r3, #0]
 800480a:	6862      	ldr	r2, [r4, #4]
 800480c:	2100      	movs	r1, #0
 800480e:	4628      	mov	r0, r5
 8004810:	f7fb fcee 	bl	80001f0 <memchr>
 8004814:	b108      	cbz	r0, 800481a <_printf_i+0x1ea>
 8004816:	1b40      	subs	r0, r0, r5
 8004818:	6060      	str	r0, [r4, #4]
 800481a:	6863      	ldr	r3, [r4, #4]
 800481c:	6123      	str	r3, [r4, #16]
 800481e:	2300      	movs	r3, #0
 8004820:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004824:	e7aa      	b.n	800477c <_printf_i+0x14c>
 8004826:	6923      	ldr	r3, [r4, #16]
 8004828:	462a      	mov	r2, r5
 800482a:	4649      	mov	r1, r9
 800482c:	4640      	mov	r0, r8
 800482e:	47d0      	blx	sl
 8004830:	3001      	adds	r0, #1
 8004832:	d0ad      	beq.n	8004790 <_printf_i+0x160>
 8004834:	6823      	ldr	r3, [r4, #0]
 8004836:	079b      	lsls	r3, r3, #30
 8004838:	d413      	bmi.n	8004862 <_printf_i+0x232>
 800483a:	68e0      	ldr	r0, [r4, #12]
 800483c:	9b03      	ldr	r3, [sp, #12]
 800483e:	4298      	cmp	r0, r3
 8004840:	bfb8      	it	lt
 8004842:	4618      	movlt	r0, r3
 8004844:	e7a6      	b.n	8004794 <_printf_i+0x164>
 8004846:	2301      	movs	r3, #1
 8004848:	4632      	mov	r2, r6
 800484a:	4649      	mov	r1, r9
 800484c:	4640      	mov	r0, r8
 800484e:	47d0      	blx	sl
 8004850:	3001      	adds	r0, #1
 8004852:	d09d      	beq.n	8004790 <_printf_i+0x160>
 8004854:	3501      	adds	r5, #1
 8004856:	68e3      	ldr	r3, [r4, #12]
 8004858:	9903      	ldr	r1, [sp, #12]
 800485a:	1a5b      	subs	r3, r3, r1
 800485c:	42ab      	cmp	r3, r5
 800485e:	dcf2      	bgt.n	8004846 <_printf_i+0x216>
 8004860:	e7eb      	b.n	800483a <_printf_i+0x20a>
 8004862:	2500      	movs	r5, #0
 8004864:	f104 0619 	add.w	r6, r4, #25
 8004868:	e7f5      	b.n	8004856 <_printf_i+0x226>
 800486a:	bf00      	nop
 800486c:	080050a5 	.word	0x080050a5
 8004870:	080050b6 	.word	0x080050b6

08004874 <memmove>:
 8004874:	4288      	cmp	r0, r1
 8004876:	b510      	push	{r4, lr}
 8004878:	eb01 0402 	add.w	r4, r1, r2
 800487c:	d902      	bls.n	8004884 <memmove+0x10>
 800487e:	4284      	cmp	r4, r0
 8004880:	4623      	mov	r3, r4
 8004882:	d807      	bhi.n	8004894 <memmove+0x20>
 8004884:	1e43      	subs	r3, r0, #1
 8004886:	42a1      	cmp	r1, r4
 8004888:	d008      	beq.n	800489c <memmove+0x28>
 800488a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800488e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004892:	e7f8      	b.n	8004886 <memmove+0x12>
 8004894:	4402      	add	r2, r0
 8004896:	4601      	mov	r1, r0
 8004898:	428a      	cmp	r2, r1
 800489a:	d100      	bne.n	800489e <memmove+0x2a>
 800489c:	bd10      	pop	{r4, pc}
 800489e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80048a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80048a6:	e7f7      	b.n	8004898 <memmove+0x24>

080048a8 <_sbrk_r>:
 80048a8:	b538      	push	{r3, r4, r5, lr}
 80048aa:	4d06      	ldr	r5, [pc, #24]	; (80048c4 <_sbrk_r+0x1c>)
 80048ac:	2300      	movs	r3, #0
 80048ae:	4604      	mov	r4, r0
 80048b0:	4608      	mov	r0, r1
 80048b2:	602b      	str	r3, [r5, #0]
 80048b4:	f7fd fa24 	bl	8001d00 <_sbrk>
 80048b8:	1c43      	adds	r3, r0, #1
 80048ba:	d102      	bne.n	80048c2 <_sbrk_r+0x1a>
 80048bc:	682b      	ldr	r3, [r5, #0]
 80048be:	b103      	cbz	r3, 80048c2 <_sbrk_r+0x1a>
 80048c0:	6023      	str	r3, [r4, #0]
 80048c2:	bd38      	pop	{r3, r4, r5, pc}
 80048c4:	200006a4 	.word	0x200006a4

080048c8 <memcpy>:
 80048c8:	440a      	add	r2, r1
 80048ca:	4291      	cmp	r1, r2
 80048cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80048d0:	d100      	bne.n	80048d4 <memcpy+0xc>
 80048d2:	4770      	bx	lr
 80048d4:	b510      	push	{r4, lr}
 80048d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80048de:	4291      	cmp	r1, r2
 80048e0:	d1f9      	bne.n	80048d6 <memcpy+0xe>
 80048e2:	bd10      	pop	{r4, pc}

080048e4 <_realloc_r>:
 80048e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048e8:	4680      	mov	r8, r0
 80048ea:	4614      	mov	r4, r2
 80048ec:	460e      	mov	r6, r1
 80048ee:	b921      	cbnz	r1, 80048fa <_realloc_r+0x16>
 80048f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048f4:	4611      	mov	r1, r2
 80048f6:	f7ff bc49 	b.w	800418c <_malloc_r>
 80048fa:	b92a      	cbnz	r2, 8004908 <_realloc_r+0x24>
 80048fc:	f7ff fbda 	bl	80040b4 <_free_r>
 8004900:	4625      	mov	r5, r4
 8004902:	4628      	mov	r0, r5
 8004904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004908:	f000 f81b 	bl	8004942 <_malloc_usable_size_r>
 800490c:	4284      	cmp	r4, r0
 800490e:	4607      	mov	r7, r0
 8004910:	d802      	bhi.n	8004918 <_realloc_r+0x34>
 8004912:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004916:	d812      	bhi.n	800493e <_realloc_r+0x5a>
 8004918:	4621      	mov	r1, r4
 800491a:	4640      	mov	r0, r8
 800491c:	f7ff fc36 	bl	800418c <_malloc_r>
 8004920:	4605      	mov	r5, r0
 8004922:	2800      	cmp	r0, #0
 8004924:	d0ed      	beq.n	8004902 <_realloc_r+0x1e>
 8004926:	42bc      	cmp	r4, r7
 8004928:	4622      	mov	r2, r4
 800492a:	4631      	mov	r1, r6
 800492c:	bf28      	it	cs
 800492e:	463a      	movcs	r2, r7
 8004930:	f7ff ffca 	bl	80048c8 <memcpy>
 8004934:	4631      	mov	r1, r6
 8004936:	4640      	mov	r0, r8
 8004938:	f7ff fbbc 	bl	80040b4 <_free_r>
 800493c:	e7e1      	b.n	8004902 <_realloc_r+0x1e>
 800493e:	4635      	mov	r5, r6
 8004940:	e7df      	b.n	8004902 <_realloc_r+0x1e>

08004942 <_malloc_usable_size_r>:
 8004942:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004946:	1f18      	subs	r0, r3, #4
 8004948:	2b00      	cmp	r3, #0
 800494a:	bfbc      	itt	lt
 800494c:	580b      	ldrlt	r3, [r1, r0]
 800494e:	18c0      	addlt	r0, r0, r3
 8004950:	4770      	bx	lr
	...

08004954 <_init>:
 8004954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004956:	bf00      	nop
 8004958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800495a:	bc08      	pop	{r3}
 800495c:	469e      	mov	lr, r3
 800495e:	4770      	bx	lr

08004960 <_fini>:
 8004960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004962:	bf00      	nop
 8004964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004966:	bc08      	pop	{r3}
 8004968:	469e      	mov	lr, r3
 800496a:	4770      	bx	lr
