{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port vout00_0 -pg 1 -lvl 11 -x 5070 -y 1760 -defaultsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x 0 -y 1880 -defaultsOSRD
preplace port dac0_clk -pg 1 -lvl 0 -x 0 -y 1680 -defaultsOSRD
preplace port CLK_DIFF_PL_CLK -pg 1 -lvl 0 -x 0 -y 1080 -defaultsOSRD
preplace port user_si570_sysclk -pg 1 -lvl 0 -x 0 -y 1560 -defaultsOSRD
preplace port ddr4_sdram -pg 1 -lvl 11 -x 5070 -y 1240 -defaultsOSRD
preplace port CLK_DIFF_SYSREF_CLK -pg 1 -lvl 0 -x 0 -y 1100 -defaultsOSRD
preplace port vout01_0 -pg 1 -lvl 11 -x 5070 -y 1780 -defaultsOSRD
preplace port vin2_01_0 -pg 1 -lvl 0 -x 0 -y 1800 -defaultsOSRD
preplace port vin2_23_0 -pg 1 -lvl 0 -x 0 -y 1820 -defaultsOSRD
preplace port adc2_clk_0 -pg 1 -lvl 0 -x 0 -y 1640 -defaultsOSRD
preplace port vout02_0 -pg 1 -lvl 11 -x 5070 -y 1800 -defaultsOSRD
preplace port vout03_0 -pg 1 -lvl 11 -x 5070 -y 1820 -defaultsOSRD
preplace port vin3_01_0 -pg 1 -lvl 0 -x 0 -y 1840 -defaultsOSRD
preplace port vin3_23_0 -pg 1 -lvl 0 -x 0 -y 1860 -defaultsOSRD
preplace port adc3_clk_0 -pg 1 -lvl 0 -x 0 -y 1660 -defaultsOSRD
preplace port adc0_clk_0 -pg 1 -lvl 0 -x 0 -y 1600 -defaultsOSRD
preplace port adc1_clk_0 -pg 1 -lvl 0 -x 0 -y 1620 -defaultsOSRD
preplace port dac1_clk_0 -pg 1 -lvl 0 -x 0 -y 1700 -defaultsOSRD
preplace port vin0_01_0 -pg 1 -lvl 0 -x 0 -y 1720 -defaultsOSRD
preplace port vin0_23_0 -pg 1 -lvl 0 -x 0 -y 1740 -defaultsOSRD
preplace port vin1_01_0 -pg 1 -lvl 0 -x 0 -y 1760 -defaultsOSRD
preplace port vin1_23_0 -pg 1 -lvl 0 -x 0 -y 1780 -defaultsOSRD
preplace port vout10_0 -pg 1 -lvl 11 -x 5070 -y 1840 -defaultsOSRD
preplace port vout11_0 -pg 1 -lvl 11 -x 5070 -y 1860 -defaultsOSRD
preplace port vout12_0 -pg 1 -lvl 11 -x 5070 -y 1880 -defaultsOSRD
preplace port vout13_0 -pg 1 -lvl 11 -x 5070 -y 1900 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 1580 -defaultsOSRD
preplace port o_INC_BP_0 -pg 1 -lvl 11 -x 5070 -y 320 -defaultsOSRD
preplace port o_RST_BP_0 -pg 1 -lvl 11 -x 5070 -y 400 -defaultsOSRD
preplace port o_RTN_BP_0 -pg 1 -lvl 11 -x 5070 -y 480 -defaultsOSRD
preplace port o_INC_BP_1 -pg 1 -lvl 11 -x 5070 -y 340 -defaultsOSRD
preplace port o_RST_BP_1 -pg 1 -lvl 11 -x 5070 -y 420 -defaultsOSRD
preplace port o_RTN_BP_1 -pg 1 -lvl 11 -x 5070 -y 500 -defaultsOSRD
preplace port o_INC_BP_2 -pg 1 -lvl 11 -x 5070 -y 360 -defaultsOSRD
preplace port o_INC_BP_3 -pg 1 -lvl 11 -x 5070 -y 380 -defaultsOSRD
preplace port o_RST_BP_2 -pg 1 -lvl 11 -x 5070 -y 440 -defaultsOSRD
preplace port o_RST_BP_3 -pg 1 -lvl 11 -x 5070 -y 460 -defaultsOSRD
preplace port o_RTN_BP_2 -pg 1 -lvl 11 -x 5070 -y 520 -defaultsOSRD
preplace port o_RTN_BP_3 -pg 1 -lvl 11 -x 5070 -y 540 -defaultsOSRD
preplace port SPI_SCLK0 -pg 1 -lvl 11 -x 5070 -y 1430 -defaultsOSRD
preplace port SPI_MO0 -pg 1 -lvl 11 -x 5070 -y 1510 -defaultsOSRD
preplace port SPI_SS0 -pg 1 -lvl 11 -x 5070 -y 1370 -defaultsOSRD
preplace port SPI_SS1 -pg 1 -lvl 11 -x 5070 -y 1620 -defaultsOSRD
preplace port SPI_SCLK2 -pg 1 -lvl 11 -x 5070 -y 1470 -defaultsOSRD
preplace port SPI_MO1 -pg 1 -lvl 11 -x 5070 -y 1530 -defaultsOSRD
preplace port SPI_SS2 -pg 1 -lvl 11 -x 5070 -y 1640 -defaultsOSRD
preplace port SPI_SS3 -pg 1 -lvl 11 -x 5070 -y 1660 -defaultsOSRD
preplace port SPI_MO2 -pg 1 -lvl 11 -x 5070 -y 1550 -defaultsOSRD
preplace port SPI_MO3 -pg 1 -lvl 11 -x 5070 -y 1570 -defaultsOSRD
preplace port SPI_SCLK1 -pg 1 -lvl 11 -x 5070 -y 1450 -defaultsOSRD
preplace port SPI_SCLK3 -pg 1 -lvl 11 -x 5070 -y 1490 -defaultsOSRD
preplace portBus o_1v8_0 -pg 1 -lvl 11 -x 5070 -y 2000 -defaultsOSRD
preplace portBus o_GND_0 -pg 1 -lvl 11 -x 5070 -y 1920 -defaultsOSRD
preplace portBus o_GND_1 -pg 1 -lvl 11 -x 5070 -y 1940 -defaultsOSRD
preplace portBus o_GND_2 -pg 1 -lvl 11 -x 5070 -y 1960 -defaultsOSRD
preplace portBus o_GND_3 -pg 1 -lvl 11 -x 5070 -y 1980 -defaultsOSRD
preplace portBus o_1v8_3 -pg 1 -lvl 11 -x 5070 -y 2060 -defaultsOSRD
preplace portBus o_1v8_2 -pg 1 -lvl 11 -x 5070 -y 2040 -defaultsOSRD
preplace portBus o_1v8_1 -pg 1 -lvl 11 -x 5070 -y 2020 -defaultsOSRD
preplace portBus o_1v8_4 -pg 1 -lvl 11 -x 5070 -y 2080 -defaultsOSRD
preplace portBus o_1v8_5 -pg 1 -lvl 11 -x 5070 -y 2100 -defaultsOSRD
preplace portBus o_1v8_6 -pg 1 -lvl 11 -x 5070 -y 2120 -defaultsOSRD
preplace portBus o_1v8_7 -pg 1 -lvl 11 -x 5070 -y 2140 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 740 -y 1350 -defaultsOSRD
preplace inst MTS_Block -pg 1 -lvl 1 -x 190 -y 1090 -defaultsOSRD
preplace inst reset_block -pg 1 -lvl 2 -x 740 -y 1000 -defaultsOSRD
preplace inst dac_dma_block -pg 1 -lvl 4 -x 1930 -y 510 -defaultsOSRD
preplace inst ddr_block -pg 1 -lvl 10 -x 4860 -y 1260 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 6 -x 3010 -y 1810 -defaultsOSRD
preplace inst control_block -pg 1 -lvl 4 -x 1930 -y 1190 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 3 -x 1350 -y 620 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 8 -x 4040 -y 1150 -defaultsOSRD
preplace inst SPB_blocks -pg 1 -lvl 7 -x 3540 -y 790 -defaultsOSRD
preplace inst rx_datapath -pg 1 -lvl 8 -x 4040 -y 850 -defaultsOSRD
preplace inst tx_datapath -pg 1 -lvl 5 -x 2460 -y 380 -defaultsOSRD
preplace inst ddr_writer_0 -pg 1 -lvl 9 -x 4420 -y 1100 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 10 -x 4860 -y 1960 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 10 -x 4860 -y 2060 -defaultsOSRD
preplace inst spi_block -pg 1 -lvl 10 -x 4860 -y 1500 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 2 420 1580 1060
preplace netloc rst_ps8_0_96M_peripheral_aresetn 1 2 7 1200 20 1740 720 2260 1900 2720 1050 3360 1160 3840 1240 4240J
preplace netloc reset_block_peripheral_aresetn1 1 2 4 1160J 1250 1600J 1280 2270 1970 2630
preplace netloc MTS_Block_dac_clk 1 1 5 390 880 1190J 1230 1630J 1270 2280 1980 2620
preplace netloc zynq_ultra_ps_e_0_emio_gpio_o 1 2 6 1080J 1320 1560 1260 2230 1140 NJ 1140 NJ 1140 3790J
preplace netloc reset_1 1 0 10 NJ 1580 390J 1570 NJ 1570 NJ 1570 NJ 1570 2850J 1360 NJ 1360 3710J 1370 NJ 1370 4610J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 8 410 1110 1130 10 1760 290 2160 1890 2780 1040 3350 1130 3830 1230 4270J
preplace netloc rst_ddr4_0_333M_peripheral_aresetn 1 2 8 1170 1220 1690 740 2300 1150 NJ 1150 NJ 1150 3850 1220 4280 1240 4680
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 1 10 430 1120 1120J 1290 1520J 1310 NJ 1310 2620J 1260 NJ 1260 3810J 1270 NJ 1270 4660J 1360 5050
preplace netloc control_block_dest_out_0 1 4 1 2250 560n
preplace netloc MTS_Block_dac_clk1 1 1 3 380 1100 1070J 1270 1500J
preplace netloc s_axis_aclk1_1 1 1 7 390 1130 1110J 1300 1570J 1320 NJ 1320 2710 1030 3340 1100 3770J
preplace netloc MTS_Block_adc_clk 1 1 3 NJ 1140 1090J 1310 1510
preplace netloc reset_block_peripheral_aresetn3 1 2 6 1150J 1260 1530J 1290 2290J 1230 2790 1120 NJ 1120 3780J
preplace netloc ddr_block_c0_ddr4_ui_clk 1 1 10 400 890 1180J 1240 1680 730 2290 1110 NJ 1110 NJ 1110 3820 1210 4250 960 NJ 960 5050
preplace netloc xlconstant_0_dout 1 8 1 4260J 1060n
preplace netloc MTS_Block_user_sysref_adc 1 1 5 360 1940 NJ 1940 NJ 1940 NJ 1940 NJ
preplace netloc MTS_Block_user_sysref_dac 1 1 5 370 1960 NJ 1960 NJ 1960 NJ 1960 NJ
preplace netloc adc_tile0_o_RTN_BP_2 1 5 6 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 5040J
preplace netloc aresetn_2 1 6 3 3370 1170 3800J 1080 4230
preplace netloc control_block_adc_control 1 4 3 NJ 1200 NJ 1200 3320
preplace netloc usp_rf_data_converter_0_m00_axis_tvalid 1 6 1 3330 1010n
preplace netloc dac_dma_block_M00_AXIS_tvalid 1 4 1 2270 370n
preplace netloc dac_dma_block_M01_AXIS_tvalid 1 4 1 2240 410n
preplace netloc dac_dma_block_M02_AXIS_tvalid 1 4 1 2220 450n
preplace netloc dac_dma_block_M03_AXIS_tvalid 1 4 1 2210 490n
preplace netloc dac_dma_block_M06_AXIS_tvalid 1 4 1 2180 630n
preplace netloc dac_dma_block_M04_AXIS_tvalid 1 4 1 2190 550n
preplace netloc dac_dma_block_M05_AXIS_tvalid 1 4 1 2150 590n
preplace netloc dac_dma_block_M07_AXIS_tvalid 1 4 1 2140 670n
preplace netloc tx_datapath_o_INC_BP_0 1 5 6 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 5040J
preplace netloc adc_tile0_o_RST_BP_2 1 5 6 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 5050J
preplace netloc zynq_ultra_ps_e_0_emio_spi0_m_o 1 2 8 1060J 1340 NJ 1340 NJ 1340 2640J 1280 NJ 1280 3790J 1290 NJ 1290 4620
preplace netloc zynq_ultra_ps_e_0_emio_spi0_ss_o_n 1 2 9 1050J 1350 NJ 1350 NJ 1350 2660J 1290 NJ 1290 3780J 1300 NJ 1300 4640 1370 NJ
preplace netloc zynq_ultra_ps_e_0_emio_spi0_ss1_o_n 1 2 9 NJ 1360 NJ 1360 NJ 1360 2690J 1300 NJ 1300 3770J 1310 NJ 1310 4590 1620 NJ
preplace netloc zynq_ultra_ps_e_0_emio_spi1_m_o 1 2 8 NJ 1420 NJ 1420 NJ 1420 2740J 1320 NJ 1320 3750J 1330 NJ 1330 4580
preplace netloc zynq_ultra_ps_e_0_emio_spi1_ss_o_n 1 2 9 NJ 1440 NJ 1440 NJ 1440 2800J 1330 NJ 1330 3740J 1340 NJ 1340 4570 1640 NJ
preplace netloc zynq_ultra_ps_e_0_emio_spi1_ss1_o_n 1 2 9 NJ 1460 NJ 1460 NJ 1460 2820J 1340 NJ 1340 3730J 1350 NJ 1350 4560 1660 NJ
preplace netloc xlconstant_1_dout 1 10 1 5040J 1920n
preplace netloc xlconstant_2_dout 1 10 1 5050J 2000n
preplace netloc zynq_ultra_ps_e_0_emio_spi0_sclk_o 1 2 8 1070J 1330 NJ 1330 NJ 1330 2630J 1270 NJ 1270 3800J 1280 NJ 1280 4650
preplace netloc spi_block_SPI_SCLK2 1 10 1 NJ 1470
preplace netloc spi_block_SPI_SCLK3 1 10 1 NJ 1490
preplace netloc zynq_ultra_ps_e_0_emio_spi1_sclk_o 1 2 8 NJ 1400 NJ 1400 NJ 1400 2750J 1310 NJ 1310 3760J 1320 NJ 1320 4600
preplace netloc spi_block_SPI_SCLK1 1 10 1 NJ 1450
preplace netloc spi_block_SPI_SCLK0 1 10 1 NJ 1430
preplace netloc spi_block_SPI_MO0 1 10 1 NJ 1510
preplace netloc spi_block_SPI_MO1 1 10 1 NJ 1530
preplace netloc spi_block_SPI_MO2 1 10 1 NJ 1550
preplace netloc spi_block_SPI_MO3 1 10 1 NJ 1570
preplace netloc tx_SLOT_0_AXIS2 1 5 1 2810 320n
preplace netloc axi_interconnect_2_M01_AXI 1 3 3 1640 1110 2100J 1170 2760J
preplace netloc axi_interconnect_2_M12_AXI 1 3 5 1590 1060 NJ 1060 NJ 1060 NJ 1060 3730J
preplace netloc SPB_blocks_M01_AXIS1 1 7 1 N 790
preplace netloc S00_AXI_1 1 2 1 1140 80n
preplace netloc tx_SLOT_0_AXIS1 1 5 1 2830 300n
preplace netloc usp_rf_data_converter_0_m02_axis 1 6 1 3230 670n
preplace netloc S_AXI_LITE_1 1 3 1 1750 380n
preplace netloc axi_interconnect_2_M04_AXI 1 3 4 1730 830 NJ 830 NJ 830 NJ
preplace netloc vin3_23_0_1 1 0 6 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ
preplace netloc vin1_23_0_1 1 0 6 NJ 1780 NJ 1780 NJ 1780 NJ 1780 NJ 1780 NJ
preplace netloc axi_interconnect_2_M14_AXI 1 3 2 1530 250 2290J
preplace netloc dac_dma_block_M00_AXIS 1 4 1 2100 80n
preplace netloc s00_axi3_1 1 3 5 1610 1090 NJ 1090 NJ 1090 NJ 1090 3760J
preplace netloc CLK_DIFF_SYSREF_CLK_1 1 0 1 NJ 1100
preplace netloc axi_interconnect_2_M18_AXI 1 3 2 1580 260 2270J
preplace netloc vin2_23_0_1 1 0 6 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ
preplace netloc usp_rf_data_converter_0_m30_axis 1 6 1 3260 590n
preplace netloc usp_rf_data_converter_0_vout01 1 6 5 NJ 1780 NJ 1780 NJ 1780 NJ 1780 NJ
preplace netloc tx_SLOT_0_AXIS 1 5 1 2840 280n
preplace netloc axi_interconnect_2_M19_AXI 1 3 2 1550 180 NJ
preplace netloc vin2_01_0_1 1 0 6 NJ 1800 NJ 1800 NJ 1800 NJ 1800 NJ 1800 NJ
preplace netloc dac_dma_block_M01_AXIS 1 4 1 2120 120n
preplace netloc vin3_01_0_1 1 0 6 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ
preplace netloc usp_rf_data_converter_0_m22_axis 1 6 1 3280 750n
preplace netloc axi_interconnect_2_M13_AXI 1 3 4 1650 760 NJ 760 NJ 760 3180J
preplace netloc dac_dma_block_M04_AXIS 1 4 1 2150 280n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 8 1100 1280 1580J 1300 2300J 1240 NJ 1240 NJ 1240 3830J 1250 NJ 1250 NJ
preplace netloc adc1_clk_0_1 1 0 6 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ
preplace netloc usp_rf_data_converter_0_vout10 1 6 5 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ
preplace netloc tx_SLOT_0_AXIS3 1 5 1 2770 340n
preplace netloc vin0_01_0_1 1 0 6 NJ 1720 NJ 1720 NJ 1720 NJ 1720 NJ 1720 NJ
preplace netloc axi_interconnect_2_M20_AXI 1 3 2 1570 200 NJ
preplace netloc axi_interconnect_2_M17_AXI 1 3 2 1520 140 NJ
preplace netloc usp_rf_data_converter_0_vout13 1 6 5 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ
preplace netloc SPB_blocks_M00_AXIS 1 7 1 N 810
preplace netloc usp_rf_data_converter_0_m20_axis 1 6 1 3290 770n
preplace netloc dac_dma_block_M06_AXIS 1 4 1 2170 240n
preplace netloc usp_rf_data_converter_0_vout03 1 6 5 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ
preplace netloc adc3_clk_0_1 1 0 6 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ
preplace netloc axi_interconnect_2_M10_AXI 1 3 4 1620 810 NJ 810 NJ 810 NJ
preplace netloc usp_rf_data_converter_0_m12_axis 1 6 1 3300 850n
preplace netloc axi_interconnect_2_M23_AXI 1 3 4 1500 890 NJ 890 NJ 890 NJ
preplace netloc tx_SLOT_0_AXIS7 1 5 1 2650 420n
preplace netloc hier_0_m_axi_stream 1 8 1 4260 840n
preplace netloc sysref_in_0_1 1 0 6 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ
preplace netloc usp_rf_data_converter_0_vout02 1 6 5 NJ 1800 NJ 1800 NJ 1800 NJ 1800 NJ
preplace netloc dac_dma_block_M_AXI_MM2S 1 4 6 2130 1250 NJ 1250 NJ 1250 3820J 1260 NJ 1260 4670J
preplace netloc vin1_01_0_1 1 0 6 NJ 1760 NJ 1760 NJ 1760 NJ 1760 NJ 1760 NJ
preplace netloc tx_SLOT_0_AXIS6 1 5 1 2670 400n
preplace netloc vin0_23_0_1 1 0 6 NJ 1740 NJ 1740 NJ 1740 NJ 1740 NJ 1740 NJ
preplace netloc axi_interconnect_2_M15_AXI 1 3 2 1510 100 NJ
preplace netloc dac_dma_block_M07_AXIS 1 4 1 2200 380n
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 1080
preplace netloc axi_interconnect_2_M21_AXI 1 3 4 1670 790 NJ 790 NJ 790 3220J
preplace netloc tx_SLOT_0_AXIS4 1 5 1 2700 360n
preplace netloc axi_interconnect_2_M07_AXI 1 3 4 1720 780 NJ 780 NJ 780 3200J
preplace netloc SPB_blocks_M01_AXIS 1 7 1 N 830
preplace netloc dac_dma_block_M02_AXIS 1 4 1 2130 160n
preplace netloc axi_interconnect_2_M02_AXI 1 3 6 1630 1100 2120J 1160 NJ 1160 3240J 1180 3810J 1090 4240J
preplace netloc usp_rf_data_converter_0_m10_axis 1 6 1 3310 870n
preplace netloc SPB_blocks_M00_AXIS2 1 7 1 N 690
preplace netloc usp_rf_data_converter_0_m32_axis 1 6 1 3250 570n
preplace netloc SPB_blocks_M00_AXIS3 1 7 1 N 730
preplace netloc axi_interconnect_2_M22_AXI 1 3 4 1760 800 NJ 800 NJ 800 3270J
preplace netloc usp_rf_data_converter_0_m00_axis 1 6 1 3210 650n
preplace netloc axi_interconnect_2_M24_AXI 1 3 4 1700 750 NJ 750 NJ 750 3170J
preplace netloc axi_interconnect_2_M11_AXI 1 3 2 1540 280 2110J
preplace netloc usp_rf_data_converter_0_vout00 1 6 5 NJ 1760 NJ 1760 NJ 1760 NJ 1760 NJ
preplace netloc default_sysclk1_300mhz_1 1 0 10 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 2680J 1350 NJ 1350 3720J 1360 NJ 1360 4630J
preplace netloc ddr4_0_C0_DDR4 1 10 1 NJ 1240
preplace netloc axi_interconnect_2_M09_AXI 1 3 5 1600 1080 NJ 1080 NJ 1080 NJ 1080 3750J
preplace netloc dac_dma_block_M03_AXIS 1 4 1 2140 220n
preplace netloc adc2_clk_0_1 1 0 6 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ
preplace netloc usp_rf_data_converter_0_vout12 1 6 5 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ
preplace netloc tx_SLOT_0_AXIS5 1 5 1 2730 380n
preplace netloc dac_dma_block_M05_AXIS 1 4 1 2180 320n
preplace netloc dac1_clk_0_1 1 0 6 NJ 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 NJ
preplace netloc axi_interconnect_2_M08_AXI 1 3 4 1710 770 NJ 770 NJ 770 3190J
preplace netloc dac0_clk_0_1 1 0 6 NJ 1680 NJ 1680 NJ 1680 NJ 1680 NJ 1680 NJ
preplace netloc SPB_blocks_M00_AXIS1 1 7 1 N 770
preplace netloc axi_interconnect_2_M16_AXI 1 3 2 1560 270 2200J
preplace netloc adc0_clk_0_1 1 0 6 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ
preplace netloc SPB_blocks_M01_AXIS3 1 7 1 N 750
preplace netloc axi_interconnect_2_M03_AXI 1 3 5 1660 1070 NJ 1070 NJ 1070 NJ 1070 3740J
preplace netloc usp_rf_data_converter_0_vout11 1 6 5 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ
preplace netloc SPB_blocks_M01_AXIS2 1 7 1 N 710
preplace netloc axi_interconnect_2_M05_AXI 1 3 2 1500 60 NJ
preplace netloc ddr_writer_0_M00_AXI 1 9 1 4680 1100n
levelinfo -pg 1 0 190 740 1350 1930 2460 3010 3540 4040 4420 4860 5070
pagesize -pg 1 -db -bbox -sgen -220 0 5220 2260
"
}
{
   "da_axi4_cnt":"55",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"23",
   "da_zynq_ultra_ps_e_cnt":"1"
}
