<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/vagrant/workspace/verilogLeson/blink002/src/blink002.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/vagrant/workspace/verilogLeson/blink002/src/blink002.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.3.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun 14 18:11:02 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>190</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>211</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.834</td>
<td></td>
<td></td>
<td>clock </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock</td>
<td>24.000(MHz)</td>
<td>120.086(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>33.340</td>
<td>clockCounter_Z[16]/Q</td>
<td>segmentOutputPins_Z[4]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.084</td>
</tr>
<tr>
<td>2</td>
<td>33.340</td>
<td>clockCounter_Z[16]/Q</td>
<td>segmentOutputPins_Z[5]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.084</td>
</tr>
<tr>
<td>3</td>
<td>33.423</td>
<td>clockCounter_Z[16]/Q</td>
<td>segmentOutputPins_Z[6]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.001</td>
</tr>
<tr>
<td>4</td>
<td>33.423</td>
<td>clockCounter_Z[16]/Q</td>
<td>segmentOutputPins_Z[7]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.001</td>
</tr>
<tr>
<td>5</td>
<td>33.755</td>
<td>clockCounter_Z[16]/Q</td>
<td>segmentOutputPins_Z[2]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.669</td>
</tr>
<tr>
<td>6</td>
<td>33.755</td>
<td>clockCounter_Z[16]/Q</td>
<td>segmentOutputPins_Z[3]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.669</td>
</tr>
<tr>
<td>7</td>
<td>33.758</td>
<td>clockCounter_Z[16]/Q</td>
<td>segmentOutputPins_Z[0]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.665</td>
</tr>
<tr>
<td>8</td>
<td>33.758</td>
<td>clockCounter_Z[16]/Q</td>
<td>segmentOutputPins_Z[1]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.665</td>
</tr>
<tr>
<td>9</td>
<td>33.835</td>
<td>clockCounter_Z[16]/Q</td>
<td>digitalOutputPins_Z[1]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.589</td>
</tr>
<tr>
<td>10</td>
<td>33.835</td>
<td>clockCounter_Z[16]/Q</td>
<td>digitalOutputPins_Z[2]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.589</td>
</tr>
<tr>
<td>11</td>
<td>33.835</td>
<td>clockCounter_Z[16]/Q</td>
<td>digitalOutputPins_Z[3]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.589</td>
</tr>
<tr>
<td>12</td>
<td>33.835</td>
<td>clockCounter_Z[16]/Q</td>
<td>digitalOutputPins_Z[0]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.589</td>
</tr>
<tr>
<td>13</td>
<td>34.023</td>
<td>clockCounter_Z[4]/Q</td>
<td>digitalOutputPins_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.044</td>
</tr>
<tr>
<td>14</td>
<td>34.397</td>
<td>clockCounter_Z[4]/Q</td>
<td>digitalOutputPins_Z[2]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.670</td>
</tr>
<tr>
<td>15</td>
<td>34.591</td>
<td>clockCounter_Z[11]/Q</td>
<td>segmentOutputPins_Z[1]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.476</td>
</tr>
<tr>
<td>16</td>
<td>34.619</td>
<td>clockCounter_Z[10]/Q</td>
<td>segmentOutputPins_Z[5]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.448</td>
</tr>
<tr>
<td>17</td>
<td>34.641</td>
<td>clockCounter_Z[10]/Q</td>
<td>segmentOutputPins_Z[7]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.426</td>
</tr>
<tr>
<td>18</td>
<td>34.672</td>
<td>clockCounter_Z[15]/Q</td>
<td>segmentOutputPins_Z[6]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.395</td>
</tr>
<tr>
<td>19</td>
<td>34.751</td>
<td>clockCounter_Z[10]/Q</td>
<td>segmentOutputPins_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.316</td>
</tr>
<tr>
<td>20</td>
<td>34.842</td>
<td>clockCounter_Z[11]/Q</td>
<td>segmentOutputPins_Z[2]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.225</td>
</tr>
<tr>
<td>21</td>
<td>35.377</td>
<td>clockCounter_Z[13]/Q</td>
<td>clockCounter_Z[16]/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.047</td>
</tr>
<tr>
<td>22</td>
<td>35.556</td>
<td>clockCounter_Z[4]/Q</td>
<td>digitalOutputPins_Z[3]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>5.511</td>
</tr>
<tr>
<td>23</td>
<td>35.582</td>
<td>clockCounter_Z[16]/Q</td>
<td>segmentOutputPins_Z[4]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>5.485</td>
</tr>
<tr>
<td>24</td>
<td>35.657</td>
<td>clockCounter_Z[13]/Q</td>
<td>clockCounter_Z[14]/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>5.766</td>
</tr>
<tr>
<td>25</td>
<td>35.657</td>
<td>clockCounter_Z[13]/Q</td>
<td>clockCounter_Z[13]/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>5.766</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.566</td>
<td>serialBuffer_Z[1]/Q</td>
<td>serialFiltered_Z[1]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.566</td>
</tr>
<tr>
<td>2</td>
<td>0.853</td>
<td>clockCounter_Z[5]/Q</td>
<td>clockCounter_Z[5]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>3</td>
<td>0.853</td>
<td>clockCounter_Z[1]/Q</td>
<td>clockCounter_Z[1]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>4</td>
<td>0.853</td>
<td>chatteringCounter_Z[13]/Q</td>
<td>chatteringCounter_Z[13]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>5</td>
<td>0.853</td>
<td>chatteringCounter_Z[11]/Q</td>
<td>chatteringCounter_Z[11]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>6</td>
<td>0.853</td>
<td>chatteringCounter_Z[1]/Q</td>
<td>chatteringCounter_Z[1]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>7</td>
<td>0.853</td>
<td>chatteringCounter_Z[5]/Q</td>
<td>chatteringCounter_Z[5]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>8</td>
<td>0.853</td>
<td>chatteringCounter_Z[7]/Q</td>
<td>chatteringCounter_Z[7]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>9</td>
<td>0.854</td>
<td>clockCounter_Z[13]/Q</td>
<td>clockCounter_Z[13]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>10</td>
<td>0.855</td>
<td>clockCounter_Z[7]/Q</td>
<td>clockCounter_Z[7]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.855</td>
</tr>
<tr>
<td>11</td>
<td>0.857</td>
<td>clockCounter_Z[11]/Q</td>
<td>clockCounter_Z[11]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.857</td>
</tr>
<tr>
<td>12</td>
<td>1.082</td>
<td>clockCounter_Z[8]/Q</td>
<td>clockCounter_Z[8]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.082</td>
</tr>
<tr>
<td>13</td>
<td>1.085</td>
<td>chatteringCounter_Z[3]/Q</td>
<td>chatteringCounter_Z[3]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>14</td>
<td>1.088</td>
<td>chatteringCounter_Z[2]/Q</td>
<td>chatteringCounter_Z[2]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>15</td>
<td>1.088</td>
<td>chatteringCounter_Z[4]/Q</td>
<td>chatteringCounter_Z[4]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>16</td>
<td>1.088</td>
<td>chatteringCounter_Z[8]/Q</td>
<td>chatteringCounter_Z[8]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>17</td>
<td>1.088</td>
<td>clockCounter_Z[12]/Q</td>
<td>clockCounter_Z[12]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>18</td>
<td>1.088</td>
<td>clockCounter_Z[4]/Q</td>
<td>clockCounter_Z[4]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>19</td>
<td>1.088</td>
<td>chatteringCounter_Z[10]/Q</td>
<td>chatteringCounter_Z[10]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>20</td>
<td>1.088</td>
<td>chatteringCounter_Z[0]/Q</td>
<td>chatteringCounter_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>21</td>
<td>1.088</td>
<td>chatteringCounter_Z[12]/Q</td>
<td>chatteringCounter_Z[12]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>22</td>
<td>1.089</td>
<td>clockCounter_Z[9]/Q</td>
<td>clockCounter_Z[9]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.089</td>
</tr>
<tr>
<td>23</td>
<td>1.089</td>
<td>clockCounter_Z[6]/Q</td>
<td>clockCounter_Z[6]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.089</td>
</tr>
<tr>
<td>24</td>
<td>1.090</td>
<td>clockCounter_Z[15]/Q</td>
<td>clockCounter_Z[15]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.090</td>
</tr>
<tr>
<td>25</td>
<td>1.093</td>
<td>clockCounter_Z[0]/Q</td>
<td>clockCounter_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.093</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>serialBuffer_Z[1]</td>
</tr>
<tr>
<td>2</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>serialFiltered_Z[1]</td>
</tr>
<tr>
<td>3</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>digitalOutputPins_Z[0]</td>
</tr>
<tr>
<td>4</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>segmentOutputPins_Z[0]</td>
</tr>
<tr>
<td>5</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>chatteringCounter_Z[11]</td>
</tr>
<tr>
<td>6</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>chatteringCounter_Z[12]</td>
</tr>
<tr>
<td>7</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>segmentOutputPins_Z[1]</td>
</tr>
<tr>
<td>8</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>chatteringCounter_Z[13]</td>
</tr>
<tr>
<td>9</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>chatteringCounter_Z[14]</td>
</tr>
<tr>
<td>10</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>digitalOutputPins_Z[1]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>un1_digitalOutputPins_i_a2_4_1_cZ/I3</td>
</tr>
<tr>
<td>5.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_4_1_cZ/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>un1_digitalOutputPins_i_o3_0/I3</td>
</tr>
<tr>
<td>6.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_o3_0/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>un1_digitalOutputPins_i_a2/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>un1_digitalOutputPins_i_0_cZ/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.977</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[4]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td>segmentOutputPins_Z[4]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[4]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[B]</td>
<td>segmentOutputPins_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 46.623%; route: 3.857, 47.708%; tC2Q: 0.458, 5.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>un1_digitalOutputPins_i_a2_4_1_cZ/I3</td>
</tr>
<tr>
<td>5.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_4_1_cZ/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>un1_digitalOutputPins_i_o3_0/I3</td>
</tr>
<tr>
<td>6.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_o3_0/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>un1_digitalOutputPins_i_a2/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>un1_digitalOutputPins_i_0_cZ/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.977</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[5]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>segmentOutputPins_Z[5]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[5]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[A]</td>
<td>segmentOutputPins_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 46.623%; route: 3.857, 47.708%; tC2Q: 0.458, 5.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>un1_digitalOutputPins_i_a2_4_1_cZ/I3</td>
</tr>
<tr>
<td>5.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_4_1_cZ/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>un1_digitalOutputPins_i_o3_0/I3</td>
</tr>
<tr>
<td>6.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_o3_0/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>un1_digitalOutputPins_i_a2/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>un1_digitalOutputPins_i_0_cZ/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.894</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[6]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>segmentOutputPins_Z[6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[6]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>segmentOutputPins_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 47.108%; route: 3.773, 47.164%; tC2Q: 0.458, 5.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>un1_digitalOutputPins_i_a2_4_1_cZ/I3</td>
</tr>
<tr>
<td>5.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_4_1_cZ/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>un1_digitalOutputPins_i_o3_0/I3</td>
</tr>
<tr>
<td>6.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_o3_0/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>un1_digitalOutputPins_i_a2/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>un1_digitalOutputPins_i_0_cZ/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.894</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[7]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>segmentOutputPins_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[7]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>segmentOutputPins_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 47.108%; route: 3.773, 47.164%; tC2Q: 0.458, 5.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>un1_digitalOutputPins_i_a2_4_1_cZ/I3</td>
</tr>
<tr>
<td>5.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_4_1_cZ/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>un1_digitalOutputPins_i_o3_0/I3</td>
</tr>
<tr>
<td>6.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_o3_0/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>un1_digitalOutputPins_i_a2/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>un1_digitalOutputPins_i_0_cZ/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.561</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[B]</td>
<td>segmentOutputPins_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[2]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[B]</td>
<td>segmentOutputPins_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 49.148%; route: 3.441, 44.875%; tC2Q: 0.458, 5.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>un1_digitalOutputPins_i_a2_4_1_cZ/I3</td>
</tr>
<tr>
<td>5.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_4_1_cZ/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>un1_digitalOutputPins_i_o3_0/I3</td>
</tr>
<tr>
<td>6.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_o3_0/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>un1_digitalOutputPins_i_a2/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>un1_digitalOutputPins_i_0_cZ/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.561</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>segmentOutputPins_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[3]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>segmentOutputPins_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 49.148%; route: 3.441, 44.875%; tC2Q: 0.458, 5.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>un1_digitalOutputPins_i_a2_4_1_cZ/I3</td>
</tr>
<tr>
<td>5.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_4_1_cZ/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>un1_digitalOutputPins_i_o3_0/I3</td>
</tr>
<tr>
<td>6.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_o3_0/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>un1_digitalOutputPins_i_a2/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>un1_digitalOutputPins_i_0_cZ/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.558</td>
<td>1.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>segmentOutputPins_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[0]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>segmentOutputPins_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 49.170%; route: 3.438, 44.850%; tC2Q: 0.458, 5.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>un1_digitalOutputPins_i_a2_4_1_cZ/I3</td>
</tr>
<tr>
<td>5.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_4_1_cZ/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>un1_digitalOutputPins_i_o3_0/I3</td>
</tr>
<tr>
<td>6.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_o3_0/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>un1_digitalOutputPins_i_a2/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>un1_digitalOutputPins_i_0_cZ/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.558</td>
<td>1.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>segmentOutputPins_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[1]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[A]</td>
<td>segmentOutputPins_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 49.170%; route: 3.438, 44.850%; tC2Q: 0.458, 5.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>un1_digitalOutputPins_i_a2_4_1_cZ/I3</td>
</tr>
<tr>
<td>5.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_4_1_cZ/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>un1_digitalOutputPins_i_o3_0/I3</td>
</tr>
<tr>
<td>6.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_o3_0/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>un1_digitalOutputPins_i_a2/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>un1_digitalOutputPins_i_0_cZ/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.482</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>digitalOutputPins_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[1]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>digitalOutputPins_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 49.665%; route: 3.361, 44.295%; tC2Q: 0.458, 6.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>un1_digitalOutputPins_i_a2_4_1_cZ/I3</td>
</tr>
<tr>
<td>5.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_4_1_cZ/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>un1_digitalOutputPins_i_o3_0/I3</td>
</tr>
<tr>
<td>6.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_o3_0/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>un1_digitalOutputPins_i_a2/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>un1_digitalOutputPins_i_0_cZ/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.482</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>digitalOutputPins_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[2]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[A]</td>
<td>digitalOutputPins_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 49.665%; route: 3.361, 44.295%; tC2Q: 0.458, 6.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>un1_digitalOutputPins_i_a2_4_1_cZ/I3</td>
</tr>
<tr>
<td>5.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_4_1_cZ/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>un1_digitalOutputPins_i_o3_0/I3</td>
</tr>
<tr>
<td>6.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_o3_0/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>un1_digitalOutputPins_i_a2/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>un1_digitalOutputPins_i_0_cZ/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.482</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td>digitalOutputPins_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[3]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[B]</td>
<td>digitalOutputPins_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 49.665%; route: 3.361, 44.295%; tC2Q: 0.458, 6.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>un1_digitalOutputPins_i_a2_4_1_cZ/I3</td>
</tr>
<tr>
<td>5.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2_4_1_cZ/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>un1_digitalOutputPins_i_o3_0/I3</td>
</tr>
<tr>
<td>6.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_o3_0/F</td>
</tr>
<tr>
<td>7.115</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>un1_digitalOutputPins_i_a2/I0</td>
</tr>
<tr>
<td>7.937</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_a2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>un1_digitalOutputPins_i_0_cZ/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">un1_digitalOutputPins_i_0_cZ/F</td>
</tr>
<tr>
<td>10.482</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>digitalOutputPins_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[0]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>digitalOutputPins_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 49.665%; route: 3.361, 44.295%; tC2Q: 0.458, 6.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>clockCounter_Z[4]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[4]/Q</td>
</tr>
<tr>
<td>4.643</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>digitalOutputPins11_i_i_a2_0_5_cZ/I3</td>
</tr>
<tr>
<td>5.704</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_5_cZ/F</td>
</tr>
<tr>
<td>6.129</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>digitalOutputPins12_i_i_a2_1_cZ/I2</td>
</tr>
<tr>
<td>6.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins12_i_i_a2_1_cZ/F</td>
</tr>
<tr>
<td>7.452</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>N_87_i_cZ/I1</td>
</tr>
<tr>
<td>8.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">N_87_i_cZ/F</td>
</tr>
<tr>
<td>9.937</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>digitalOutputPins_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>digitalOutputPins_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 41.382%; route: 3.671, 52.112%; tC2Q: 0.458, 6.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>clockCounter_Z[4]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[4]/Q</td>
</tr>
<tr>
<td>4.643</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>digitalOutputPins11_i_i_a2_0_5_cZ/I3</td>
</tr>
<tr>
<td>5.704</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_5_cZ/F</td>
</tr>
<tr>
<td>6.129</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>digitalOutputPins12_i_i_a2_1_cZ/I2</td>
</tr>
<tr>
<td>6.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">digitalOutputPins12_i_i_a2_1_cZ/F</td>
</tr>
<tr>
<td>7.766</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][A]</td>
<td>N_85_i_cZ/I0</td>
</tr>
<tr>
<td>8.588</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][A]</td>
<td style=" background: #97FFFF;">N_85_i_cZ/F</td>
</tr>
<tr>
<td>9.562</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>digitalOutputPins_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[2]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[A]</td>
<td>digitalOutputPins_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.705, 40.557%; route: 3.506, 52.571%; tC2Q: 0.458, 6.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>clockCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[11]/Q</td>
</tr>
<tr>
<td>5.328</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>segmentOutputPins_34_iv_0_0_cZ[1]/I0</td>
</tr>
<tr>
<td>6.130</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0_0_cZ[1]/F</td>
</tr>
<tr>
<td>6.549</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>segmentOutputPins_34_iv_0[1]/I3</td>
</tr>
<tr>
<td>7.581</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0[1]/F</td>
</tr>
<tr>
<td>9.369</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT17[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>segmentOutputPins_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[1]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[A]</td>
<td>segmentOutputPins_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 28.320%; route: 4.184, 64.603%; tC2Q: 0.458, 7.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>clockCounter_Z[10]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[10]/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>m5/I0</td>
</tr>
<tr>
<td>5.929</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">m5/F</td>
</tr>
<tr>
<td>6.772</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>segmentOutputPins_34_iv_0[5]/I0</td>
</tr>
<tr>
<td>7.871</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0[5]/F</td>
</tr>
<tr>
<td>9.341</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>segmentOutputPins_Z[5]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[5]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[A]</td>
<td>segmentOutputPins_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 34.089%; route: 3.791, 58.802%; tC2Q: 0.458, 7.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>clockCounter_Z[10]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[10]/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>m5/I0</td>
</tr>
<tr>
<td>5.929</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">m5/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>segmentOutputPins_34_iv_0[7]/I0</td>
</tr>
<tr>
<td>7.865</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0[7]/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>segmentOutputPins_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[7]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>segmentOutputPins_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 34.204%; route: 3.770, 58.663%; tC2Q: 0.458, 7.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[15]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>clockCounter_Z[15]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[15]/Q</td>
</tr>
<tr>
<td>5.323</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td>segmentOutputPins_34_iv_0_a2_1[6]/I1</td>
</tr>
<tr>
<td>6.384</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0_a2_1[6]/F</td>
</tr>
<tr>
<td>6.803</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>segmentOutputPins_34_iv_0[6]/I1</td>
</tr>
<tr>
<td>7.835</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0[6]/F</td>
</tr>
<tr>
<td>9.288</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>segmentOutputPins_Z[6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[6]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>segmentOutputPins_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 32.728%; route: 3.844, 60.106%; tC2Q: 0.458, 7.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>clockCounter_Z[10]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[10]/Q</td>
</tr>
<tr>
<td>4.830</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>m5/I0</td>
</tr>
<tr>
<td>5.891</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">m5/F</td>
</tr>
<tr>
<td>6.321</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>segmentOutputPins_34_iv_0[0]/I0</td>
</tr>
<tr>
<td>7.420</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0[0]/F</td>
</tr>
<tr>
<td>9.209</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>segmentOutputPins_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>segmentOutputPins_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 34.199%; route: 3.698, 58.544%; tC2Q: 0.458, 7.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>clockCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[11]/Q</td>
</tr>
<tr>
<td>5.328</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>segmentOutputPins_34_iv_0_0_cZ[2]/I0</td>
</tr>
<tr>
<td>6.130</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0_0_cZ[2]/F</td>
</tr>
<tr>
<td>6.549</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td>segmentOutputPins_34_iv_0[2]/I3</td>
</tr>
<tr>
<td>7.648</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td style=" background: #97FFFF;">segmentOutputPins_34_iv_0[2]/F</td>
</tr>
<tr>
<td>9.117</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[B]</td>
<td>segmentOutputPins_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[2]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[B]</td>
<td>segmentOutputPins_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 30.540%; route: 3.865, 62.097%; tC2Q: 0.458, 7.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>clockCounter_Z[13]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[13]/Q</td>
</tr>
<tr>
<td>4.986</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>clockCounter10lto16_0_a2_2_cZ/I2</td>
</tr>
<tr>
<td>6.085</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">clockCounter10lto16_0_a2_2_cZ/F</td>
</tr>
<tr>
<td>6.422</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>clockCounter10_i_cZ/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">clockCounter10_i_cZ/F</td>
</tr>
<tr>
<td>8.939</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 35.722%; route: 3.428, 56.698%; tC2Q: 0.458, 7.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalOutputPins_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>clockCounter_Z[4]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[4]/Q</td>
</tr>
<tr>
<td>4.643</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>digitalOutputPins11_i_i_a2_0_5_cZ/I3</td>
</tr>
<tr>
<td>5.704</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">digitalOutputPins11_i_i_a2_0_5_cZ/F</td>
</tr>
<tr>
<td>6.129</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>N_86_4_i_cZ/I2</td>
</tr>
<tr>
<td>6.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">N_86_4_i_cZ/F</td>
</tr>
<tr>
<td>8.404</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB16[B]</td>
<td style=" font-weight:bold;">digitalOutputPins_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td>digitalOutputPins_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalOutputPins_Z[3]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[B]</td>
<td>digitalOutputPins_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 34.167%; route: 3.170, 57.517%; tC2Q: 0.458, 8.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentOutputPins_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>clockCounter_Z[16]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[16]/Q</td>
</tr>
<tr>
<td>5.312</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>m10_e/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">m10_e/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>N_135_i_cZ/I0</td>
</tr>
<tr>
<td>7.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">N_135_i_cZ/F</td>
</tr>
<tr>
<td>8.378</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT10[B]</td>
<td style=" font-weight:bold;">segmentOutputPins_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td>segmentOutputPins_Z[4]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentOutputPins_Z[4]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[B]</td>
<td>segmentOutputPins_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 35.022%; route: 3.106, 56.623%; tC2Q: 0.458, 8.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>clockCounter_Z[13]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[13]/Q</td>
</tr>
<tr>
<td>4.986</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>clockCounter10lto16_0_a2_2_cZ/I2</td>
</tr>
<tr>
<td>6.085</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">clockCounter10lto16_0_a2_2_cZ/F</td>
</tr>
<tr>
<td>6.422</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>clockCounter10_i_cZ/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">clockCounter10_i_cZ/F</td>
</tr>
<tr>
<td>8.659</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[14]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>clockCounter_Z[14]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[14]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>clockCounter_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 37.459%; route: 3.148, 54.592%; tC2Q: 0.458, 7.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>clockCounter_Z[13]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[13]/Q</td>
</tr>
<tr>
<td>4.986</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>clockCounter10lto16_0_a2_2_cZ/I2</td>
</tr>
<tr>
<td>6.085</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">clockCounter10lto16_0_a2_2_cZ/F</td>
</tr>
<tr>
<td>6.422</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>clockCounter10_i_cZ/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">clockCounter10_i_cZ/F</td>
</tr>
<tr>
<td>8.659</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[13]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>clockCounter_Z[13]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[13]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>clockCounter_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 37.459%; route: 3.148, 54.592%; tC2Q: 0.458, 7.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>serialBuffer_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serialFiltered_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>serialBuffer_Z[1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">serialBuffer_Z[1]/Q</td>
</tr>
<tr>
<td>2.846</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" font-weight:bold;">serialFiltered_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>serialFiltered_Z[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serialFiltered_Z[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>serialFiltered_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.232, 41.080%; tC2Q: 0.333, 58.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>clockCounter_Z[5]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[5]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>clockCounter_2_cry_5_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_5_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>clockCounter_Z[5]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[5]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>clockCounter_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>clockCounter_Z[1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[1]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>clockCounter_2_cry_1_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_1_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>clockCounter_Z[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>clockCounter_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>chatteringCounter_Z[13]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C5[1][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[13]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C5[1][B]</td>
<td>chatteringCounter_1_cry_13_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_13_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[13]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>chatteringCounter_Z[13]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[13]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>chatteringCounter_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>chatteringCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[11]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C5[0][B]</td>
<td>chatteringCounter_1_cry_11_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_11_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>chatteringCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[11]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>chatteringCounter_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>chatteringCounter_Z[1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C3[1][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[1]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C3[1][B]</td>
<td>chatteringCounter_1_cry_1_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_1_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>chatteringCounter_Z[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>chatteringCounter_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>chatteringCounter_Z[5]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[5]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C4[0][B]</td>
<td>chatteringCounter_1_cry_5_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_5_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>chatteringCounter_Z[5]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[5]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>chatteringCounter_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>chatteringCounter_Z[7]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C4[1][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[7]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C4[1][B]</td>
<td>chatteringCounter_1_cry_7_0/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_7_0/SUM</td>
</tr>
<tr>
<td>3.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>chatteringCounter_Z[7]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[7]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>chatteringCounter_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>clockCounter_Z[13]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[13]/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C16[1][B]</td>
<td>clockCounter_2_cry_13_0/I0</td>
</tr>
<tr>
<td>3.134</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_13_0/SUM</td>
</tr>
<tr>
<td>3.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[13]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>clockCounter_Z[13]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[13]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>clockCounter_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td>clockCounter_Z[7]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C15[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[7]/Q</td>
</tr>
<tr>
<td>2.618</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[1][B]</td>
<td>clockCounter_2_cry_7_0/I0</td>
</tr>
<tr>
<td>3.135</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_7_0/SUM</td>
</tr>
<tr>
<td>3.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td>clockCounter_Z[7]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[7]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][B]</td>
<td>clockCounter_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.464%; route: 0.005, 0.552%; tC2Q: 0.333, 38.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>clockCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[11]/Q</td>
</tr>
<tr>
<td>2.620</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td>clockCounter_2_cry_11_0/I0</td>
</tr>
<tr>
<td>3.137</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_11_0/SUM</td>
</tr>
<tr>
<td>3.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>clockCounter_Z[11]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[11]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>clockCounter_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.297%; route: 0.007, 0.826%; tC2Q: 0.333, 38.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>clockCounter_Z[8]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[8]/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][A]</td>
<td>clockCounter_2_cry_8_0/I0</td>
</tr>
<tr>
<td>3.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_8_0/SUM</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>clockCounter_Z[8]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[8]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>clockCounter_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.800%; route: 0.231, 21.381%; tC2Q: 0.333, 30.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>chatteringCounter_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[3]/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>chatteringCounter_1_cry_3_0/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_3_0/SUM</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>chatteringCounter_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>chatteringCounter_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.658%; route: 0.234, 21.615%; tC2Q: 0.333, 30.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>chatteringCounter_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[2]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C3[2][A]</td>
<td>chatteringCounter_1_cry_2_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_2_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>chatteringCounter_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>chatteringCounter_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>chatteringCounter_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[4]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>chatteringCounter_1_cry_4_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_4_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>chatteringCounter_Z[4]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[4]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>chatteringCounter_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>chatteringCounter_Z[8]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[8]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C4[2][A]</td>
<td>chatteringCounter_1_cry_8_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_8_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>chatteringCounter_Z[8]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[8]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>chatteringCounter_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C16[1][A]</td>
<td>clockCounter_2_cry_12_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_12_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>clockCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[12]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>clockCounter_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>clockCounter_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[4]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>clockCounter_2_cry_4_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_4_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>clockCounter_Z[4]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[4]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>clockCounter_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>chatteringCounter_Z[10]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[10]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C5[0][A]</td>
<td>chatteringCounter_1_cry_10_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_10_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>chatteringCounter_Z[10]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[10]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>chatteringCounter_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>chatteringCounter_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[0]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C3[1][A]</td>
<td>chatteringCounter_1_cry_0_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_0_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>chatteringCounter_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>chatteringCounter_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>chatteringCounter_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>chatteringCounter_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>chatteringCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[12]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td>chatteringCounter_1_cry_12_0/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">chatteringCounter_1_cry_12_0/SUM</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">chatteringCounter_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>chatteringCounter_Z[12]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chatteringCounter_Z[12]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>chatteringCounter_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>clockCounter_Z[9]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C15[2][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[9]/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[2][B]</td>
<td>clockCounter_2_cry_9_0/I0</td>
</tr>
<tr>
<td>3.369</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_9_0/SUM</td>
</tr>
<tr>
<td>3.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>clockCounter_Z[9]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[9]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>clockCounter_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.471%; route: 0.239, 21.922%; tC2Q: 0.333, 30.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>clockCounter_Z[6]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[6]/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td>clockCounter_2_cry_6_0/I0</td>
</tr>
<tr>
<td>3.369</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_6_0/SUM</td>
</tr>
<tr>
<td>3.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>clockCounter_Z[6]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[6]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>clockCounter_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.471%; route: 0.239, 21.922%; tC2Q: 0.333, 30.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[15]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>clockCounter_Z[15]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[15]/Q</td>
</tr>
<tr>
<td>2.853</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C16[2][B]</td>
<td>clockCounter_2_cry_15_0/I0</td>
</tr>
<tr>
<td>3.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_15_0/SUM</td>
</tr>
<tr>
<td>3.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">clockCounter_Z[15]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>clockCounter_Z[15]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[15]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>clockCounter_Z[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.420%; route: 0.240, 22.007%; tC2Q: 0.333, 30.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockCounter_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockCounter_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>clockCounter_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[0]/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>clockCounter_2_cry_0_0/I0</td>
</tr>
<tr>
<td>3.373</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">clockCounter_2_cry_0_0/SUM</td>
</tr>
<tr>
<td>3.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">clockCounter_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>clockCounter_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockCounter_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>clockCounter_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.304%; route: 0.243, 22.197%; tC2Q: 0.333, 30.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>serialBuffer_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>serialBuffer_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>serialBuffer_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>serialFiltered_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>serialFiltered_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>serialFiltered_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalOutputPins_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>digitalOutputPins_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>digitalOutputPins_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>segmentOutputPins_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>segmentOutputPins_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>segmentOutputPins_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chatteringCounter_Z[11]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>chatteringCounter_Z[11]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>chatteringCounter_Z[11]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chatteringCounter_Z[12]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>chatteringCounter_Z[12]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>chatteringCounter_Z[12]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>segmentOutputPins_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>segmentOutputPins_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>segmentOutputPins_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chatteringCounter_Z[13]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>chatteringCounter_Z[13]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>chatteringCounter_Z[13]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chatteringCounter_Z[14]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>chatteringCounter_Z[14]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>chatteringCounter_Z[14]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalOutputPins_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>digitalOutputPins_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>digitalOutputPins_Z[1]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>48</td>
<td>clock_c</td>
<td>33.340</td>
<td>1.958</td>
</tr>
<tr>
<td>22</td>
<td>clockCounter[11]</td>
<td>33.549</td>
<td>1.979</td>
</tr>
<tr>
<td>17</td>
<td>clockCounter10_i</td>
<td>35.377</td>
<td>1.683</td>
</tr>
<tr>
<td>15</td>
<td>clockCounter[16]</td>
<td>33.340</td>
<td>1.961</td>
</tr>
<tr>
<td>14</td>
<td>clockCounter[15]</td>
<td>33.635</td>
<td>1.976</td>
</tr>
<tr>
<td>12</td>
<td>un1_digitalOutputPins_i_0</td>
<td>33.340</td>
<td>2.508</td>
</tr>
<tr>
<td>10</td>
<td>clockCounter[10]</td>
<td>34.252</td>
<td>1.958</td>
</tr>
<tr>
<td>8</td>
<td>clockCounter[14]</td>
<td>34.956</td>
<td>1.320</td>
</tr>
<tr>
<td>7</td>
<td>clockCounter[7]</td>
<td>33.900</td>
<td>1.300</td>
</tr>
<tr>
<td>7</td>
<td>N_6_0</td>
<td>34.619</td>
<td>0.843</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C16</td>
<td>0.472</td>
</tr>
<tr>
<td>R7C15</td>
<td>0.458</td>
</tr>
<tr>
<td>R5C10</td>
<td>0.333</td>
</tr>
<tr>
<td>R7C14</td>
<td>0.319</td>
</tr>
<tr>
<td>R4C9</td>
<td>0.264</td>
</tr>
<tr>
<td>R5C11</td>
<td>0.264</td>
</tr>
<tr>
<td>R4C11</td>
<td>0.250</td>
</tr>
<tr>
<td>R4C8</td>
<td>0.236</td>
</tr>
<tr>
<td>R5C12</td>
<td>0.236</td>
</tr>
<tr>
<td>R5C9</td>
<td>0.222</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock -period 41.667 -waveform {0 20.834} [get_ports {clock}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
