|--------------------------------------------------------------|
|- ispLEVER Classic 1.7.00.05.28.13 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  dao
Project Path         :  U:\ECE 270\lab practice\test
Project Fitted on    :  Thu Apr 27 20:28:29 2017

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  ABEL_Schematic


// Project 'dao' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.03 secs
Place Time                      0.01 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                28
Total Logic Functions           67
  Total Output Pins             42
  Total Bidir I/O Pins          0
  Total Buried Nodes            25
Total Flip-Flops                35
  Total D Flip-Flops            34
  Total T Flip-Flops            1
  Total Latches                 0
Total Product Terms             434

Total Reserved Pins             0
Total Locked Pins               70
Total Locked Nodes              2

Total Unique Output Enables     0
Total Unique Clocks             5
Total Unique Clock Enables      0
Total Unique Resets             5
Total Unique Presets            5

Fmax Logic Levels               -


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       68     26    -->    72
Logic Functions                   256       66    190    -->    25
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      156    420    -->    27
Logical Product Terms            1280      379    901    -->    29
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256       65    191    -->    25

Control Product Terms:
  GLB Clock/Clock Enables          16       11      5    -->    68
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        7    249    -->     2
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        4    252    -->     1
  Macrocell Presets               256        2    254    -->     0

Global Routing Pool               356       34    322    -->     9
  GRP from IFB                     ..       12     ..    -->    ..
    (from input signals)           ..       12     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       22     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      2    17    19      5/6      0    5      0             11       18        6
  GLB    B     15     0    15      6/6      0    1     10              5       65       13
  GLB    C      0    11    11      0/6      0    3      0             13       11        4
  GLB    D     10     0    10      0/6      0    1      0             15        7        2
-------------------------------------------------------------------------------------------
  GLB    E      8     0     8      4/6      0    1     11              4       75       15
  GLB    F      1    15    16      6/6      0    4      8              4       59       14
  GLB    G      2     2     4      3/6      0    3      0             13        5        3
  GLB    H      0     4     4      6/6      0    6      0             10       20        6
-------------------------------------------------------------------------------------------
  GLB    I      0    11    11      6/6      0    6      0             10       19        7
  GLB    J      0     7     7      0/6      0    3      0             13       15        3
  GLB    K      0     5     5      6/6      0    2      0             14       11        3
  GLB    L      2     5     7      6/6      0    6      0             10       28        8
-------------------------------------------------------------------------------------------
  GLB    M      2     7     9      6/6      0    6      0             10       18        6
  GLB    N      6     0     6      6/6      0    6      0             10        6        6
  GLB    O      8     2    10      3/6      0    4      0             12        9        5
  GLB    P      7     7    14      5/6      0    8      0              8       13        8
-------------------------------------------------------------------------------------------
TOTALS:        63    93   156     68/96     0   65     29            162      379      109

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         3      0      0      0      0
  GLB    B   1      0         0      0      0      0      0
  GLB    C   1      0         0      0      0      0      0
  GLB    D   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   1      0         0      0      0      0      0
  GLB    G   0      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         4      0      0      4      2
  GLB    J   1      0         0      0      0      0      0
  GLB    K   0      0         0      0      0      0      0
  GLB    L   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      0      0      0      0
  GLB    N   0      0         0      0      0      0      0
  GLB    O   1      0         0      0      0      0      0
  GLB    P   1      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



OSCTIMER_Summary
~~~~~~~~~~~~~~~~
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    I1
  Dynamic Disable Signal                    osc_dis
  Timer Reset Signal                        _dup_osc_dis
  Oscillator Output Clock         mfb C-15  osc_out
  Timer Output Clock              mfb F-15  tmr_out

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.7684 Hz
  Timer Divider                             1048576


Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
-----------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |                 |       |            |
9     |  I_O  |   0  |C2  |        |                 |       |            |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Input |DIP4        |
24    |  I_O  |   0  |E8  |    *   |LVCMOS18         | Input |DIP5        |
25    |  I_O  |   0  |E10 |    *   |LVCMOS18         | Input |DIP6        |
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Input |DIP7        |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Input |LED7        |
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Input |LED6        |
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Input |LED5        |
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Input |LED4        |
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         | Output|LED3        |
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         | Output|LED2        |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         | Output|LED1        |
40    |  I_O  |   0  |G10 |    *   |LVCMOS18         | Output|LED0        |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Output|DIS4a       |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Output|DIS4b       |
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Output|DIS4c       |
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Output|DIS4d       |
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Output|DIS4e       |
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Output|DIS4f       |
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Output|DIS4g       |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Input |S1_NC       |
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Input |S1_NO       |
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Input |S2_NC       |
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Input |S2_NO       |
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Output|LED29       |
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|LED28       |
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |DIP3        |
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |DIP2        |
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |DIP1        |
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Input |DIP0        |
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|DIS1g       |
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|DIS1f       |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Output|DIS1e       |
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|DIS1d       |
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Output|DIS1c       |
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Output|DIS1b       |
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|DIS1a       |
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|DIS2g       |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |    *   |LVCMOS18         | Output|DIS2f       |
94    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|DIS2e       |
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|DIS2d       |
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Output|DIS2c       |
97    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|DIS2b       |
98    |  I_O  |   1  |M12 |    *   |LVCMOS18         | Output|DIS2a       |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |    *   |LVCMOS18         | Output|LED20       |
101   |  I_O  |   1  |N4  |    *   |LVCMOS18         | Output|LED21       |
102   |  I_O  |   1  |N6  |    *   |LVCMOS18         | Output|LED22       |
103   |  I_O  |   1  |N8  |    *   |LVCMOS18         | Output|LED23       |
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Output|LED24       |
105   |  I_O  |   1  |N12 |    *   |LVCMOS18         | Output|LED25       |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |    *   |LVCMOS18         | Output|LED26       |
112   |  I_O  |   1  |O10 |    *   |LVCMOS18         | Output|LED27       |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |    *   |LVCMOS18         | Output|DIS3g       |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |    *   |LVCMOS18         | Output|DIS3f       |
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Output|DIS3e       |
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Output|DIS3d       |
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Output|DIS3c       |
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Output|DIS3b       |
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Output|DIS3a       |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Input |LED15       |
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Input |LED14       |
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Input |LED13       |
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Input |LED12       |
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Input |LED11       |
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Input |LED10       |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         | Input |LED9        |
139   |  I_O  |   0  |B4  |    *   |LVCMOS18         | Input |LED8        |
140   |  I_O  |   0  |B6  |    *   |LVCMOS18         | Input |LED16       |
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         | Input |LED17       |
142   |  I_O  |   0  |B10 |    *   |LVCMOS18         | Input |LED18       |
143   |  I_O  |   0  |B12 |    *   |LVCMOS18         | Input |LED19       |
144   | IN9   |   0  |    |        |                 |       |            |
-----------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
-------------------------------------------------
  79   K  I/O   5  AB--EF-------N--    Down DIP0
  78   K  I/O   5  AB--EF-------N--    Down DIP1
  77   K  I/O   5  AB--EF-------N--    Down DIP2
  76   K  I/O   5  AB--EF-------N--    Down DIP3
  23   E  I/O   5  AB--EF-------N--    Down DIP4
  24   E  I/O   5  AB--EF-------N--    Down DIP5
  25   E  I/O   5  AB--EF--------O-    Down DIP6
  26   E  I/O   5  AB--EF--------O-    Down DIP7
 135   A  I/O      ----------------    Down LED10
 134   A  I/O      ----------------    Down LED11
 133   A  I/O      ----------------    Down LED12
 132   A  I/O      ----------------    Down LED13
 131   A  I/O      ----------------    Down LED14
 130   A  I/O      ----------------    Down LED15
 140   B  I/O      ----------------    Down LED16
 141   B  I/O      ----------------    Down LED17
 142   B  I/O      ----------------    Down LED18
 143   B  I/O      ----------------    Down LED19
  31   F  I/O      ----------------    Down LED4
  30   F  I/O      ----------------    Down LED5
  29   F  I/O      ----------------    Down LED6
  28   F  I/O      ----------------    Down LED7
 139   B  I/O      ----------------    Down LED8
 138   B  I/O      ----------------    Down LED9
  58   I  I/O   1  --------I-------    Down S1_NC
  59   I  I/O   3  --C-----I------P    Down S1_NO
  60   I  I/O   1  --------I-------    Down S2_NC
  61   I  I/O   1  --------I-------    Down S2_NO
-------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
  87   L  5  -   2  1 COM                   ----------------  Fast   Down DIS1a
  86   L  5  -   4  1 COM                   ----------------  Fast   Down DIS1b
  85   L  5  -   6  2 COM                   ----------------  Fast   Down DIS1c
  84   L  5  -   6  2 COM                   ----------------  Fast   Down DIS1d
  83   L  5  -   5  1 COM                   ----------------  Fast   Down DIS1e
  81   K  5  -   5  1 COM                   ----------------  Fast   Down DIS1f
  80   K  5  -   6  2 COM                   ----------------  Fast   Down DIS1g
  98   M  7  -   2  1 DFF  *   S            ----------------  Fast   Down DIS2a
  97   M  7  -   4  1 DFF  *   S            ----------------  Fast   Down DIS2b
  96   M  1  -   1  1 COM                   ----------------  Fast   Down DIS2c
  95   M  1  -   1  1 COM                   ----------------  Fast   Down DIS2d
  94   M  7  -   5  1 DFF  *   S            ----------------  Fast   Down DIS2e
  93   M  7  -   5  1 DFF  *   S            ----------------  Fast   Down DIS2f
  88   L  7  -   5  1 DFF  *   S            ----------------  Fast   Down DIS2g
 125   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3a
 124   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3b
 123   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3c
 122   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3d
 121   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3e
 120   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3f
 116   O  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3g
  44   G  4  -   3  1 COM                   ----------------  Fast   Down DIS4a
  48   H  4  -   4  1 COM                   ----------------  Fast   Down DIS4b
  49   H  4  -   3  1 COM                   ----------------  Fast   Down DIS4c
  50   H  4  -   4  1 COM                   ----------------  Fast   Down DIS4d
  51   H  4  -   2  1 COM                   ----------------  Fast   Down DIS4e
  52   H  4  -   3  1 COM                   ----------------  Fast   Down DIS4f
  53   H  4  -   4  1 COM                   ----------------  Fast   Down DIS4g
  40   G  1  -   1  1 COM                   ----------------  Fast   Down LED0
  39   G  1  -   1  1 COM                   ----------------  Fast   Down LED1
  33   F  1  -   1  1 COM                   ----------------  Fast   Down LED2
 100   N  1  1   1  1 COM                   ----------------  Fast   Down LED20
 101   N  1  1   1  1 COM                   ----------------  Fast   Down LED21
 102   N  1  1   1  1 COM                   ----------------  Fast   Down LED22
 103   N  1  1   1  1 COM                   ----------------  Fast   Down LED23
 104   N  1  1   1  1 COM                   ----------------  Fast   Down LED24
 105   N  1  1   1  1 COM                   ----------------  Fast   Down LED25
 111   O  1  1   1  1 COM                   ----------------  Fast   Down LED26
 112   O  1  1   1  1 COM                   ----------------  Fast   Down LED27
  63   I  2  -   2  1 DFF  * * R            ----------------  Fast   Down LED28
  62   I  2  -   3  1 DFF  * * R            ----------------  Fast   Down LED29
  32   F 15  -   1  1 DFF  *   S            ----------------  Fast   Down LED3
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
---------------------------------------------------------------------
 7   I  2  -   1  1 DFF  * * S       3  AB---F----------  S1BC
 5   I  2  -   2  1 DFF  * * R       11 ABCD-F--IJ-LM-OP  S2BC
15   F  0  -   0  1 COM              1  A---------------  _dup_osc_dis
15   C  0  -   0  1 COM                 ----------------  osc_dis
 5   C 11  -   5  1 TFF    * R       12 ABCD-F--IJKLM-OP  q0
 2   C 11  -   6  2 DFF    * R       12 ABCD-F--IJKLM-OP  q1
10   J  7  -   5  1 DFF    * R       12 ABCD-F--IJKLM-OP  q2
 4   D 10  -   7  2 DFF    * R       12 ABCD-F--IJKLM-OP  q3
 3   P  8  -   5  1 DFF    * R       12 ABCD-F--IJKLM-OP  q4
 9   I  7  -   6  2 DFF    * R       1  --------------O-  rdis20
 1   A  7  -   6  2 DFF    * R       1  ---------------P  rdis21
 5   J  7  -   5  1 DFF    * R       1  ---------------P  rdis22
 6   O  7  -   6  2 DFF    * R       2  ------------M--P  rdis23
 2   J  7  -   5  1 DFF    * R       2  ------------M--P  rdis24
12   I  7  -   5  1 DFF    * R       1  ---------------P  rdis25
12   P  7  -   2  1 DFF    * R       1  ---------------P  rdis26
11   A 15  -   1  1 DFF    * R       4  --CD--GH--------  s0
10   F 15  -  57 12 DFF    * R       5  --CD-FGH--------  s1
 3   A 16  -   5  1 DFF    * R       4  --CD--GH--------  s2
12   E  8  -  75 15 COM              1  A---------------  s2_0
12   B 15  -  65 13 DFF    * R       2  ------GH--------  s3
 5   A  2  -   3  1 DFF      R       1  A---------------  timdiv
 7   A  2  -   3  1 DFF      R       9  A-CD----IJ-LM-OP  timdiv2
15   F  0  -   0  0 COM              1  A---------------  tmr_out
---------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~

DIS1a = !( q4.Q & !q3.Q & !q2.Q & !q1.Q
    # !q4.Q & !q3.Q & q2.Q & q0.Q ) ; (2 pterms, 5 signals)

DIS1b = !( !q4.Q & !q3.Q & q2.Q & q1.Q & q0.Q
    # !q4.Q & q3.Q & q2.Q & !q1.Q & !q0.Q
    # !q4.Q & q3.Q & !q2.Q & q1.Q & !q0.Q
    # !q4.Q & q3.Q & !q2.Q & !q1.Q & q0.Q ) ; (4 pterms, 5 signals)

DIS1c = !( !q4.Q & q2.Q & !q1.Q & !q0.Q
    # !q4.Q & !q3.Q & !q1.Q & q0.Q
    # !q4.Q & q2.Q & q1.Q & q0.Q
    # !q4.Q & q3.Q & !q2.Q
    # q4.Q & !q3.Q & !q2.Q & !q1.Q & !q0.Q
    # !q4.Q & !q2.Q & q1.Q & !q0.Q ) ; (6 pterms, 5 signals)

DIS1d = !( !q4.Q & !q2.Q & !q1.Q & q0.Q
    # q4.Q & !q3.Q & !q2.Q & !q1.Q
    # !q4.Q & q2.Q & q1.Q & !q0.Q
    # !q4.Q & q3.Q & q2.Q & !q0.Q
    # !q4.Q & !q3.Q & !q1.Q & q0.Q
    # !q4.Q & q3.Q & q1.Q ) ; (6 pterms, 5 signals)

DIS1e = !( !q4.Q & q3.Q & !q1.Q & !q0.Q
    # !q4.Q & q3.Q & !q2.Q & q0.Q
    # !q3.Q & !q2.Q & !q1.Q & q0.Q
    # !q3.Q & !q2.Q & q1.Q & !q0.Q
    # !q4.Q & q2.Q & q1.Q ) ; (5 pterms, 5 signals)

DIS1f = !( !q4.Q & !q3.Q & q2.Q & q1.Q
    # q4.Q & !q3.Q & !q2.Q & !q1.Q
    # !q4.Q & q3.Q & q1.Q & !q0.Q
    # !q4.Q & q3.Q & q2.Q & !q0.Q
    # !q4.Q & !q3.Q & q2.Q & q0.Q ) ; (5 pterms, 5 signals)

DIS1g = !q4.Q & !q3.Q & !q1.Q & !q0.Q
    # !q3.Q & !q2.Q & q1.Q & q0.Q
    # q3.Q & q2.Q & !q1.Q
    # q4.Q & q3.Q
    # q4.Q & q2.Q
    # q2.Q & !q0.Q ; (6 pterms, 5 signals)

DIS2a.D = !( q4.Q & !q3.Q & !q2.Q & !q1.Q
    # !q4.Q & !q3.Q & q2.Q & q0.Q ) ; (2 pterms, 5 signals)
DIS2a.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2a.AP = S2BC.Q ; (1 pterm, 1 signal)

DIS2b.D = !( !q4.Q & !q3.Q & q2.Q & q1.Q & q0.Q
    # !q4.Q & q3.Q & q2.Q & !q1.Q & !q0.Q
    # !q4.Q & q3.Q & !q2.Q & q1.Q & !q0.Q
    # !q4.Q & q3.Q & !q2.Q & !q1.Q & q0.Q ) ; (4 pterms, 5 signals)
DIS2b.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2b.AP = S2BC.Q ; (1 pterm, 1 signal)

DIS2c = !rdis24.Q ; (1 pterm, 1 signal)

DIS2d = !rdis23.Q ; (1 pterm, 1 signal)

DIS2e.D = !( !q4.Q & q3.Q & !q1.Q & !q0.Q
    # !q4.Q & q3.Q & !q2.Q & q0.Q
    # !q3.Q & !q2.Q & !q1.Q & q0.Q
    # !q3.Q & !q2.Q & q1.Q & !q0.Q
    # !q4.Q & q2.Q & q1.Q ) ; (5 pterms, 5 signals)
DIS2e.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2e.AP = S2BC.Q ; (1 pterm, 1 signal)

DIS2f.D = !( !q4.Q & !q3.Q & q2.Q & q1.Q
    # q4.Q & !q3.Q & !q2.Q & !q1.Q
    # !q4.Q & q3.Q & q1.Q & !q0.Q
    # !q4.Q & q3.Q & q2.Q & !q0.Q
    # !q4.Q & !q3.Q & q2.Q & q0.Q ) ; (5 pterms, 5 signals)
DIS2f.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2f.AP = S2BC.Q ; (1 pterm, 1 signal)

DIS2g.D = !( !q4.Q & q2.Q & q1.Q & q0.Q
    # !q3.Q & !q2.Q & q1.Q & !q0.Q
    # q4.Q & !q3.Q & !q2.Q & !q1.Q
    # !q4.Q & !q3.Q & !q1.Q & q0.Q
    # !q4.Q & q3.Q & !q2.Q ) ; (5 pterms, 5 signals)
DIS2g.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2g.AP = S2BC.Q ; (1 pterm, 1 signal)

DIS3a.D = !rdis26.Q ; (1 pterm, 1 signal)
DIS3a.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3a.AP = S2BC.Q ; (1 pterm, 1 signal)

DIS3b.D = !rdis25.Q ; (1 pterm, 1 signal)
DIS3b.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3b.AP = S2BC.Q ; (1 pterm, 1 signal)

DIS3c.D = !rdis24.Q ; (1 pterm, 1 signal)
DIS3c.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3c.AP = S2BC.Q ; (1 pterm, 1 signal)

DIS3d.D = !rdis23.Q ; (1 pterm, 1 signal)
DIS3d.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3d.AP = S2BC.Q ; (1 pterm, 1 signal)

DIS3e.D = !rdis22.Q ; (1 pterm, 1 signal)
DIS3e.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3e.AP = S2BC.Q ; (1 pterm, 1 signal)

DIS3f.D = !rdis21.Q ; (1 pterm, 1 signal)
DIS3f.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3f.AP = S2BC.Q ; (1 pterm, 1 signal)

DIS3g.D = !rdis20.Q ; (1 pterm, 1 signal)
DIS3g.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3g.AP = S2BC.Q ; (1 pterm, 1 signal)

DIS4a = !( !s1.Q & !s2.Q & !s3.Q
    # !s0.Q & s1.Q & s3.Q
    # !s0.Q & s2.Q ) ; (3 pterms, 4 signals)

DIS4b = !( !s0.Q & s2.Q & s3.Q
    # !s1.Q & !s2.Q & !s3.Q
    # !s0.Q & !s2.Q & !s3.Q
    # !s0.Q & !s1.Q ) ; (4 pterms, 4 signals)

DIS4c = !s1.Q & s2.Q & !s3.Q
    # s0.Q & s1.Q
    # s0.Q & s3.Q ; (3 pterms, 4 signals)

DIS4d = !( !s0.Q & s1.Q & !s2.Q & s3.Q
    # !s0.Q & !s1.Q & s2.Q
    # !s1.Q & !s2.Q & !s3.Q
    # !s0.Q & s2.Q & !s3.Q ) ; (4 pterms, 4 signals)

DIS4e = !( !s1.Q & !s2.Q & !s3.Q
    # !s0.Q & s2.Q & !s3.Q ) ; (2 pterms, 4 signals)

DIS4f = !( !s0.Q & s1.Q & !s2.Q
    # !s1.Q & !s2.Q & !s3.Q
    # !s0.Q & s1.Q & !s3.Q ) ; (3 pterms, 4 signals)

DIS4g = !( !s0.Q & s1.Q & !s3.Q
    # s0.Q & !s1.Q & !s2.Q & !s3.Q
    # !s0.Q & s1.Q & !s2.Q
    # !s0.Q & !s1.Q & s2.Q ) ; (4 pterms, 4 signals)

LED0 = !s3.Q ; (1 pterm, 1 signal)

LED1 = !s2.Q ; (1 pterm, 1 signal)

LED2 = !s1.Q ; (1 pterm, 1 signal)

LED20 = !DIP0 ; (1 pterm, 1 signal)

LED21 = !DIP1 ; (1 pterm, 1 signal)

LED22 = !DIP2 ; (1 pterm, 1 signal)

LED23 = !DIP3 ; (1 pterm, 1 signal)

LED24 = !DIP4 ; (1 pterm, 1 signal)

LED25 = !DIP5 ; (1 pterm, 1 signal)

LED26 = !DIP6 ; (1 pterm, 1 signal)

LED27 = !DIP7 ; (1 pterm, 1 signal)

LED28.D = 1 ; (1 pterm, 0 signal)
LED28.C = 0 ; (0 pterm, 0 signal)
LED28.AR = !S1_NO ; (1 pterm, 1 signal)
LED28.AP = !S1_NC ; (1 pterm, 1 signal)

LED29.D = 1 ; (1 pterm, 0 signal)
LED29.C = 0 ; (0 pterm, 0 signal)
LED29.AR = !S2_NO ; (1 pterm, 1 signal)
LED29.AP = !S2_NC ; (1 pterm, 1 signal)

LED3.D = !( DIP0 & DIP1 & DIP2 & DIP3 & DIP4 & DIP5 & DIP6 & DIP7 ) ; (1 pterm, 8 signals)
LED3.C = S1BC.Q & !q4.Q & !q3.Q & !q2.Q & !q1.Q & !q0.Q ; (1 pterm, 6 signals)
LED3.AP = S2BC.Q ; (1 pterm, 1 signal)

S1BC.D = 0 ; (0 pterm, 0 signal)
S1BC.C = 0 ; (0 pterm, 0 signal)
S1BC.AR = !S1_NC ; (1 pterm, 1 signal)
S1BC.AP = !S1_NO ; (1 pterm, 1 signal)

S2BC.D = 0 ; (0 pterm, 0 signal)
S2BC.C = 0 ; (0 pterm, 0 signal)
S2BC.AR = !S2_NC ; (1 pterm, 1 signal)
S2BC.AP = !S2_NO ; (1 pterm, 1 signal)

_dup_osc_dis = 0 ; (0 pterm, 0 signal)

osc_dis = 0 ; (0 pterm, 0 signal)

q0.T = !( S1_NO & !q4.Q & !q3.Q & !q2.Q & !q1.Q & !q0.Q
    # s0.Q & q4.Q & !q3.Q & !q2.Q & q1.Q & q0.Q
    # s1.Q & s2.Q & q4.Q & !q3.Q & !q2.Q & q1.Q & q0.Q
    # q4.Q & q2.Q & q1.Q & !q0.Q
    # q4.Q & q3.Q & !q0.Q ) ; (5 pterms, 9 signals)
q0.C = timdiv2.Q ; (1 pterm, 1 signal)
q0.AR = S2BC.Q ; (1 pterm, 1 signal)

q1.D = !S1_NO & !q4.Q & !q3.Q & !q2.Q & !q1.Q
    # !s0.Q & !s1.Q & q4.Q & !q3.Q & !q2.Q & q0.Q
    # !s0.Q & !s2.Q & q4.Q & !q3.Q & !q2.Q & q0.Q
    # !q4.Q & q1.Q & !q0.Q
    # !q4.Q & q2.Q & !q1.Q & q0.Q
    # !q3.Q & !q1.Q & q0.Q ; (6 pterms, 9 signals)
q1.C = timdiv2.Q ; (1 pterm, 1 signal)
q1.AR = S2BC.Q ; (1 pterm, 1 signal)

q2.D = !q4.Q & q3.Q & !q1.Q & q0.Q
    # q4.Q & !q3.Q & !q2.Q & q1.Q & !q0.Q
    # !q4.Q & q2.Q & !q1.Q
    # !q4.Q & !q2.Q & q1.Q & q0.Q
    # !q4.Q & q2.Q & !q0.Q ; (5 pterms, 5 signals)
q2.C = timdiv2.Q ; (1 pterm, 1 signal)
q2.AR = S2BC.Q ; (1 pterm, 1 signal)

q3.D = !s0.Q & !s1.Q & q4.Q & !q3.Q & !q2.Q & q1.Q & q0.Q
    # !s0.Q & !s2.Q & q4.Q & !q3.Q & !q2.Q & q1.Q & q0.Q
    # q4.Q & !q3.Q & q2.Q & !q1.Q & q0.Q
    # !q4.Q & !q3.Q & q2.Q & q1.Q & q0.Q
    # !q4.Q & q3.Q & q2.Q & !q1.Q
    # !q4.Q & q3.Q & !q2.Q & q1.Q
    # !q4.Q & q3.Q & !q0.Q ; (7 pterms, 8 signals)
q3.C = timdiv2.Q ; (1 pterm, 1 signal)
q3.AR = S2BC.Q ; (1 pterm, 1 signal)

q4.D = !q4.Q & q3.Q & q2.Q & q1.Q & q0.Q
    # !q4.Q & q3.Q & !q2.Q & !q1.Q & q0.Q
    # q4.Q & !q3.Q & !q2.Q & !q0.Q
    # !S1_NO & !q3.Q & !q2.Q & !q1.Q & !q0.Q
    # q4.Q & !q3.Q & !q2.Q & !q1.Q ; (5 pterms, 6 signals)
q4.C = timdiv2.Q ; (1 pterm, 1 signal)
q4.AR = S2BC.Q ; (1 pterm, 1 signal)

rdis20.D = !q4.Q & q2.Q & q1.Q & q0.Q
    # !q3.Q & !q2.Q & q1.Q & !q0.Q
    # q4.Q & !q3.Q & !q2.Q & !q1.Q
    # !q4.Q & !q3.Q & !q1.Q & q0.Q
    # !q4.Q & q3.Q & !q2.Q ; (5 pterms, 5 signals)
rdis20.C = timdiv2.Q ; (1 pterm, 1 signal)
rdis20.AR = S2BC.Q ; (1 pterm, 1 signal)

rdis21.D = !q4.Q & !q3.Q & q2.Q & q1.Q
    # q4.Q & !q3.Q & !q2.Q & !q1.Q
    # !q4.Q & q3.Q & q1.Q & !q0.Q
    # !q4.Q & q3.Q & q2.Q & !q0.Q
    # !q4.Q & !q3.Q & q2.Q & q0.Q ; (5 pterms, 5 signals)
rdis21.C = timdiv2.Q ; (1 pterm, 1 signal)
rdis21.AR = S2BC.Q ; (1 pterm, 1 signal)

rdis22.D = !q4.Q & q3.Q & !q1.Q & !q0.Q
    # !q4.Q & q3.Q & !q2.Q & q0.Q
    # !q3.Q & !q2.Q & !q1.Q & q0.Q
    # !q3.Q & !q2.Q & q1.Q & !q0.Q
    # !q4.Q & q2.Q & q1.Q ; (5 pterms, 5 signals)
rdis22.C = timdiv2.Q ; (1 pterm, 1 signal)
rdis22.AR = S2BC.Q ; (1 pterm, 1 signal)

rdis23.D = !q4.Q & !q2.Q & !q1.Q & q0.Q
    # q4.Q & !q3.Q & !q2.Q & !q1.Q
    # !q4.Q & q2.Q & q1.Q & !q0.Q
    # !q4.Q & q3.Q & q2.Q & !q0.Q
    # !q4.Q & q3.Q & q1.Q
    # !q4.Q & !q3.Q & !q1.Q & q0.Q ; (6 pterms, 5 signals)
rdis23.C = timdiv2.Q ; (1 pterm, 1 signal)
rdis23.AR = S2BC.Q ; (1 pterm, 1 signal)

rdis24.D.X1 = !q4.Q & q2.Q & q1.Q
    # !q4.Q & q3.Q & !q2.Q & q0.Q
    # !q4.Q & !q3.Q & !q1.Q & q0.Q
    # !q3.Q & !q2.Q & !q1.Q & !q0.Q ; (4 pterms, 5 signals)
rdis24.D.X2 = !q4.Q & !q0.Q ; (1 pterm, 2 signals)
rdis24.C = timdiv2.Q ; (1 pterm, 1 signal)
rdis24.AR = S2BC.Q ; (1 pterm, 1 signal)

rdis25.D = !q4.Q & !q3.Q & q2.Q & q1.Q & q0.Q
    # !q4.Q & q3.Q & q2.Q & !q1.Q & !q0.Q
    # !q4.Q & q3.Q & !q2.Q & q1.Q & !q0.Q
    # !q4.Q & q3.Q & !q2.Q & !q1.Q & q0.Q ; (4 pterms, 5 signals)
rdis25.C = timdiv2.Q ; (1 pterm, 1 signal)
rdis25.AR = S2BC.Q ; (1 pterm, 1 signal)

rdis26.D = q4.Q & !q3.Q & !q2.Q & !q1.Q
    # !q4.Q & !q3.Q & q2.Q & q0.Q ; (2 pterms, 5 signals)
rdis26.C = timdiv2.Q ; (1 pterm, 1 signal)
rdis26.AR = S2BC.Q ; (1 pterm, 1 signal)

s0.D = DIP0 & DIP1 & DIP2 & DIP3 & DIP4 & DIP5 & DIP6 & DIP7 ; (1 pterm, 8 signals)
s0.C = S1BC.Q & !q4.Q & !q3.Q & !q2.Q & !q1.Q & !q0.Q ; (1 pterm, 6 signals)
s0.AR = S2BC.Q ; (1 pterm, 1 signal)

s1.D = !( DIP0 & DIP1 & DIP2 & DIP3 & DIP4 & DIP5 & DIP6 & DIP7
    # !DIP1 & !DIP2 & !DIP3 & !DIP4 & !DIP5
    # !DIP1 & !DIP2 & !DIP3 & !DIP4 & !DIP6
    # !DIP1 & !DIP2 & !DIP3 & !DIP4 & !DIP7
    # !DIP1 & !DIP2 & !DIP3 & !DIP5 & !DIP6
    # !DIP1 & !DIP2 & !DIP3 & !DIP5 & !DIP7
    # !DIP1 & !DIP2 & !DIP3 & !DIP6 & !DIP7
    # !DIP1 & !DIP2 & !DIP4 & !DIP5 & !DIP6
    # !DIP1 & !DIP2 & !DIP4 & !DIP5 & !DIP7
    # !DIP1 & !DIP2 & !DIP4 & !DIP6 & !DIP7
    # !DIP1 & !DIP2 & !DIP5 & !DIP6 & !DIP7
    # !DIP1 & !DIP3 & !DIP4 & !DIP5 & !DIP6
    # !DIP1 & !DIP3 & !DIP4 & !DIP5 & !DIP7
    # !DIP1 & !DIP3 & !DIP4 & !DIP6 & !DIP7
    # !DIP1 & !DIP3 & !DIP5 & !DIP6 & !DIP7
    # !DIP1 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP2 & !DIP3 & !DIP4 & !DIP5 & !DIP6
    # !DIP2 & !DIP3 & !DIP4 & !DIP5 & !DIP7
    # !DIP2 & !DIP3 & !DIP4 & !DIP6 & !DIP7
    # !DIP2 & !DIP3 & !DIP5 & !DIP6 & !DIP7
    # !DIP2 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP3 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP4
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP5
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP6
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP4 & !DIP5
    # !DIP0 & !DIP1 & !DIP2 & !DIP4 & !DIP6
    # !DIP0 & !DIP1 & !DIP2 & !DIP4 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP5 & !DIP6
    # !DIP0 & !DIP1 & !DIP2 & !DIP5 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP3 & !DIP4 & !DIP5
    # !DIP0 & !DIP1 & !DIP3 & !DIP4 & !DIP6
    # !DIP0 & !DIP1 & !DIP3 & !DIP4 & !DIP7
    # !DIP0 & !DIP1 & !DIP3 & !DIP5 & !DIP6
    # !DIP0 & !DIP1 & !DIP3 & !DIP5 & !DIP7
    # !DIP0 & !DIP1 & !DIP3 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP4 & !DIP5 & !DIP6
    # !DIP0 & !DIP1 & !DIP4 & !DIP5 & !DIP7
    # !DIP0 & !DIP1 & !DIP4 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP2 & !DIP3 & !DIP4 & !DIP5
    # !DIP0 & !DIP2 & !DIP3 & !DIP4 & !DIP6
    # !DIP0 & !DIP2 & !DIP3 & !DIP4 & !DIP7
    # !DIP0 & !DIP2 & !DIP3 & !DIP5 & !DIP6
    # !DIP0 & !DIP2 & !DIP3 & !DIP5 & !DIP7
    # !DIP0 & !DIP2 & !DIP3 & !DIP6 & !DIP7
    # !DIP0 & !DIP2 & !DIP4 & !DIP5 & !DIP6
    # !DIP0 & !DIP2 & !DIP4 & !DIP5 & !DIP7
    # !DIP0 & !DIP2 & !DIP4 & !DIP6 & !DIP7
    # !DIP0 & !DIP2 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP3 & !DIP4 & !DIP5 & !DIP6
    # !DIP0 & !DIP3 & !DIP4 & !DIP5 & !DIP7
    # !DIP0 & !DIP3 & !DIP4 & !DIP6 & !DIP7
    # !DIP0 & !DIP3 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP4 & !DIP5 & !DIP6 & !DIP7 ) ; (57 pterms, 8 signals)
s1.C = S1BC.Q & !q4.Q & !q3.Q & !q2.Q & !q1.Q & !q0.Q ; (1 pterm, 6 signals)
s1.AR = S2BC.Q ; (1 pterm, 1 signal)

s2.D = !( s2_0
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP4 & !DIP5 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP4 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP4 & !DIP5 & !DIP6
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP5 & !DIP6 & !DIP7 ) ; (5 pterms, 9 signals)
s2.C = S1BC.Q & !q4.Q & !q3.Q & !q2.Q & !q1.Q & !q0.Q ; (1 pterm, 6 signals)
s2.AR = S2BC.Q ; (1 pterm, 1 signal)

s2_0 = !DIP0 & !DIP1 & !DIP3 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP2 & !DIP3 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP1 & !DIP2 & !DIP3 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP3 & DIP4 & !DIP5 & DIP6
    # !DIP0 & DIP1 & DIP2 & !DIP3 & !DIP4 & DIP5 & DIP7
    # DIP0 & DIP1 & DIP2 & !DIP3 & !DIP4 & !DIP5 & DIP7
    # !DIP0 & DIP1 & !DIP2 & !DIP3 & DIP4 & DIP5 & DIP7
    # !DIP0 & !DIP1 & DIP2 & !DIP3 & DIP4 & DIP5 & DIP7
    # DIP0 & DIP1 & !DIP2 & !DIP3 & DIP4 & !DIP5 & DIP7
    # DIP0 & DIP1 & !DIP2 & !DIP3 & !DIP4 & DIP5 & DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP3 & DIP4 & !DIP5 & DIP6
    # DIP0 & !DIP1 & DIP2 & !DIP3 & !DIP4 & DIP5 & DIP6
    # !DIP0 & DIP1 & DIP2 & DIP3 & !DIP4 & !DIP5 & DIP7
    # DIP0 & !DIP1 & !DIP2 & !DIP3 & DIP4 & DIP5 & DIP6
    # !DIP0 & DIP1 & !DIP2 & DIP3 & DIP4 & !DIP5 & DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP3 & !DIP4 & DIP5 & DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP3 & DIP4 & !DIP5 & DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP3 & !DIP4 & DIP5 & DIP7
    # DIP0 & DIP1 & !DIP2 & DIP3 & !DIP4 & !DIP5 & DIP7
    # DIP0 & !DIP1 & DIP2 & DIP3 & !DIP4 & !DIP5 & DIP6
    # !DIP0 & !DIP1 & !DIP2 & DIP3 & DIP4 & DIP6 & DIP7
    # DIP0 & !DIP1 & !DIP2 & DIP3 & DIP4 & !DIP5 & DIP6
    # DIP0 & !DIP1 & !DIP2 & DIP3 & !DIP4 & DIP6 & DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP3 & DIP4 & DIP5 & !DIP6
    # DIP0 & DIP2 & !DIP3 & !DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & DIP2 & !DIP3 & DIP4 & !DIP5 & !DIP6
    # !DIP0 & DIP1 & DIP2 & !DIP3 & DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP2 & !DIP3 & DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & !DIP3 & DIP4 & !DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & !DIP3 & !DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP3 & DIP4 & DIP5 & !DIP6
    # !DIP0 & DIP1 & DIP2 & DIP3 & DIP4 & !DIP5 & !DIP6
    # !DIP0 & DIP1 & DIP2 & DIP3 & !DIP4 & DIP5 & !DIP6
    # DIP1 & !DIP2 & !DIP3 & DIP4 & DIP5 & DIP6 & !DIP7
    # !DIP1 & DIP2 & !DIP3 & DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & DIP2 & DIP3 & !DIP4 & !DIP5 & !DIP6 & DIP7
    # !DIP0 & DIP1 & DIP3 & DIP4 & !DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & DIP3 & !DIP4 & DIP6 & !DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP3 & DIP4 & DIP5 & !DIP6
    # !DIP0 & !DIP1 & DIP3 & DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP2 & DIP3 & DIP4 & !DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP2 & DIP3 & !DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & DIP2 & !DIP4 & !DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & DIP4 & !DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP1 & DIP2 & DIP3 & !DIP4 & DIP5 & !DIP6
    # !DIP0 & DIP1 & !DIP2 & DIP3 & DIP5 & DIP6 & !DIP7
    # !DIP0 & !DIP1 & DIP3 & DIP4 & DIP5 & DIP6 & !DIP7
    # !DIP1 & DIP2 & DIP3 & DIP4 & !DIP5 & DIP6 & !DIP7
    # !DIP1 & DIP2 & DIP3 & !DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & !DIP2 & DIP3 & DIP4 & !DIP5 & !DIP7
    # DIP0 & DIP1 & !DIP2 & DIP3 & !DIP4 & DIP6 & !DIP7
    # DIP0 & !DIP1 & !DIP2 & DIP3 & DIP4 & DIP5 & !DIP6
    # DIP0 & !DIP1 & !DIP2 & DIP3 & DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & !DIP3 & DIP4 & DIP5 & !DIP6 & !DIP7
    # !DIP0 & DIP2 & DIP3 & DIP4 & DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & !DIP4 & DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & DIP3 & !DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & !DIP2 & DIP3 & DIP5 & !DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & DIP3 & DIP4 & !DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP3 & !DIP4 & DIP6 & DIP7
    # !DIP0 & DIP1 & !DIP2 & !DIP3 & DIP4 & DIP6 & DIP7
    # !DIP0 & DIP1 & !DIP2 & !DIP3 & DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & !DIP3 & DIP4 & DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & !DIP3 & DIP5 & DIP6 & DIP7
    # DIP0 & DIP1 & !DIP2 & !DIP3 & !DIP4 & DIP6 & DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP3 & !DIP4 & DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & DIP4 & DIP5 & DIP6 & DIP7
    # DIP0 & !DIP1 & !DIP2 & !DIP3 & DIP4 & DIP6 & DIP7
    # DIP0 & !DIP1 & !DIP2 & !DIP3 & DIP5 & DIP6 & DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP3 & !DIP4 & DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP3 & !DIP4 & DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & DIP3 & DIP5 & DIP6 & DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP3 & DIP4 & !DIP5 & DIP7
    # DIP0 & DIP1 & DIP2 & DIP3 & DIP4 & DIP5 & DIP6 & DIP7 ; (75 pterms, 8 signals)

s3.D.X1 = DIP0 & !DIP1 & DIP2 & DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP1 & !DIP2 & DIP4 & DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP4 & DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & DIP4 & DIP5 & !DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP4 & DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & !DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & !DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & !DIP2 & !DIP4 & DIP5 & !DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP4 & DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & DIP2 & !DIP4 & DIP5 & DIP6 & !DIP7
    # !DIP0 & !DIP1 & DIP2 & !DIP4 & DIP5 & !DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP4 & DIP5 & !DIP6 & !DIP7
    # DIP0 & !DIP1 & !DIP2 & !DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP1 & !DIP2 & !DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP4 & DIP5 & DIP6 & DIP7
    # DIP0 & !DIP1 & !DIP2 & DIP4 & DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & !DIP2 & DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & !DIP2 & !DIP4 & DIP5 & DIP6 & DIP7
    # !DIP0 & DIP1 & !DIP2 & !DIP4 & DIP5 & !DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP4 & DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & DIP4 & DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP4 & DIP5 & !DIP6 & !DIP7
    # !DIP0 & DIP1 & !DIP2 & !DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & !DIP2 & DIP4 & DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & DIP4 & DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & DIP4 & DIP5 & !DIP6 & DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP4 & DIP5 & DIP6 & DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP4 & DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP4 & DIP5 & DIP6 & DIP7
    # DIP0 & DIP1 & DIP2 & DIP4 & DIP5 & DIP6 & DIP7
    # DIP0 & DIP1 & DIP2 & DIP4 & !DIP5 & !DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP4 & !DIP5 & !DIP6 & DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP4 & !DIP5 & !DIP6 & DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP4 & !DIP5 & !DIP6 & DIP7
    # !DIP0 & DIP1 & DIP2 & DIP4 & !DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & !DIP2 & DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & DIP1 & !DIP2 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP4 & !DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & !DIP2 & !DIP4 & !DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP1 & !DIP2 & DIP4 & !DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP4 & !DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP1 & !DIP2 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & DIP2 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & DIP4 & !DIP5 & !DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP4 & !DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP1 & !DIP2 & !DIP4 & !DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP4 & !DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & !DIP2 & !DIP4 & !DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP4 & !DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & !DIP2 & !DIP4 & !DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & !DIP4 & !DIP5 & DIP6 & DIP7
    # DIP0 & DIP1 & DIP2 & !DIP4 & !DIP5 & DIP6 & DIP7
    # DIP0 & DIP1 & !DIP2 & DIP4 & !DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & DIP4 & !DIP5 & DIP6 & DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP4 & !DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP1 & !DIP2 & DIP4 & !DIP5 & DIP6 & !DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP4 & !DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & DIP4 & !DIP5 & DIP6 & DIP7
    # DIP0 & !DIP1 & DIP2 & DIP4 & !DIP5 & DIP6 & DIP7
    # DIP0 & DIP1 & DIP2 & DIP4 & !DIP5 & DIP6 & !DIP7 ; (64 pterms, 7 signals)
s3.D.X2 = DIP3 ; (1 pterm, 1 signal)
s3.C = S1BC.Q & !q4.Q & !q3.Q & !q2.Q & !q1.Q & !q0.Q ; (1 pterm, 6 signals)
s3.AR = S2BC.Q ; (1 pterm, 1 signal)

timdiv.D = !timdiv.Q ; (1 pterm, 1 signal)
timdiv.C = tmr_out ; (1 pterm, 1 signal)

timdiv2.D = !timdiv2.Q ; (1 pterm, 1 signal)
timdiv2.C = timdiv.Q ; (1 pterm, 1 signal)




