0.6
2018.3
Dec  7 2018
00:33:28
E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/AESL_autobram_A_V.v,1595917732,systemVerilog,,,,AESL_autobram_A_V,D:/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/AESL_autobram_B_V.v,1595917732,systemVerilog,,,,AESL_autobram_B_V,D:/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/example.autotb.v,1595917732,systemVerilog,,,,apatb_example_top,D:/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/example.v,1595917676,systemVerilog,,,,example,D:/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/vivadoHLS_project/montg_mul/solution1/sim/verilog/example_add_2048sbkb.v,1595917676,systemVerilog,,,,example_add_2048sbkb;example_add_2048sbkb_AddSubnS_0;example_add_2048sbkb_AddSubnS_0_comb_adder,D:/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
