==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:79:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:38:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:39:5
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79392 ; free virtual = 117460
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79392 ; free virtual = 117460
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79388 ; free virtual = 117456
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79386 ; free virtual = 117454
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ResizeHeight' (firmware/nnet_utils/nnet_image_stream.h:233) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ImageWidth' (firmware/nnet_utils/nnet_image_stream.h:225) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'ReadData' (firmware/nnet_utils/nnet_image_stream.h:226) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ImageWidth2' (firmware/nnet_utils/nnet_image_stream.h:234) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'ResizeWidth' (firmware/nnet_utils/nnet_image_stream.h:235) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResizeChan' (firmware/nnet_utils/nnet_image_stream.h:236) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V' (firmware/nnet_utils/nnet_image_stream.h:221) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.0' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.1' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.2' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.3' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.4' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.5' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.6' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.7' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.8' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.9' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.10' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.V' (firmware/myproject.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' (firmware/myproject.cpp:29) .
INFO: [XFORM 203-101] Partitioning array 'input_1.V.V' (firmware/myproject.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V' (firmware/myproject.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block__proc'
	 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79347 ; free virtual = 117417
WARNING: [XFORM 203-631] Renaming function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2>' (firmware/nnet_utils/nnet_image_stream.h:212)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79338 ; free virtual = 117407
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2>' to 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.66 seconds; current allocated memory: 150.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 150.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:79:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:38:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:39:5
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79342 ; free virtual = 117461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79342 ; free virtual = 117461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79340 ; free virtual = 117459
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79338 ; free virtual = 117457
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ResizeHeight' (firmware/nnet_utils/nnet_image_stream.h:233) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ImageWidth' (firmware/nnet_utils/nnet_image_stream.h:225) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'ReadData' (firmware/nnet_utils/nnet_image_stream.h:226) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ImageWidth2' (firmware/nnet_utils/nnet_image_stream.h:234) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'ResizeWidth' (firmware/nnet_utils/nnet_image_stream.h:235) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResizeChan' (firmware/nnet_utils/nnet_image_stream.h:236) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V' (firmware/nnet_utils/nnet_image_stream.h:221) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.0' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.1' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.2' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.3' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.4' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.5' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.6' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.7' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.8' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.9' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.10' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.V' (firmware/myproject.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' (firmware/myproject.cpp:29) .
INFO: [XFORM 203-101] Partitioning array 'input_1.V.V' (firmware/myproject.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V' (firmware/myproject.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block__proc'
	 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79299 ; free virtual = 117418
WARNING: [XFORM 203-631] Renaming function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2>' (firmware/nnet_utils/nnet_image_stream.h:212)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79290 ; free virtual = 117409
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2>' to 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.42 seconds; current allocated memory: 150.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 150.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ImageHeight'.
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'image_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:229) and axis read on port 'image_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:229).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'image_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:229) and axis read on port 'image_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:229).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'image_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:229) and axis read on port 'image_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:229).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'image_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:229) and axis read on port 'image_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:229).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239) and axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239) and axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 53, distance = 1, offset = 1)
   between axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239) and axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 1)
   between axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239) and axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 55, Depth = 57.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 151.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 153.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 153.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 153.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 153.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 156.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 160.636 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 1273.89 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79276 ; free virtual = 117396
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:79:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:38:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:39:5
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79251 ; free virtual = 117459
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79251 ; free virtual = 117459
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79223 ; free virtual = 117432
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79219 ; free virtual = 117428
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ResizeHeight' (firmware/nnet_utils/nnet_image_stream.h:233) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ImageWidth' (firmware/nnet_utils/nnet_image_stream.h:225) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'ReadData' (firmware/nnet_utils/nnet_image_stream.h:226) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ImageWidth2' (firmware/nnet_utils/nnet_image_stream.h:234) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'ResizeWidth' (firmware/nnet_utils/nnet_image_stream.h:235) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResizeChan' (firmware/nnet_utils/nnet_image_stream.h:236) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V' (firmware/nnet_utils/nnet_image_stream.h:221) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.0' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.1' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.2' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.3' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.4' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.5' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.6' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.7' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.8' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.9' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.10' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.V' (firmware/myproject.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' (firmware/myproject.cpp:29) .
INFO: [XFORM 203-101] Partitioning array 'input_1.V.V' (firmware/myproject.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V' (firmware/myproject.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block__proc'
	 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79172 ; free virtual = 117405
WARNING: [XFORM 203-631] Renaming function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2>' (firmware/nnet_utils/nnet_image_stream.h:212)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79168 ; free virtual = 117404
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2>' to 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.43 seconds; current allocated memory: 150.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 150.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ImageHeight'.
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239) and axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239) and axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239) and axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1)
   between axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239) and axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239) and axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239) and axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 53, distance = 1, offset = 1)
   between axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239) and axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239).
WARNING: [SCHED 204-68] The II Violation in module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' (Loop: ImageHeight): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 1)
   between axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239) and axis write on port 'resized_0_V_V' (firmware/nnet_utils/nnet_image_stream.h:239).
INFO: [SCHED 204-61] Pipelining result : Target II = 11, Final II = 55, Depth = 57.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 151.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 153.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 153.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 153.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 153.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 156.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 160.638 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 1273.89 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79154 ; free virtual = 117391
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:79:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:38:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:39:5
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 78926 ; free virtual = 117232
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 78926 ; free virtual = 117232
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 78921 ; free virtual = 117229
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 78917 ; free virtual = 117226
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ResizeHeight' (firmware/nnet_utils/nnet_image_stream.h:233) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ImageWidth' (firmware/nnet_utils/nnet_image_stream.h:225) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'ReadData' (firmware/nnet_utils/nnet_image_stream.h:226) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ImageWidth2' (firmware/nnet_utils/nnet_image_stream.h:234) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'ResizeWidth' (firmware/nnet_utils/nnet_image_stream.h:235) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResizeChan' (firmware/nnet_utils/nnet_image_stream.h:236) in function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V' (firmware/nnet_utils/nnet_image_stream.h:221) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.0' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.1' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.2' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.3' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.4' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.5' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.6' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.7' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.8' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.9' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in_row.V.10' (firmware/nnet_utils/nnet_image_stream.h:221) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.V' (firmware/myproject.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' (firmware/myproject.cpp:29) .
INFO: [XFORM 203-101] Partitioning array 'input_1.V.V' (firmware/myproject.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V' (firmware/myproject.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block__proc'
	 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 79065 ; free virtual = 117372
WARNING: [XFORM 203-631] Renaming function 'nnet::resize_nearest_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2>' (firmware/nnet_utils/nnet_image_stream.h:212)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 78930 ; free virtual = 117237
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2>' to 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.58 seconds; current allocated memory: 150.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 150.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
