vendor_name = ModelSim
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/src/address_decoder.v
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/src/risc_cpu_with_peripherals.v
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/src/rom.v
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/src/ram.v
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/tb/risc_cpu_tb.v
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/src/state_machine.v
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/src/risc_cpu.v
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/src/program_counter.v
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/src/instruction_register.v
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/src/data_controller.v
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/src/alu.v
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/src/address_multiplexer.v
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/src/accumulator.v
source_file = 1, /users/trwyfowrd/desktop/box/learning/learning_verilog/example/others/cpu/simple-risc-cpu/bin/test_2_rom.dat
source_file = 1, /users/trwyfowrd/desktop/box/learning/learning_verilog/example/others/cpu/simple-risc-cpu/bin/test_2_ram.dat
source_file = 1, C:/Users/TrWyFowrd/Desktop/Box/learning/learning_verilog/example/others/cpu/CPU_example/db/CPU_example.cbx.xml
design_name = risc_cpu_with_prepherals
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, risc_cpu_with_prepherals, 1
instance = comp, \clk~input , clk~input, risc_cpu_with_prepherals, 1
instance = comp, \rst_n~input , rst_n~input, risc_cpu_with_prepherals, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, risc_cpu_with_prepherals, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, risc_cpu_with_prepherals, 1
