INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cesar/Documentos/Tpfinal-Arquitectura/Repositorios/tpFinalArq/tp_final_arquitectura/tp_final_arquitectura.srcs/sources_1/ip/instruction_memory/sim/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cesar/Documentos/Tpfinal-Arquitectura/Repositorios/tpFinalArq/tp_final_arquitectura/Archivos/verilog/tb/tb_program_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_program_memory
