INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Anwesh Laptop' on host 'anwesh' (Windows NT_amd64 version 6.2) on Tue May 19 15:21:27 +0530 2020
INFO: [HLS 200-10] In directory 'E:/Vivado/Math'
Sourcing Tcl script 'E:/Vivado/Math/Math/solution3/cosim.tcl'
INFO: [HLS 200-10] Opening project 'E:/Vivado/Math/Math'.
INFO: [HLS 200-10] Opening solution 'E:/Vivado/Math/Math/solution3'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling math.cpp_pre.cpp.tb.cpp
   Compiling apatb_distFix.cpp
   Compiling math_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Distance between A-B(DOUBLE):5.000000
Distance between A-B(FLOAT):5.000000
Distance between A-B(FIXED):5.000000
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

E:\Vivado\Math\Math\solution3\sim\verilog>set PATH= 

E:\Vivado\Math\Math\solution3\sim\verilog>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_distFix_top glbl -prj distFix.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s distFix -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_distFix_top glbl -prj distFix.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s distFix -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Math/Math/solution3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Math/Math/solution3/sim/verilog/distFix.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_distFix_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Math/Math/solution3/sim/verilog/distFix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distFix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Math/Math/solution3/sim/verilog/distFix_mac_muladcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distFix_mac_muladcud_DSP48_1
INFO: [VRFC 10-311] analyzing module distFix_mac_muladcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Math/Math/solution3/sim/verilog/distFix_mul_mul_1bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distFix_mul_mul_1bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module distFix_mul_mul_1bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Math/Math/solution3/sim/verilog/sqrt_fixed_35_13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_fixed_35_13_s
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sqrt_fixed_35_13_s
Compiling module xil_defaultlib.distFix_mul_mul_1bkb_DSP48_0
Compiling module xil_defaultlib.distFix_mul_mul_1bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.distFix_mac_muladcud_DSP48_1
Compiling module xil_defaultlib.distFix_mac_muladcud(ID=1,NUM_ST...
Compiling module xil_defaultlib.distFix
Compiling module xil_defaultlib.apatb_distFix_top
Compiling module work.glbl
Built simulation snapshot distFix

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Vivado/Math/Math/solution3/sim/verilog/xsim.dir/distFix/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 15:22:39 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/distFix/xsim_script.tcl
# xsim {distFix} -autoloadwcfg -tclbatch {distFix.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source distFix.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set agg_group [add_wave_group agg(wire) -into $coutputgroup]
## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_return -into $agg_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set y2_group [add_wave_group y2(wire) -into $cinputgroup]
## add_wave /apatb_distFix_top/AESL_inst_distFix/y2_V -into $y2_group -radix hex
## set x2_group [add_wave_group x2(wire) -into $cinputgroup]
## add_wave /apatb_distFix_top/AESL_inst_distFix/x2_V -into $x2_group -radix hex
## set y1_group [add_wave_group y1(wire) -into $cinputgroup]
## add_wave /apatb_distFix_top/AESL_inst_distFix/y1_V -into $y1_group -radix hex
## set x1_group [add_wave_group x1(wire) -into $cinputgroup]
## add_wave /apatb_distFix_top/AESL_inst_distFix/x1_V -into $x1_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_start -into $blocksiggroup
## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_done -into $blocksiggroup
## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_idle -into $blocksiggroup
## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_distFix_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_distFix_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_distFix_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_distFix_top/LENGTH_x1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_distFix_top/LENGTH_y1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_distFix_top/LENGTH_x2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_distFix_top/LENGTH_y2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_distFix_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_agg_group [add_wave_group agg(wire) -into $tbcoutputgroup]
## add_wave /apatb_distFix_top/ap_return -into $tb_agg_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_y2_group [add_wave_group y2(wire) -into $tbcinputgroup]
## add_wave /apatb_distFix_top/y2_V -into $tb_y2_group -radix hex
## set tb_x2_group [add_wave_group x2(wire) -into $tbcinputgroup]
## add_wave /apatb_distFix_top/x2_V -into $tb_x2_group -radix hex
## set tb_y1_group [add_wave_group y1(wire) -into $tbcinputgroup]
## add_wave /apatb_distFix_top/y1_V -into $tb_y1_group -radix hex
## set tb_x1_group [add_wave_group x1(wire) -into $tbcinputgroup]
## add_wave /apatb_distFix_top/x1_V -into $tb_x1_group -radix hex
## save_wave_config distFix.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "295000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 335 ns : File "E:/Vivado/Math/Math/solution3/sim/verilog/distFix.autotb.v" Line 440
## quit
INFO: [Common 17-206] Exiting xsim at Tue May 19 15:23:02 2020...
INFO: [COSIM 212-316] Starting C post checking ...
Distance between A-B(DOUBLE):5.000000
Distance between A-B(FLOAT):5.000000
Distance between A-B(FIXED):5.000000
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
