\begin{lstlisting}[language=scala]
class CoProcessorEx1 extends CoProcessor {

  case class Cmd() extends InputBundle {
    val opcode = Bits(7 bits)
    val rd = Bits(5 bits)
    val funct3 = Bits(3 bits)
    val rs1 = Bits(5 bits)
    val rs2 = Bits(5 bits)
    val intRomAddr = Bits(5 bits) // int. RAM
    val funct2 = Bits(2 bits)
  }

  case class Rsp() extends OutputBundle {
    val data = Bits(32 bits)
  }

  def ex1 = new InstructionFunction[Cmd, Rsp]
                (new Cmd(), new Rsp()) {
    val pattern: String = s"00---------------" + 
                           "001-----${custom0}"
    val name: String = "ex1"
    val description: String = "Example 1"

    def build(c: EventController): Unit = {

      val regs = c.prepare event new Area {
        def init = List (0x20, 0x40, 0x60)
        val internalRom = Mem(Bits(8 bits), 
                init.map(B(_ , 8 bits)))
      }

      val exec = c.exec event new Area {
        val counter = Counter(50)

        val romReadAddr = command.intRomAddr
            .asUInt.resize(2)
        val romRead = regs.internalRom
            .readAsync(romReadAddr)
        response.data := (command.cpuRS1.asUInt 
            + command.cpuRS2.asUInt 
            + romRead.asUInt).asBits

        when(counter.willOverflowIfInc) {
          flush := True
        }

        when(!done) {
          counter.increment()
        }.otherwise {
          counter.clear()
        }
      }
    }
  }

  def setup(): Unit = {
    activate(aes)
  }
}
\end{lstlisting}
