--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/home/shinno/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml siki.twx siki.ncd -o siki.twr siki.pcf

Design file:              siki.ncd
Physical constraint file: siki.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.73 2012-12-04, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.538ns (period - min period limit)
  Period: 9.680ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: CLK_CHANGE/DCM_ADV_INST/CLKFX
  Logical resource: CLK_CHANGE/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y0.CLKFX
  Clock network: CLK_CHANGE/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 6.188ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: CLK_CHANGE/DCM_ADV_INST/CLKIN
  Logical resource: CLK_CHANGE/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clk_base
--------------------------------------------------------------------------------
Slack: 6.188ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: CLK_CHANGE/DCM_ADV_INST/CLK0
  Logical resource: CLK_CHANGE/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: CLK_CHANGE/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_CHANGE_CLKFX_BUF = PERIOD TIMEGRP 
"CLK_CHANGE_CLKFX_BUF" TS_SYS_CLK /         1.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 909687249692 paths analyzed, 12450 endpoints analyzed, 275 failing endpoints
 275 timing errors detected. (275 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.994ns.
--------------------------------------------------------------------------------

Paths for end point SIKI_ALU/output_buf_6 (SLICE_X8Y79.A6), 1954113047 paths
--------------------------------------------------------------------------------
Slack (setup path):     -11.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIKI_ID/ALU_control_buf_2 (FF)
  Destination:          SIKI_ALU/output_buf_6 (FF)
  Requirement:          9.680ns
  Data Path Delay:      20.850ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.027ns (0.530 - 0.557)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 9.680ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SIKI_ID/ALU_control_buf_2 to SIKI_ALU/output_buf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y72.CQ      Tcko                  0.450   SIKI_ID/ALU_control_buf<2>
                                                       SIKI_ID/ALU_control_buf_2
    SLICE_X18Y68.B1      net (fanout=355)      1.346   SIKI_ID/ALU_control_buf<2>
    SLICE_X18Y68.B       Tilo                  0.094   SIKI_ALU/finv_data<11>
                                                       SIKI_ALU/fmul_data_2<5>1
    DSP48_X0Y26.B5       net (fanout=2)        0.692   SIKI_ALU/fmul_data_2<5>
    DSP48_X0Y26.P23      Tdspdo_BP_M           3.646   SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
                                                       SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
    DSP48_X0Y28.C13      net (fanout=1)        0.878   SIKI_ALU/ALU_FMUL/product_mult0000<23>
    DSP48_X0Y28.PCOUT0   Tdspdo_CPCOUT         2.277   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
                                                       SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
    DSP48_X0Y29.PCIN0    net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002_PCOUT_to_Madd_product_add00001_PCIN_0
    DSP48_X0Y29.P3       Tdspdo_PCINP          1.816   SIKI_ALU/ALU_FMUL/Madd_product_add00001
                                                       SIKI_ALU/ALU_FMUL/Madd_product_add00001
    SLICE_X9Y75.A2       net (fanout=36)       1.357   SIKI_ALU/ALU_FMUL/product_add0000<3>
    SLICE_X9Y75.COUT     Topcya                0.509   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_lut<0>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.AMUX     Tcina                 0.303   N979
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C5      net (fanout=18)       0.638   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C       Tilo                  0.094   SIKI_ALU/ALU_FMUL/exp_mux0010
                                                       SIKI_ALU/ALU_FMUL/exp_mux00101
    SLICE_X6Y78.AX       net (fanout=1)        0.813   SIKI_ALU/ALU_FMUL/exp_mux0010
    SLICE_X6Y78.CMUX     Taxd                  0.658   SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
    SLICE_X7Y79.B4       net (fanout=8)        0.568   SIKI_ALU/ALU_FMUL/Msub_exp_sub0000_Madd_lut<2>
    SLICE_X7Y79.B        Tilo                  0.094   N1467
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW0
    SLICE_X6Y80.B3       net (fanout=2)        0.610   N326
    SLICE_X6Y80.B        Tilo                  0.094   N752
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW2
    SLICE_X12Y75.D3      net (fanout=1)        1.141   N752
    SLICE_X12Y75.D       Tilo                  0.094   SIKI_ALU/ALU_FMUL/N28
                                                       SIKI_ALU/ALU_FMUL/result_0_mux000621
    SLICE_X11Y74.B6      net (fanout=44)       0.604   SIKI_ALU/ALU_FMUL/N28
    SLICE_X11Y74.B       Tilo                  0.094   SIKI_ALU/output_int<3>1179
                                                       SIKI_ALU/output_int<6>1264
    SLICE_X22Y83.CX      net (fanout=1)        0.920   SIKI_ALU/output_int<6>1264
    SLICE_X22Y83.CMUX    Taxc                  0.330   SIKI_ALU/output_int<6>1332
                                                       SIKI_ALU/output_int<6>1544_SW0_SW0
    SLICE_X8Y79.A6       net (fanout=1)        0.723   N1541
    SLICE_X8Y79.CLK      Tas                   0.007   SIKI_ALU/output_buf<7>
                                                       SIKI_ALU/output_int<6>1544
                                                       SIKI_ALU/output_buf_6
    -------------------------------------------------  ---------------------------
    Total                                     20.850ns (10.560ns logic, 10.290ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIKI_ID/ALU_control_buf_2 (FF)
  Destination:          SIKI_ALU/output_buf_6 (FF)
  Requirement:          9.680ns
  Data Path Delay:      20.850ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.027ns (0.530 - 0.557)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 9.680ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SIKI_ID/ALU_control_buf_2 to SIKI_ALU/output_buf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y72.CQ      Tcko                  0.450   SIKI_ID/ALU_control_buf<2>
                                                       SIKI_ID/ALU_control_buf_2
    SLICE_X18Y68.B1      net (fanout=355)      1.346   SIKI_ID/ALU_control_buf<2>
    SLICE_X18Y68.B       Tilo                  0.094   SIKI_ALU/finv_data<11>
                                                       SIKI_ALU/fmul_data_2<5>1
    DSP48_X0Y26.B5       net (fanout=2)        0.692   SIKI_ALU/fmul_data_2<5>
    DSP48_X0Y26.P23      Tdspdo_BP_M           3.646   SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
                                                       SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
    DSP48_X0Y28.C13      net (fanout=1)        0.878   SIKI_ALU/ALU_FMUL/product_mult0000<23>
    DSP48_X0Y28.PCOUT9   Tdspdo_CPCOUT         2.277   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
                                                       SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
    DSP48_X0Y29.PCIN9    net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002_PCOUT_to_Madd_product_add00001_PCIN_9
    DSP48_X0Y29.P3       Tdspdo_PCINP          1.816   SIKI_ALU/ALU_FMUL/Madd_product_add00001
                                                       SIKI_ALU/ALU_FMUL/Madd_product_add00001
    SLICE_X9Y75.A2       net (fanout=36)       1.357   SIKI_ALU/ALU_FMUL/product_add0000<3>
    SLICE_X9Y75.COUT     Topcya                0.509   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_lut<0>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.AMUX     Tcina                 0.303   N979
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C5      net (fanout=18)       0.638   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C       Tilo                  0.094   SIKI_ALU/ALU_FMUL/exp_mux0010
                                                       SIKI_ALU/ALU_FMUL/exp_mux00101
    SLICE_X6Y78.AX       net (fanout=1)        0.813   SIKI_ALU/ALU_FMUL/exp_mux0010
    SLICE_X6Y78.CMUX     Taxd                  0.658   SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
    SLICE_X7Y79.B4       net (fanout=8)        0.568   SIKI_ALU/ALU_FMUL/Msub_exp_sub0000_Madd_lut<2>
    SLICE_X7Y79.B        Tilo                  0.094   N1467
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW0
    SLICE_X6Y80.B3       net (fanout=2)        0.610   N326
    SLICE_X6Y80.B        Tilo                  0.094   N752
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW2
    SLICE_X12Y75.D3      net (fanout=1)        1.141   N752
    SLICE_X12Y75.D       Tilo                  0.094   SIKI_ALU/ALU_FMUL/N28
                                                       SIKI_ALU/ALU_FMUL/result_0_mux000621
    SLICE_X11Y74.B6      net (fanout=44)       0.604   SIKI_ALU/ALU_FMUL/N28
    SLICE_X11Y74.B       Tilo                  0.094   SIKI_ALU/output_int<3>1179
                                                       SIKI_ALU/output_int<6>1264
    SLICE_X22Y83.CX      net (fanout=1)        0.920   SIKI_ALU/output_int<6>1264
    SLICE_X22Y83.CMUX    Taxc                  0.330   SIKI_ALU/output_int<6>1332
                                                       SIKI_ALU/output_int<6>1544_SW0_SW0
    SLICE_X8Y79.A6       net (fanout=1)        0.723   N1541
    SLICE_X8Y79.CLK      Tas                   0.007   SIKI_ALU/output_buf<7>
                                                       SIKI_ALU/output_int<6>1544
                                                       SIKI_ALU/output_buf_6
    -------------------------------------------------  ---------------------------
    Total                                     20.850ns (10.560ns logic, 10.290ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIKI_ID/ALU_control_buf_2 (FF)
  Destination:          SIKI_ALU/output_buf_6 (FF)
  Requirement:          9.680ns
  Data Path Delay:      20.850ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.027ns (0.530 - 0.557)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 9.680ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SIKI_ID/ALU_control_buf_2 to SIKI_ALU/output_buf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y72.CQ      Tcko                  0.450   SIKI_ID/ALU_control_buf<2>
                                                       SIKI_ID/ALU_control_buf_2
    SLICE_X18Y68.B1      net (fanout=355)      1.346   SIKI_ID/ALU_control_buf<2>
    SLICE_X18Y68.B       Tilo                  0.094   SIKI_ALU/finv_data<11>
                                                       SIKI_ALU/fmul_data_2<5>1
    DSP48_X0Y26.B5       net (fanout=2)        0.692   SIKI_ALU/fmul_data_2<5>
    DSP48_X0Y26.P23      Tdspdo_BP_M           3.646   SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
                                                       SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
    DSP48_X0Y28.C13      net (fanout=1)        0.878   SIKI_ALU/ALU_FMUL/product_mult0000<23>
    DSP48_X0Y28.PCOUT1   Tdspdo_CPCOUT         2.277   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
                                                       SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
    DSP48_X0Y29.PCIN1    net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002_PCOUT_to_Madd_product_add00001_PCIN_1
    DSP48_X0Y29.P3       Tdspdo_PCINP          1.816   SIKI_ALU/ALU_FMUL/Madd_product_add00001
                                                       SIKI_ALU/ALU_FMUL/Madd_product_add00001
    SLICE_X9Y75.A2       net (fanout=36)       1.357   SIKI_ALU/ALU_FMUL/product_add0000<3>
    SLICE_X9Y75.COUT     Topcya                0.509   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_lut<0>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.AMUX     Tcina                 0.303   N979
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C5      net (fanout=18)       0.638   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C       Tilo                  0.094   SIKI_ALU/ALU_FMUL/exp_mux0010
                                                       SIKI_ALU/ALU_FMUL/exp_mux00101
    SLICE_X6Y78.AX       net (fanout=1)        0.813   SIKI_ALU/ALU_FMUL/exp_mux0010
    SLICE_X6Y78.CMUX     Taxd                  0.658   SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
    SLICE_X7Y79.B4       net (fanout=8)        0.568   SIKI_ALU/ALU_FMUL/Msub_exp_sub0000_Madd_lut<2>
    SLICE_X7Y79.B        Tilo                  0.094   N1467
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW0
    SLICE_X6Y80.B3       net (fanout=2)        0.610   N326
    SLICE_X6Y80.B        Tilo                  0.094   N752
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW2
    SLICE_X12Y75.D3      net (fanout=1)        1.141   N752
    SLICE_X12Y75.D       Tilo                  0.094   SIKI_ALU/ALU_FMUL/N28
                                                       SIKI_ALU/ALU_FMUL/result_0_mux000621
    SLICE_X11Y74.B6      net (fanout=44)       0.604   SIKI_ALU/ALU_FMUL/N28
    SLICE_X11Y74.B       Tilo                  0.094   SIKI_ALU/output_int<3>1179
                                                       SIKI_ALU/output_int<6>1264
    SLICE_X22Y83.CX      net (fanout=1)        0.920   SIKI_ALU/output_int<6>1264
    SLICE_X22Y83.CMUX    Taxc                  0.330   SIKI_ALU/output_int<6>1332
                                                       SIKI_ALU/output_int<6>1544_SW0_SW0
    SLICE_X8Y79.A6       net (fanout=1)        0.723   N1541
    SLICE_X8Y79.CLK      Tas                   0.007   SIKI_ALU/output_buf<7>
                                                       SIKI_ALU/output_int<6>1544
                                                       SIKI_ALU/output_buf_6
    -------------------------------------------------  ---------------------------
    Total                                     20.850ns (10.560ns logic, 10.290ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point SIKI_ALU/output_buf_12 (SLICE_X10Y77.B6), 1977623484 paths
--------------------------------------------------------------------------------
Slack (setup path):     -11.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIKI_ID/ALU_control_buf_2 (FF)
  Destination:          SIKI_ALU/output_buf_12 (FF)
  Requirement:          9.680ns
  Data Path Delay:      20.576ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.034ns (0.523 - 0.557)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 9.680ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SIKI_ID/ALU_control_buf_2 to SIKI_ALU/output_buf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y72.CQ      Tcko                  0.450   SIKI_ID/ALU_control_buf<2>
                                                       SIKI_ID/ALU_control_buf_2
    SLICE_X18Y68.B1      net (fanout=355)      1.346   SIKI_ID/ALU_control_buf<2>
    SLICE_X18Y68.B       Tilo                  0.094   SIKI_ALU/finv_data<11>
                                                       SIKI_ALU/fmul_data_2<5>1
    DSP48_X0Y26.B5       net (fanout=2)        0.692   SIKI_ALU/fmul_data_2<5>
    DSP48_X0Y26.P23      Tdspdo_BP_M           3.646   SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
                                                       SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
    DSP48_X0Y28.C13      net (fanout=1)        0.878   SIKI_ALU/ALU_FMUL/product_mult0000<23>
    DSP48_X0Y28.PCOUT0   Tdspdo_CPCOUT         2.277   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
                                                       SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
    DSP48_X0Y29.PCIN0    net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002_PCOUT_to_Madd_product_add00001_PCIN_0
    DSP48_X0Y29.P3       Tdspdo_PCINP          1.816   SIKI_ALU/ALU_FMUL/Madd_product_add00001
                                                       SIKI_ALU/ALU_FMUL/Madd_product_add00001
    SLICE_X9Y75.A2       net (fanout=36)       1.357   SIKI_ALU/ALU_FMUL/product_add0000<3>
    SLICE_X9Y75.COUT     Topcya                0.509   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_lut<0>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.AMUX     Tcina                 0.303   N979
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C5      net (fanout=18)       0.638   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C       Tilo                  0.094   SIKI_ALU/ALU_FMUL/exp_mux0010
                                                       SIKI_ALU/ALU_FMUL/exp_mux00101
    SLICE_X6Y78.AX       net (fanout=1)        0.813   SIKI_ALU/ALU_FMUL/exp_mux0010
    SLICE_X6Y78.CMUX     Taxd                  0.658   SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
    SLICE_X7Y79.B4       net (fanout=8)        0.568   SIKI_ALU/ALU_FMUL/Msub_exp_sub0000_Madd_lut<2>
    SLICE_X7Y79.B        Tilo                  0.094   N1467
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW0
    SLICE_X6Y80.B3       net (fanout=2)        0.610   N326
    SLICE_X6Y80.B        Tilo                  0.094   N752
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW2
    SLICE_X12Y75.D3      net (fanout=1)        1.141   N752
    SLICE_X12Y75.D       Tilo                  0.094   SIKI_ALU/ALU_FMUL/N28
                                                       SIKI_ALU/ALU_FMUL/result_0_mux000621
    SLICE_X13Y75.B6      net (fanout=44)       0.433   SIKI_ALU/ALU_FMUL/N28
    SLICE_X13Y75.B       Tilo                  0.094   SIKI_ALU/output_int<16>1999
                                                       SIKI_ALU/output_int<12>1408
    SLICE_X23Y81.CX      net (fanout=1)        0.698   SIKI_ALU/output_int<12>1408
    SLICE_X23Y81.CMUX    Taxc                  0.330   SIKI_ALU/output_int<12>1476
                                                       SIKI_ALU/output_int<12>1763_SW0_SW0
    SLICE_X10Y77.B6      net (fanout=1)        0.846   N963
    SLICE_X10Y77.CLK     Tas                   0.003   SIKI_ALU/output_buf<13>
                                                       SIKI_ALU/output_int<12>1763
                                                       SIKI_ALU/output_buf_12
    -------------------------------------------------  ---------------------------
    Total                                     20.576ns (10.556ns logic, 10.020ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIKI_ID/ALU_control_buf_2 (FF)
  Destination:          SIKI_ALU/output_buf_12 (FF)
  Requirement:          9.680ns
  Data Path Delay:      20.576ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.034ns (0.523 - 0.557)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 9.680ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SIKI_ID/ALU_control_buf_2 to SIKI_ALU/output_buf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y72.CQ      Tcko                  0.450   SIKI_ID/ALU_control_buf<2>
                                                       SIKI_ID/ALU_control_buf_2
    SLICE_X18Y68.B1      net (fanout=355)      1.346   SIKI_ID/ALU_control_buf<2>
    SLICE_X18Y68.B       Tilo                  0.094   SIKI_ALU/finv_data<11>
                                                       SIKI_ALU/fmul_data_2<5>1
    DSP48_X0Y26.B5       net (fanout=2)        0.692   SIKI_ALU/fmul_data_2<5>
    DSP48_X0Y26.P23      Tdspdo_BP_M           3.646   SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
                                                       SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
    DSP48_X0Y28.C13      net (fanout=1)        0.878   SIKI_ALU/ALU_FMUL/product_mult0000<23>
    DSP48_X0Y28.PCOUT9   Tdspdo_CPCOUT         2.277   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
                                                       SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
    DSP48_X0Y29.PCIN9    net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002_PCOUT_to_Madd_product_add00001_PCIN_9
    DSP48_X0Y29.P3       Tdspdo_PCINP          1.816   SIKI_ALU/ALU_FMUL/Madd_product_add00001
                                                       SIKI_ALU/ALU_FMUL/Madd_product_add00001
    SLICE_X9Y75.A2       net (fanout=36)       1.357   SIKI_ALU/ALU_FMUL/product_add0000<3>
    SLICE_X9Y75.COUT     Topcya                0.509   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_lut<0>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.AMUX     Tcina                 0.303   N979
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C5      net (fanout=18)       0.638   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C       Tilo                  0.094   SIKI_ALU/ALU_FMUL/exp_mux0010
                                                       SIKI_ALU/ALU_FMUL/exp_mux00101
    SLICE_X6Y78.AX       net (fanout=1)        0.813   SIKI_ALU/ALU_FMUL/exp_mux0010
    SLICE_X6Y78.CMUX     Taxd                  0.658   SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
    SLICE_X7Y79.B4       net (fanout=8)        0.568   SIKI_ALU/ALU_FMUL/Msub_exp_sub0000_Madd_lut<2>
    SLICE_X7Y79.B        Tilo                  0.094   N1467
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW0
    SLICE_X6Y80.B3       net (fanout=2)        0.610   N326
    SLICE_X6Y80.B        Tilo                  0.094   N752
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW2
    SLICE_X12Y75.D3      net (fanout=1)        1.141   N752
    SLICE_X12Y75.D       Tilo                  0.094   SIKI_ALU/ALU_FMUL/N28
                                                       SIKI_ALU/ALU_FMUL/result_0_mux000621
    SLICE_X13Y75.B6      net (fanout=44)       0.433   SIKI_ALU/ALU_FMUL/N28
    SLICE_X13Y75.B       Tilo                  0.094   SIKI_ALU/output_int<16>1999
                                                       SIKI_ALU/output_int<12>1408
    SLICE_X23Y81.CX      net (fanout=1)        0.698   SIKI_ALU/output_int<12>1408
    SLICE_X23Y81.CMUX    Taxc                  0.330   SIKI_ALU/output_int<12>1476
                                                       SIKI_ALU/output_int<12>1763_SW0_SW0
    SLICE_X10Y77.B6      net (fanout=1)        0.846   N963
    SLICE_X10Y77.CLK     Tas                   0.003   SIKI_ALU/output_buf<13>
                                                       SIKI_ALU/output_int<12>1763
                                                       SIKI_ALU/output_buf_12
    -------------------------------------------------  ---------------------------
    Total                                     20.576ns (10.556ns logic, 10.020ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIKI_ID/ALU_control_buf_2 (FF)
  Destination:          SIKI_ALU/output_buf_12 (FF)
  Requirement:          9.680ns
  Data Path Delay:      20.576ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.034ns (0.523 - 0.557)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 9.680ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SIKI_ID/ALU_control_buf_2 to SIKI_ALU/output_buf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y72.CQ      Tcko                  0.450   SIKI_ID/ALU_control_buf<2>
                                                       SIKI_ID/ALU_control_buf_2
    SLICE_X18Y68.B1      net (fanout=355)      1.346   SIKI_ID/ALU_control_buf<2>
    SLICE_X18Y68.B       Tilo                  0.094   SIKI_ALU/finv_data<11>
                                                       SIKI_ALU/fmul_data_2<5>1
    DSP48_X0Y26.B5       net (fanout=2)        0.692   SIKI_ALU/fmul_data_2<5>
    DSP48_X0Y26.P23      Tdspdo_BP_M           3.646   SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
                                                       SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
    DSP48_X0Y28.C13      net (fanout=1)        0.878   SIKI_ALU/ALU_FMUL/product_mult0000<23>
    DSP48_X0Y28.PCOUT1   Tdspdo_CPCOUT         2.277   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
                                                       SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
    DSP48_X0Y29.PCIN1    net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002_PCOUT_to_Madd_product_add00001_PCIN_1
    DSP48_X0Y29.P3       Tdspdo_PCINP          1.816   SIKI_ALU/ALU_FMUL/Madd_product_add00001
                                                       SIKI_ALU/ALU_FMUL/Madd_product_add00001
    SLICE_X9Y75.A2       net (fanout=36)       1.357   SIKI_ALU/ALU_FMUL/product_add0000<3>
    SLICE_X9Y75.COUT     Topcya                0.509   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_lut<0>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.AMUX     Tcina                 0.303   N979
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C5      net (fanout=18)       0.638   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C       Tilo                  0.094   SIKI_ALU/ALU_FMUL/exp_mux0010
                                                       SIKI_ALU/ALU_FMUL/exp_mux00101
    SLICE_X6Y78.AX       net (fanout=1)        0.813   SIKI_ALU/ALU_FMUL/exp_mux0010
    SLICE_X6Y78.CMUX     Taxd                  0.658   SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
    SLICE_X7Y79.B4       net (fanout=8)        0.568   SIKI_ALU/ALU_FMUL/Msub_exp_sub0000_Madd_lut<2>
    SLICE_X7Y79.B        Tilo                  0.094   N1467
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW0
    SLICE_X6Y80.B3       net (fanout=2)        0.610   N326
    SLICE_X6Y80.B        Tilo                  0.094   N752
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW2
    SLICE_X12Y75.D3      net (fanout=1)        1.141   N752
    SLICE_X12Y75.D       Tilo                  0.094   SIKI_ALU/ALU_FMUL/N28
                                                       SIKI_ALU/ALU_FMUL/result_0_mux000621
    SLICE_X13Y75.B6      net (fanout=44)       0.433   SIKI_ALU/ALU_FMUL/N28
    SLICE_X13Y75.B       Tilo                  0.094   SIKI_ALU/output_int<16>1999
                                                       SIKI_ALU/output_int<12>1408
    SLICE_X23Y81.CX      net (fanout=1)        0.698   SIKI_ALU/output_int<12>1408
    SLICE_X23Y81.CMUX    Taxc                  0.330   SIKI_ALU/output_int<12>1476
                                                       SIKI_ALU/output_int<12>1763_SW0_SW0
    SLICE_X10Y77.B6      net (fanout=1)        0.846   N963
    SLICE_X10Y77.CLK     Tas                   0.003   SIKI_ALU/output_buf<13>
                                                       SIKI_ALU/output_int<12>1763
                                                       SIKI_ALU/output_buf_12
    -------------------------------------------------  ---------------------------
    Total                                     20.576ns (10.556ns logic, 10.020ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point SIKI_ALU/output_buf_14 (SLICE_X15Y77.B5), 1987208319 paths
--------------------------------------------------------------------------------
Slack (setup path):     -11.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIKI_ID/ALU_control_buf_2 (FF)
  Destination:          SIKI_ALU/output_buf_14 (FF)
  Requirement:          9.680ns
  Data Path Delay:      20.547ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.044ns (0.513 - 0.557)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 9.680ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SIKI_ID/ALU_control_buf_2 to SIKI_ALU/output_buf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y72.CQ      Tcko                  0.450   SIKI_ID/ALU_control_buf<2>
                                                       SIKI_ID/ALU_control_buf_2
    SLICE_X18Y68.B1      net (fanout=355)      1.346   SIKI_ID/ALU_control_buf<2>
    SLICE_X18Y68.B       Tilo                  0.094   SIKI_ALU/finv_data<11>
                                                       SIKI_ALU/fmul_data_2<5>1
    DSP48_X0Y26.B5       net (fanout=2)        0.692   SIKI_ALU/fmul_data_2<5>
    DSP48_X0Y26.P23      Tdspdo_BP_M           3.646   SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
                                                       SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
    DSP48_X0Y28.C13      net (fanout=1)        0.878   SIKI_ALU/ALU_FMUL/product_mult0000<23>
    DSP48_X0Y28.PCOUT0   Tdspdo_CPCOUT         2.277   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
                                                       SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
    DSP48_X0Y29.PCIN0    net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002_PCOUT_to_Madd_product_add00001_PCIN_0
    DSP48_X0Y29.P3       Tdspdo_PCINP          1.816   SIKI_ALU/ALU_FMUL/Madd_product_add00001
                                                       SIKI_ALU/ALU_FMUL/Madd_product_add00001
    SLICE_X9Y75.A2       net (fanout=36)       1.357   SIKI_ALU/ALU_FMUL/product_add0000<3>
    SLICE_X9Y75.COUT     Topcya                0.509   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_lut<0>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.AMUX     Tcina                 0.303   N979
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C5      net (fanout=18)       0.638   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C       Tilo                  0.094   SIKI_ALU/ALU_FMUL/exp_mux0010
                                                       SIKI_ALU/ALU_FMUL/exp_mux00101
    SLICE_X6Y78.AX       net (fanout=1)        0.813   SIKI_ALU/ALU_FMUL/exp_mux0010
    SLICE_X6Y78.CMUX     Taxd                  0.658   SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
    SLICE_X7Y79.B4       net (fanout=8)        0.568   SIKI_ALU/ALU_FMUL/Msub_exp_sub0000_Madd_lut<2>
    SLICE_X7Y79.B        Tilo                  0.094   N1467
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW0
    SLICE_X6Y80.B3       net (fanout=2)        0.610   N326
    SLICE_X6Y80.B        Tilo                  0.094   N752
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW2
    SLICE_X12Y75.D3      net (fanout=1)        1.141   N752
    SLICE_X12Y75.D       Tilo                  0.094   SIKI_ALU/ALU_FMUL/N28
                                                       SIKI_ALU/ALU_FMUL/result_0_mux000621
    SLICE_X15Y76.C6      net (fanout=44)       0.461   SIKI_ALU/ALU_FMUL/N28
    SLICE_X15Y76.C       Tilo                  0.094   N1021
                                                       SIKI_ALU/output_int<14>1423
    SLICE_X25Y82.CX      net (fanout=1)        0.698   SIKI_ALU/output_int<14>1423
    SLICE_X25Y82.CMUX    Taxc                  0.330   SIKI_ALU/output_int<14>1491
                                                       SIKI_ALU/output_int<14>1778_SW0_SW0
    SLICE_X15Y77.B5      net (fanout=1)        0.765   N969
    SLICE_X15Y77.CLK     Tas                   0.027   SIKI_ALU/output_buf<15>
                                                       SIKI_ALU/output_int<14>1778
                                                       SIKI_ALU/output_buf_14
    -------------------------------------------------  ---------------------------
    Total                                     20.547ns (10.580ns logic, 9.967ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIKI_ID/ALU_control_buf_2 (FF)
  Destination:          SIKI_ALU/output_buf_14 (FF)
  Requirement:          9.680ns
  Data Path Delay:      20.547ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.044ns (0.513 - 0.557)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 9.680ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SIKI_ID/ALU_control_buf_2 to SIKI_ALU/output_buf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y72.CQ      Tcko                  0.450   SIKI_ID/ALU_control_buf<2>
                                                       SIKI_ID/ALU_control_buf_2
    SLICE_X18Y68.B1      net (fanout=355)      1.346   SIKI_ID/ALU_control_buf<2>
    SLICE_X18Y68.B       Tilo                  0.094   SIKI_ALU/finv_data<11>
                                                       SIKI_ALU/fmul_data_2<5>1
    DSP48_X0Y26.B5       net (fanout=2)        0.692   SIKI_ALU/fmul_data_2<5>
    DSP48_X0Y26.P23      Tdspdo_BP_M           3.646   SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
                                                       SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
    DSP48_X0Y28.C13      net (fanout=1)        0.878   SIKI_ALU/ALU_FMUL/product_mult0000<23>
    DSP48_X0Y28.PCOUT9   Tdspdo_CPCOUT         2.277   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
                                                       SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
    DSP48_X0Y29.PCIN9    net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002_PCOUT_to_Madd_product_add00001_PCIN_9
    DSP48_X0Y29.P3       Tdspdo_PCINP          1.816   SIKI_ALU/ALU_FMUL/Madd_product_add00001
                                                       SIKI_ALU/ALU_FMUL/Madd_product_add00001
    SLICE_X9Y75.A2       net (fanout=36)       1.357   SIKI_ALU/ALU_FMUL/product_add0000<3>
    SLICE_X9Y75.COUT     Topcya                0.509   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_lut<0>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.AMUX     Tcina                 0.303   N979
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C5      net (fanout=18)       0.638   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C       Tilo                  0.094   SIKI_ALU/ALU_FMUL/exp_mux0010
                                                       SIKI_ALU/ALU_FMUL/exp_mux00101
    SLICE_X6Y78.AX       net (fanout=1)        0.813   SIKI_ALU/ALU_FMUL/exp_mux0010
    SLICE_X6Y78.CMUX     Taxd                  0.658   SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
    SLICE_X7Y79.B4       net (fanout=8)        0.568   SIKI_ALU/ALU_FMUL/Msub_exp_sub0000_Madd_lut<2>
    SLICE_X7Y79.B        Tilo                  0.094   N1467
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW0
    SLICE_X6Y80.B3       net (fanout=2)        0.610   N326
    SLICE_X6Y80.B        Tilo                  0.094   N752
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW2
    SLICE_X12Y75.D3      net (fanout=1)        1.141   N752
    SLICE_X12Y75.D       Tilo                  0.094   SIKI_ALU/ALU_FMUL/N28
                                                       SIKI_ALU/ALU_FMUL/result_0_mux000621
    SLICE_X15Y76.C6      net (fanout=44)       0.461   SIKI_ALU/ALU_FMUL/N28
    SLICE_X15Y76.C       Tilo                  0.094   N1021
                                                       SIKI_ALU/output_int<14>1423
    SLICE_X25Y82.CX      net (fanout=1)        0.698   SIKI_ALU/output_int<14>1423
    SLICE_X25Y82.CMUX    Taxc                  0.330   SIKI_ALU/output_int<14>1491
                                                       SIKI_ALU/output_int<14>1778_SW0_SW0
    SLICE_X15Y77.B5      net (fanout=1)        0.765   N969
    SLICE_X15Y77.CLK     Tas                   0.027   SIKI_ALU/output_buf<15>
                                                       SIKI_ALU/output_int<14>1778
                                                       SIKI_ALU/output_buf_14
    -------------------------------------------------  ---------------------------
    Total                                     20.547ns (10.580ns logic, 9.967ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIKI_ID/ALU_control_buf_2 (FF)
  Destination:          SIKI_ALU/output_buf_14 (FF)
  Requirement:          9.680ns
  Data Path Delay:      20.547ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.044ns (0.513 - 0.557)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 9.680ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SIKI_ID/ALU_control_buf_2 to SIKI_ALU/output_buf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y72.CQ      Tcko                  0.450   SIKI_ID/ALU_control_buf<2>
                                                       SIKI_ID/ALU_control_buf_2
    SLICE_X18Y68.B1      net (fanout=355)      1.346   SIKI_ID/ALU_control_buf<2>
    SLICE_X18Y68.B       Tilo                  0.094   SIKI_ALU/finv_data<11>
                                                       SIKI_ALU/fmul_data_2<5>1
    DSP48_X0Y26.B5       net (fanout=2)        0.692   SIKI_ALU/fmul_data_2<5>
    DSP48_X0Y26.P23      Tdspdo_BP_M           3.646   SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
                                                       SIKI_ALU/ALU_FMUL/Mmult_product_mult0000
    DSP48_X0Y28.C13      net (fanout=1)        0.878   SIKI_ALU/ALU_FMUL/product_mult0000<23>
    DSP48_X0Y28.PCOUT1   Tdspdo_CPCOUT         2.277   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
                                                       SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002
    DSP48_X0Y29.PCIN1    net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Maddsub_product_mult0002_PCOUT_to_Madd_product_add00001_PCIN_1
    DSP48_X0Y29.P3       Tdspdo_PCINP          1.816   SIKI_ALU/ALU_FMUL/Madd_product_add00001
                                                       SIKI_ALU/ALU_FMUL/Madd_product_add00001
    SLICE_X9Y75.A2       net (fanout=36)       1.357   SIKI_ALU/ALU_FMUL/product_add0000<3>
    SLICE_X9Y75.COUT     Topcya                0.509   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_lut<0>
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.CIN      net (fanout=1)        0.000   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>
    SLICE_X9Y76.AMUX     Tcina                 0.303   N979
                                                       SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C5      net (fanout=18)       0.638   SIKI_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>
    SLICE_X10Y70.C       Tilo                  0.094   SIKI_ALU/ALU_FMUL/exp_mux0010
                                                       SIKI_ALU/ALU_FMUL/exp_mux00101
    SLICE_X6Y78.AX       net (fanout=1)        0.813   SIKI_ALU/ALU_FMUL/exp_mux0010
    SLICE_X6Y78.CMUX     Taxd                  0.658   SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
                                                       SIKI_ALU/ALU_FMUL/Madd_exp_mux0002_cy<3>
    SLICE_X7Y79.B4       net (fanout=8)        0.568   SIKI_ALU/ALU_FMUL/Msub_exp_sub0000_Madd_lut<2>
    SLICE_X7Y79.B        Tilo                  0.094   N1467
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW0
    SLICE_X6Y80.B3       net (fanout=2)        0.610   N326
    SLICE_X6Y80.B        Tilo                  0.094   N752
                                                       SIKI_ALU/ALU_FMUL/result_0_cmp_gt000111_SW2
    SLICE_X12Y75.D3      net (fanout=1)        1.141   N752
    SLICE_X12Y75.D       Tilo                  0.094   SIKI_ALU/ALU_FMUL/N28
                                                       SIKI_ALU/ALU_FMUL/result_0_mux000621
    SLICE_X15Y76.C6      net (fanout=44)       0.461   SIKI_ALU/ALU_FMUL/N28
    SLICE_X15Y76.C       Tilo                  0.094   N1021
                                                       SIKI_ALU/output_int<14>1423
    SLICE_X25Y82.CX      net (fanout=1)        0.698   SIKI_ALU/output_int<14>1423
    SLICE_X25Y82.CMUX    Taxc                  0.330   SIKI_ALU/output_int<14>1491
                                                       SIKI_ALU/output_int<14>1778_SW0_SW0
    SLICE_X15Y77.B5      net (fanout=1)        0.765   N969
    SLICE_X15Y77.CLK     Tas                   0.027   SIKI_ALU/output_buf<15>
                                                       SIKI_ALU/output_int<14>1778
                                                       SIKI_ALU/output_buf_14
    -------------------------------------------------  ---------------------------
    Total                                     20.547ns (10.580ns logic, 9.967ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_CHANGE_CLKFX_BUF = PERIOD TIMEGRP "CLK_CHANGE_CLKFX_BUF" TS_SYS_CLK /
        1.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y1.ADDRAL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_12 (FF)
  Destination:          OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.624 - 0.432)
  Source Clock:         clk rising at 9.680ns
  Destination Clock:    clk rising at 9.680ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_12 to OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X41Y8.AQ         Tcko                  0.414   OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<13>
                                                         OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_12
    RAMB36_X1Y1.ADDRAL13   net (fanout=11)       0.320   OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<12>
    RAMB36_X1Y1.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.440ns (0.120ns logic, 0.320ns route)
                                                         (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y1.ADDRAU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_12 (FF)
  Destination:          OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.612 - 0.432)
  Source Clock:         clk rising at 9.680ns
  Destination Clock:    clk rising at 9.680ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_12 to OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X41Y8.AQ         Tcko                  0.414   OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<13>
                                                         OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_12
    RAMB36_X1Y1.ADDRAU13   net (fanout=11)       0.320   OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<12>
    RAMB36_X1Y1.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.440ns (0.120ns logic, 0.320ns route)
                                                         (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X1Y12.ADDRAL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SIKI_IFE/addra_buf_9 (FF)
  Destination:          SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.633 - 0.444)
  Source Clock:         clk rising at 9.680ns
  Destination Clock:    clk rising at 9.680ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SIKI_IFE/addra_buf_9 to SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y64.BQ         Tcko                  0.414   SIKI_IFE/addra_buf<11>
                                                          SIKI_IFE/addra_buf_9
    RAMB36_X1Y12.ADDRAL12   net (fanout=108)      0.332   SIKI_IFE/addra_buf<9>
    RAMB36_X1Y12.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         0.452ns (0.120ns logic, 0.332ns route)
                                                          (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_CHANGE_CLKFX_BUF = PERIOD TIMEGRP "CLK_CHANGE_CLKFX_BUF" TS_SYS_CLK /
        1.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.044ns (period - min period limit)
  Period: 9.680ns
  Min period limit: 3.636ns (275.028MHz) (Tdspper_BP_MULT)
  Physical resource: SIKI_ALU/ALU_FINV/Mmult_tmp_mult0000/CLK
  Logical resource: SIKI_ALU/ALU_FINV/Mmult_tmp_mult0000/CLK
  Location pin: DSP48_X0Y24.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.044ns (period - min period limit)
  Period: 9.680ns
  Min period limit: 3.636ns (275.028MHz) (Tdspper_BP_MULT)
  Physical resource: SIKI_ALU/ALU_FSQRT/Mmult_tmp_mult0000/CLK
  Logical resource: SIKI_ALU/ALU_FSQRT/Mmult_tmp_mult0000/CLK
  Location pin: DSP48_X0Y25.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.180ns (period - min period limit)
  Period: 9.680ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y2.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |     14.520ns|      7.142ns|     31.491ns|            0|          275|            0| 909687249692|
| TS_CLK_CHANGE_CLKFX_BUF       |      9.680ns|     20.994ns|          N/A|          275|            0| 909687249692|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock MCLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MCLK1          |   20.994|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 275  Score: 1465118  (Setup/Max: 1465118, Hold: 0)

Constraints cover 909687249692 paths, 0 nets, and 53740 connections

Design statistics:
   Minimum period:  20.994ns{1}   (Maximum frequency:  47.633MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 14 13:58:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 687 MB



