--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/d/v/dvtran/Documents/6.111/finalproject/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.520(F)|    1.069(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button_enter  |    1.234(R)|   -0.962(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    4.125(R)|   -0.024(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    3.778(R)|   -0.309(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    2.721(R)|    0.597(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    2.568(R)|    0.304(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    3.145(R)|   -0.497(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    3.403(R)|   -0.203(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    5.513(R)|    0.142(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    4.497(R)|    0.192(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -0.530(R)|    0.802(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |    0.587(R)|   -0.315(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -0.876(R)|    1.148(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -0.619(R)|    0.891(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -0.789(R)|    1.061(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|   -1.015(R)|    1.287(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -0.901(R)|    1.173(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|    0.162(R)|    0.110(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    1.661(R)|   -0.311(R)|clock_27mhz_IBUFG |   0.000|
switch<7>     |    5.079(R)|   -2.712(R)|clock_27mhz_IBUFG |   0.000|
user1<24>     |    1.447(R)|   -1.175(R)|clock_27mhz_IBUFG |   0.000|
user1<25>     |    0.609(R)|   -0.337(R)|clock_27mhz_IBUFG |   0.000|
user1<26>     |    0.628(R)|   -0.356(R)|clock_27mhz_IBUFG |   0.000|
user1<27>     |    1.219(R)|   -0.947(R)|clock_27mhz_IBUFG |   0.000|
user1<28>     |    0.440(R)|   -0.168(R)|clock_27mhz_IBUFG |   0.000|
user1<29>     |    0.706(R)|   -0.434(R)|clock_27mhz_IBUFG |   0.000|
user1<30>     |    0.647(R)|   -0.375(R)|clock_27mhz_IBUFG |   0.000|
user1<31>     |    0.556(R)|   -0.284(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.859(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.983(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.303(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.305(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.540(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   16.411(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.532(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.147(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.367(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   16.020(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   14.496(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   14.834(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.329(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   16.202(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   12.475(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   12.092(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   12.101(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   12.825(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   13.235(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   13.130(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   11.797(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   12.879(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   13.371(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   11.653(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   11.258(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |    9.684(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |    9.806(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |   10.146(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |   10.348(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |   10.434(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |   10.043(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |   10.238(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |   10.348(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|    9.997(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|   10.455(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|   10.143(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|    9.758(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|   10.380(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|   10.369(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|   10.533(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|   10.198(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   10.549(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|   10.902(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   11.007(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   11.182(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   11.119(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|    9.949(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   11.443(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |    9.742(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.644(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   10.964(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   10.968(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |   10.389(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |   10.347(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |   10.671(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |   10.672(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |   10.003(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   11.558(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |   10.323(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |   10.329(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |    9.705(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |   10.339(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |   10.341(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   11.584(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    9.085(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    9.179(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |   13.856(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |   14.219(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |   17.730(R)|clock_27mhz_IBUFG |   0.000|
led<3>           |   15.933(R)|clock_27mhz_IBUFG |   0.000|
led<4>           |   13.139(R)|clock_27mhz_IBUFG |   0.000|
led<5>           |   15.299(R)|clock_27mhz_IBUFG |   0.000|
led<6>           |   11.821(R)|clock_27mhz_IBUFG |   0.000|
led<7>           |   13.000(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   14.877(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   20.075(R)|clock_27mhz_IBUFG |   0.000|
                 |   13.507(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   20.219(R)|clock_27mhz_IBUFG |   0.000|
                 |   13.339(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   22.065(R)|clock_27mhz_IBUFG |   0.000|
                 |   13.283(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   19.487(R)|clock_27mhz_IBUFG |   0.000|
                 |   13.342(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   22.374(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.651(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   22.007(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.867(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   23.667(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.807(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   22.179(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.727(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   13.493(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   23.601(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.760(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   21.578(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.260(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   22.519(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.244(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   22.155(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.661(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   15.193(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.292|         |   14.369|    3.283|
clock_27mhz    |    3.342|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.420|         |         |         |
clock_27mhz    |   19.334|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.662|
clock_27mhz    |vga_out_pixel_clock|   11.453|
---------------+-------------------+---------+


Analysis completed Wed Dec  6 21:02:22 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



