

================================================================
== Vivado HLS Report for 'PE_array_Block_preh'
================================================================
* Date:           Sun Feb 28 21:28:45 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.692 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      41|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      63|    -|
|Register         |        -|      -|       3|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       3|     104|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |add_ln207_fu_64_p2  |     +    |      0|  0|  39|          32|           2|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  41|          33|           3|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |add_ln207_5_out_out1_blk_n  |   9|          2|    1|          2|
    |add_ln207_5_out_out2_blk_n  |   9|          2|    1|          2|
    |add_ln207_5_out_out3_blk_n  |   9|          2|    1|          2|
    |add_ln207_5_out_out_blk_n   |   9|          2|    1|          2|
    |ap_done                     |   9|          2|    1|          2|
    |real_start                  |   9|          2|    1|          2|
    |row_blk_n                   |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  63|         14|    7|         14|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | PE_array_Block_.preh | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | PE_array_Block_.preh | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | PE_array_Block_.preh | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs | PE_array_Block_.preh | return value |
|ap_done                      | out |    1| ap_ctrl_hs | PE_array_Block_.preh | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | PE_array_Block_.preh | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | PE_array_Block_.preh | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | PE_array_Block_.preh | return value |
|start_out                    | out |    1| ap_ctrl_hs | PE_array_Block_.preh | return value |
|start_write                  | out |    1| ap_ctrl_hs | PE_array_Block_.preh | return value |
|row_dout                     |  in |   32|   ap_fifo  |          row         |    pointer   |
|row_empty_n                  |  in |    1|   ap_fifo  |          row         |    pointer   |
|row_read                     | out |    1|   ap_fifo  |          row         |    pointer   |
|add_ln207_5_out_out_din      | out |   32|   ap_fifo  |  add_ln207_5_out_out |    pointer   |
|add_ln207_5_out_out_full_n   |  in |    1|   ap_fifo  |  add_ln207_5_out_out |    pointer   |
|add_ln207_5_out_out_write    | out |    1|   ap_fifo  |  add_ln207_5_out_out |    pointer   |
|add_ln207_5_out_out1_din     | out |   32|   ap_fifo  | add_ln207_5_out_out1 |    pointer   |
|add_ln207_5_out_out1_full_n  |  in |    1|   ap_fifo  | add_ln207_5_out_out1 |    pointer   |
|add_ln207_5_out_out1_write   | out |    1|   ap_fifo  | add_ln207_5_out_out1 |    pointer   |
|add_ln207_5_out_out2_din     | out |   32|   ap_fifo  | add_ln207_5_out_out2 |    pointer   |
|add_ln207_5_out_out2_full_n  |  in |    1|   ap_fifo  | add_ln207_5_out_out2 |    pointer   |
|add_ln207_5_out_out2_write   | out |    1|   ap_fifo  | add_ln207_5_out_out2 |    pointer   |
|add_ln207_5_out_out3_din     | out |   32|   ap_fifo  | add_ln207_5_out_out3 |    pointer   |
|add_ln207_5_out_out3_full_n  |  in |    1|   ap_fifo  | add_ln207_5_out_out3 |    pointer   |
|add_ln207_5_out_out3_write   | out |    1|   ap_fifo  | add_ln207_5_out_out3 |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.69>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %row, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.83ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %row)" [conv_v1.cpp:207]   --->   Operation 3 'read' 'row_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (1.01ns)   --->   "%add_ln207 = add nsw i32 %row_read, 3" [conv_v1.cpp:207]   --->   Operation 4 'add' 'add_ln207' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %add_ln207_5_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %add_ln207_5_out_out, i32 %add_ln207)" [conv_v1.cpp:207]   --->   Operation 6 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %add_ln207_5_out_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %add_ln207_5_out_out1, i32 %add_ln207)" [conv_v1.cpp:207]   --->   Operation 8 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %add_ln207_5_out_out2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %add_ln207_5_out_out2, i32 %add_ln207)" [conv_v1.cpp:207]   --->   Operation 10 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %add_ln207_5_out_out3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %add_ln207_5_out_out3, i32 %add_ln207)" [conv_v1.cpp:207]   --->   Operation 12 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 13 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ add_ln207_5_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ add_ln207_5_out_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ add_ln207_5_out_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ add_ln207_5_out_out3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
row_read          (read         ) [ 00]
add_ln207         (add          ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln207       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln207       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln207       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln207       (write        ) [ 00]
ret_ln0           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln207_5_out_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln207_5_out_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln207_5_out_out1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln207_5_out_out1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln207_5_out_out2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln207_5_out_out2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="add_ln207_5_out_out3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln207_5_out_out3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="row_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="write_ln207_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="32" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln207/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="write_ln207_write_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="0" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="0"/>
<pin id="46" dir="0" index="2" bw="32" slack="0"/>
<pin id="47" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln207/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln207_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln207/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="write_ln207_write_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="0"/>
<pin id="60" dir="0" index="2" bw="32" slack="0"/>
<pin id="61" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln207/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="add_ln207_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="3" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="24" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="28" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="28" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="28" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="68"><net_src comp="30" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="70"><net_src comp="64" pin="2"/><net_sink comp="36" pin=2"/></net>

<net id="71"><net_src comp="64" pin="2"/><net_sink comp="43" pin=2"/></net>

<net id="72"><net_src comp="64" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="73"><net_src comp="64" pin="2"/><net_sink comp="57" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add_ln207_5_out_out | {1 }
	Port: add_ln207_5_out_out1 | {1 }
	Port: add_ln207_5_out_out2 | {1 }
	Port: add_ln207_5_out_out3 | {1 }
 - Input state : 
	Port: PE_array_Block_.preh : row | {1 }
	Port: PE_array_Block_.preh : add_ln207_5_out_out | {}
	Port: PE_array_Block_.preh : add_ln207_5_out_out1 | {}
	Port: PE_array_Block_.preh : add_ln207_5_out_out2 | {}
	Port: PE_array_Block_.preh : add_ln207_5_out_out3 | {}
  - Chain level:
	State 1
		write_ln207 : 1
		write_ln207 : 1
		write_ln207 : 1
		write_ln207 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln207_fu_64     |    0    |    39   |
|----------|-------------------------|---------|---------|
|   read   |   row_read_read_fu_30   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | write_ln207_write_fu_36 |    0    |    0    |
|   write  | write_ln207_write_fu_43 |    0    |    0    |
|          | write_ln207_write_fu_50 |    0    |    0    |
|          | write_ln207_write_fu_57 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    39   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   39   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   39   |
+-----------+--------+--------+
