INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/ejapundz/project_6/project_6.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/ejapundz/project_6/project_6.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
