{
  "name": "ostd::arch::cpu::context::tdx::VirtualizationExceptionHandler::handle",
  "span": "ostd/src/arch/x86/cpu/context/tdx.rs:30:5: 30:48",
  "mir": "fn ostd::arch::cpu::context::tdx::VirtualizationExceptionHandler::handle(_1: &arch::cpu::context::tdx::VirtualizationExceptionHandler, _2: &mut arch::cpu::context::UserContext) -> () {\n    let mut _0: ();\n    let mut _3: arch::cpu::context::tdx::GeneralRegsWrapper<'_>;\n    let mut _4: &mut arch::cpu::context::GeneralRegs;\n    let  _5: ();\n    let mut _6: &mut dyn tdx_guest::TdxTrapFrame;\n    let mut _7: &mut arch::cpu::context::tdx::GeneralRegsWrapper<'_>;\n    let  _8: &tdx_guest::TdgVeInfo;\n    let mut _9: arch::cpu::context::GeneralRegs;\n    let mut _10: &mut arch::cpu::context::GeneralRegs;\n    let mut _11: &mut arch::cpu::context::GeneralRegs;\n    debug self => _1;\n    debug ctx => _2;\n    debug generalrags_wrapper => _3;\n    bb0: {\n        StorageLive(_3);\n        _4 = arch::cpu::context::UserContext::general_regs_mut(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = GeneralRegsWrapper(_4);\n        StorageLive(_6);\n        _7 = &mut _3;\n        _6 = _7 as &mut dyn tdx_guest::TdxTrapFrame;\n        _8 = &((*_1).0: tdx_guest::TdgVeInfo);\n        _5 = tdx_guest::handle_virtual_exception(move _6, _8) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_6);\n        StorageLive(_9);\n        _11 = (_3.0: &mut arch::cpu::context::GeneralRegs);\n        _9 = (*_11);\n        StorageLive(_10);\n        _10 = arch::cpu::context::UserContext::general_regs_mut(_2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        (*_10) = move _9;\n        StorageDead(_9);\n        StorageDead(_10);\n        StorageDead(_3);\n        return;\n    }\n}\n"
}