{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543898297036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543898297046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 22:38:16 2018 " "Processing started: Mon Dec 03 22:38:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543898297046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898297046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tank_top_level -c tank_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898297046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543898297640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543898297640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314371 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898314371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314375 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898314375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_top_level-structural " "Found design unit 1: tank_top_level-structural" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314380 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_top_level " "Found entity 1: tank_top_level" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898314380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tank_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_functions " "Found design unit 1: tank_functions" {  } { { "tank_functions.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_functions.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314384 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_functions-body " "Found design unit 2: tank_functions-body" {  } { { "tank_functions.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_functions.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898314384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_const.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tank_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_const " "Found design unit 1: tank_const" {  } { { "tank_const.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898314388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-behavioral " "Found design unit 1: tank-behavioral" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314392 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898314392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314396 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898314396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_logic-behavioral " "Found design unit 1: game_logic-behavioral" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314400 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_logic " "Found entity 1: game_logic" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898314400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_components.vhd 2 0 " "Found 2 design units, including 0 entities, in source file game_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_components " "Found design unit 1: game_components" {  } { { "game_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314405 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 game_components-body " "Found design unit 2: game_components-body" {  } { { "game_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_components.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898314405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bullet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bullet-behavioral " "Found design unit 1: bullet-behavioral" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314409 ""} { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898314409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898314409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tank_top_level " "Elaborating entity \"tank_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543898314469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score_A_signal tank_top_level.vhd(40) " "Verilog HDL or VHDL warning at tank_top_level.vhd(40): object \"score_A_signal\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543898314472 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "player_B_speed tank_top_level.vhd(45) " "VHDL Signal Declaration warning at tank_top_level.vhd(45): used implicit default value for signal \"player_B_speed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543898314472 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "player_B_fire tank_top_level.vhd(45) " "VHDL Signal Declaration warning at tank_top_level.vhd(45): used implicit default value for signal \"player_B_fire\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543898314472 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score_B_signal tank_top_level.vhd(46) " "Verilog HDL or VHDL warning at tank_top_level.vhd(46): object \"score_B_signal\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543898314472 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle tank_top_level.vhd(74) " "VHDL Process Statement warning at tank_top_level.vhd(74): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543898314473 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle tank_top_level.vhd(78) " "VHDL Process Statement warning at tank_top_level.vhd(78): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543898314473 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter tank_top_level.vhd(88) " "VHDL Process Statement warning at tank_top_level.vhd(88): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543898314473 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter tank_top_level.vhd(89) " "VHDL Process Statement warning at tank_top_level.vhd(89): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543898314474 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_divided tank_top_level.vhd(90) " "VHDL Process Statement warning at tank_top_level.vhd(90): signal \"clock_divided\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543898314474 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock_divided tank_top_level.vhd(86) " "VHDL Process Statement warning at tank_top_level.vhd(86): inferring latch(es) for signal or variable \"clock_divided\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543898314474 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_divided tank_top_level.vhd(86) " "Inferred latch for \"clock_divided\" at tank_top_level.vhd(86)" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898314493 "|tank_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:VGA_component " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:VGA_component\"" {  } { { "tank_top_level.vhd" "VGA_component" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543898314520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:VGA_component\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:VGA_component\|pixelGenerator:videoGen\"" {  } { { "VGA_top_level.vhd" "videoGen" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543898314535 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_pos pixelGenerator.vhd(64) " "VHDL Process Statement warning at pixelGenerator.vhd(64): signal \"tank_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543898314688 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_pos pixelGenerator.vhd(66) " "VHDL Process Statement warning at pixelGenerator.vhd(66): signal \"tank_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543898314688 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_display_2bit pixelGenerator.vhd(68) " "VHDL Process Statement warning at pixelGenerator.vhd(68): signal \"tank_A_display_2bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543898314688 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_pos pixelGenerator.vhd(74) " "VHDL Process Statement warning at pixelGenerator.vhd(74): signal \"tank_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543898314688 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_pos pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"tank_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543898314688 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_display_2bit pixelGenerator.vhd(78) " "VHDL Process Statement warning at pixelGenerator.vhd(78): signal \"tank_B_display_2bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543898314688 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "color_ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"color_ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543898314688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:VGA_component\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:VGA_component\|VGA_SYNC:videoSync\"" {  } { { "VGA_top_level.vhd" "videoSync" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543898314691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_logic game_logic:logic_component " "Elaborating entity \"game_logic\" for hierarchy \"game_logic:logic_component\"" {  } { { "tank_top_level.vhd" "logic_component" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543898314694 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_A game_logic.vhd(58) " "VHDL Signal Declaration warning at game_logic.vhd(58): used explicit default value for signal \"score_A\" because signal was never assigned a value" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543898314703 "|tank_top_level|game_logic:logic_component"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_B game_logic.vhd(58) " "VHDL Signal Declaration warning at game_logic.vhd(58): used explicit default value for signal \"score_B\" because signal was never assigned a value" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543898314703 "|tank_top_level|game_logic:logic_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank_A " "Elaborating entity \"tank\" for hierarchy \"tank:tank_A\"" {  } { { "tank_top_level.vhd" "tank_A" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543898314705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank_B " "Elaborating entity \"tank\" for hierarchy \"tank:tank_B\"" {  } { { "tank_top_level.vhd" "tank_B" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543898314710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet_A " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet_A\"" {  } { { "tank_top_level.vhd" "bullet_A" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543898314715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet_B " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet_B\"" {  } { { "tank_top_level.vhd" "bullet_B" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543898314719 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[0\] GND " "Pin \"VGA_RED\[0\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_RED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[1\] GND " "Pin \"VGA_RED\[1\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_RED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[2\] GND " "Pin \"VGA_RED\[2\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_RED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[3\] GND " "Pin \"VGA_RED\[3\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_RED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[4\] GND " "Pin \"VGA_RED\[4\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_RED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[5\] GND " "Pin \"VGA_RED\[5\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_RED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[6\] GND " "Pin \"VGA_RED\[6\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_RED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[7\] GND " "Pin \"VGA_RED\[7\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_RED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[0\] GND " "Pin \"VGA_GREEN\[0\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_GREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[1\] GND " "Pin \"VGA_GREEN\[1\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_GREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[2\] GND " "Pin \"VGA_GREEN\[2\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_GREEN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[3\] GND " "Pin \"VGA_GREEN\[3\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_GREEN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[4\] GND " "Pin \"VGA_GREEN\[4\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_GREEN[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[5\] GND " "Pin \"VGA_GREEN\[5\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_GREEN[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[6\] GND " "Pin \"VGA_GREEN\[6\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_GREEN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[7\] GND " "Pin \"VGA_GREEN\[7\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543898316767 "|tank_top_level|VGA_GREEN[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543898316767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543898316905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543898317604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543898317604 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543898317654 "|tank_top_level|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_speed " "No output dependent on input pin \"player_speed\"" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543898317654 "|tank_top_level|player_speed"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_fire " "No output dependent on input pin \"player_fire\"" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543898317654 "|tank_top_level|player_fire"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543898317654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543898317655 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543898317655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543898317655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543898317655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543898317674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 22:38:37 2018 " "Processing ended: Mon Dec 03 22:38:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543898317674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543898317674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543898317674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898317674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543898319412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543898319420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 22:38:38 2018 " "Processing started: Mon Dec 03 22:38:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543898319420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543898319420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tank_top_level -c tank_top_level " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543898319421 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543898319604 ""}
{ "Info" "0" "" "Project  = tank_top_level" {  } {  } 0 0 "Project  = tank_top_level" 0 0 "Fitter" 0 0 1543898319605 ""}
{ "Info" "0" "" "Revision = tank_top_level" {  } {  } 0 0 "Revision = tank_top_level" 0 0 "Fitter" 0 0 1543898319605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543898319692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543898319693 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tank_top_level EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"tank_top_level\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543898319701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543898319805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543898319805 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543898320282 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543898320290 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543898320560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543898320560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543898320560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543898320560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543898320560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543898320560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543898320560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543898320560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543898320560 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543898320560 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543898320564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543898320564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543898320564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543898320564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543898320564 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543898320564 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543898320566 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 32 " "No exact pin location assignment(s) for 2 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543898321694 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tank_top_level.sdc " "Synopsys Design Constraints File file not found: 'tank_top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543898321968 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543898321969 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543898321971 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543898321971 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543898321972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "Automatically promoted node VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543898321983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int~0 " "Destination node VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int~0" {  } { { "vga_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/vga_sync.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543898321983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543898321983 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543898321983 ""}  } { { "vga_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/vga_sync.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543898321983 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543898322288 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543898322288 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543898322288 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543898322290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543898322290 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543898322291 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543898322291 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543898322291 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543898322302 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543898322302 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543898322302 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1543898322311 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1543898322311 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543898322311 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543898322312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543898322312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543898322312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543898322312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543898322312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543898322312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543898322312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 28 43 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543898322312 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1543898322312 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543898322312 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543898322366 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543898322370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543898327031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543898327182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543898327232 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543898331033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543898331034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543898331317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X34_Y61 X45_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y61 to location X45_Y73" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y61 to location X45_Y73"} { { 12 { 0 ""} 34 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543898335755 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543898335755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543898336757 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543898336757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543898336761 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543898336923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543898336934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543898337250 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543898337250 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543898337524 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543898338040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Final_Project/git/output_files/tank_top_level.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Final_Project/git/output_files/tank_top_level.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543898338604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1232 " "Peak virtual memory: 1232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543898338927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 22:38:58 2018 " "Processing ended: Mon Dec 03 22:38:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543898338927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543898338927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543898338927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543898338927 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543898340313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543898340324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 22:39:00 2018 " "Processing started: Mon Dec 03 22:39:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543898340324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543898340324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tank_top_level -c tank_top_level " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543898340324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543898340733 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543898344372 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543898344518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543898344876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 22:39:04 2018 " "Processing ended: Mon Dec 03 22:39:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543898344876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543898344876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543898344876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543898344876 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543898345617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543898346456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543898346468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 22:39:06 2018 " "Processing started: Mon Dec 03 22:39:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543898346468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543898346468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tank_top_level -c tank_top_level " "Command: quartus_sta tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543898346469 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1543898346664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543898346977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543898346977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543898347082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543898347083 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tank_top_level.sdc " "Synopsys Design Constraints File file not found: 'tank_top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543898347724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543898347725 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " "create_clock -period 1.000 -name VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543898347726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543898347726 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543898347726 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543898347727 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543898347727 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543898347728 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543898347739 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543898347754 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543898347754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.734 " "Worst-case setup slack is -2.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898347756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898347756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.734             -66.753 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -2.734             -66.753 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898347756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641              -0.641 clk  " "   -0.641              -0.641 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898347756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543898347756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898347760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898347760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.404               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898347760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 clk  " "    0.513               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898347760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543898347760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543898347763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543898347766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898347768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898347768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 clk  " "   -3.000              -4.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898347768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -44.975 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.285             -44.975 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898347768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543898347768 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543898347813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543898347845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543898348179 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543898348216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543898348225 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543898348225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.388 " "Worst-case setup slack is -2.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.388             -57.423 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -2.388             -57.423 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508              -0.508 clk  " "   -0.508              -0.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543898348229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.354               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 clk  " "    0.435               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543898348233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543898348240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543898348244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 clk  " "   -3.000              -4.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -44.975 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.285             -44.975 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543898348248 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543898348298 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543898348390 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543898348392 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543898348392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.806 " "Worst-case setup slack is -0.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.806             -15.710 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -0.806             -15.710 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.019 clk  " "   -0.019              -0.019 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543898348396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.182               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk  " "    0.193               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543898348400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543898348405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543898348409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.043 clk  " "   -3.000              -4.043 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.000             -35.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543898348413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543898348413 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543898348930 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543898348930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543898348995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 22:39:08 2018 " "Processing ended: Mon Dec 03 22:39:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543898348995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543898348995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543898348995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543898348995 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus Prime Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543898349799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543898514245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543898514255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 22:41:54 2018 " "Processing started: Mon Dec 03 22:41:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543898514255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1543898514255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp tank_top_level -c tank_top_level --netlist_type=sgate " "Command: quartus_npp tank_top_level -c tank_top_level --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1543898514255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1543898514510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543898514809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 22:41:54 2018 " "Processing ended: Mon Dec 03 22:41:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543898514809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543898514809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543898514809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1543898514809 ""}
