

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Wed Nov 29 20:32:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        hls_restructured
* Solution:       new_pipline1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     7374|     7374|  73.740 us|  73.740 us|  1049|  1049|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+-----------+-----------+------+------+---------+
        |                    |                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |      Instance      |      Module     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------+-----------------+---------+---------+-----------+-----------+------+------+---------+
        |entry_proc_U0       |entry_proc       |        0|        0|       0 ns|       0 ns|     0|     0|       no|
        |bit_reverse_U0      |bit_reverse      |     1035|     1035|  10.350 us|  10.350 us|  1035|  1035|       no|
        |fft_stage_first_U0  |fft_stage_first  |     1041|     1041|  10.410 us|  10.410 us|  1041|  1041|       no|
        |fft_stages_1_U0     |fft_stages_1     |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |fft_stages_2_U0     |fft_stages_2     |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |fft_stages_3_U0     |fft_stages_3     |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |fft_stages_4_U0     |fft_stages_4     |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |fft_stages_5_U0     |fft_stages_5     |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |fft_stages_6_U0     |fft_stages_6     |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |fft_stages_7_U0     |fft_stages_7     |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |fft_stages_U0       |fft_stages       |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |fft_stage_last_U0   |fft_stage_last   |     1048|     1048|  10.480 us|  10.480 us|  1048|  1048|       no|
        +--------------------+-----------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    132|    -|
|FIFO             |        -|    -|     198|    134|    -|
|Instance         |       18|  213|   28283|  42353|    -|
|Memory           |       80|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    198|    -|
|Register         |        -|    -|      22|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       98|  213|   28503|  42817|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       35|   96|      26|     80|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+------+------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------+-----------------+---------+----+------+------+-----+
    |bit_reverse_U0      |bit_reverse      |        0|   0|   236|   432|    0|
    |control_s_axi_U     |control_s_axi    |        0|   0|   310|   552|    0|
    |entry_proc_U0       |entry_proc       |        0|   0|     2|    29|    0|
    |fft_s_axi_U         |fft_s_axi        |        0|   0|    36|    40|    0|
    |fft_stage_first_U0  |fft_stage_first  |        0|   9|  1464|  1852|    0|
    |fft_stage_last_U0   |fft_stage_last   |        2|  12|  2335|  2741|    0|
    |fft_stages_U0       |fft_stages       |        2|  24|  2632|  3935|    0|
    |fft_stages_1_U0     |fft_stages_1     |        2|  24|  2625|  3921|    0|
    |fft_stages_2_U0     |fft_stages_2     |        2|  24|  2626|  3924|    0|
    |fft_stages_3_U0     |fft_stages_3     |        2|  24|  2627|  3927|    0|
    |fft_stages_4_U0     |fft_stages_4     |        2|  24|  2628|  3929|    0|
    |fft_stages_5_U0     |fft_stages_5     |        2|  24|  2629|  3931|    0|
    |fft_stages_6_U0     |fft_stages_6     |        2|  24|  2630|  3933|    0|
    |fft_stages_7_U0     |fft_stages_7     |        2|  24|  2631|  3935|    0|
    |input1_m_axi_U      |input1_m_axi     |        0|   0|   718|  1318|    0|
    |input_r_m_axi_U     |input_r_m_axi    |        0|   0|   718|  1318|    0|
    |output1_m_axi_U     |output1_m_axi    |        0|   0|   718|  1318|    0|
    |output_r_m_axi_U    |output_r_m_axi   |        0|   0|   718|  1318|    0|
    +--------------------+-----------------+---------+----+------+------+-----+
    |Total               |                 |       18| 213| 28283| 42353|    0|
    +--------------------+-----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Stage1_R_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage1_I_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage2_R_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage2_I_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage3_R_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage3_I_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage4_R_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage4_I_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage5_R_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage5_I_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage6_R_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage6_I_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage7_R_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage7_I_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage8_R_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage8_I_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage9_R_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage9_I_U  |Stage1_R_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Y_R_U       |Y_R_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Y_I_U       |Y_R_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1024|   32|     1|        32768|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |       80|  0|   0|    0| 20480|  640|    20|       655360|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-----------+---------+----+----+-----+------+-----+---------+
    |    Name   | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------+---------+----+----+-----+------+-----+---------+
    |OUT_I_c_U  |        0|  99|   0|    -|    12|   64|      768|
    |OUT_R_c_U  |        0|  99|   0|    -|    12|   64|      768|
    +-----------+---------+----+----+-----+------+-----+---------+
    |Total      |        0| 198|   0|    0|    24|  128|     1536|
    +-----------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_Stage1_I         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage1_R         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage2_I         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage2_R         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage3_I         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage3_R         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage4_I         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage4_R         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage5_I         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage5_R         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage6_I         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage6_R         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage7_I         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage7_R         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage8_I         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage8_R         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage9_I         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage9_R         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Y_I              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Y_R              |       and|   0|  0|   2|           1|           1|
    |ap_idle                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                    |       and|   0|  0|   2|           1|           1|
    |bit_reverse_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |bit_reverse_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |fft_stage_first_U0_ap_continue   |       and|   0|  0|   2|           1|           1|
    |fft_stage_first_U0_ap_start      |       and|   0|  0|   2|           1|           1|
    |fft_stage_last_U0_ap_start       |       and|   0|  0|   2|           1|           1|
    |fft_stages_1_U0_ap_continue      |       and|   0|  0|   2|           1|           1|
    |fft_stages_1_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |fft_stages_2_U0_ap_continue      |       and|   0|  0|   2|           1|           1|
    |fft_stages_2_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |fft_stages_3_U0_ap_continue      |       and|   0|  0|   2|           1|           1|
    |fft_stages_3_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |fft_stages_4_U0_ap_continue      |       and|   0|  0|   2|           1|           1|
    |fft_stages_4_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |fft_stages_5_U0_ap_continue      |       and|   0|  0|   2|           1|           1|
    |fft_stages_5_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |fft_stages_6_U0_ap_continue      |       and|   0|  0|   2|           1|           1|
    |fft_stages_6_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |fft_stages_7_U0_ap_continue      |       and|   0|  0|   2|           1|           1|
    |fft_stages_7_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |fft_stages_U0_ap_continue        |       and|   0|  0|   2|           1|           1|
    |fft_stages_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |ap_sync_bit_reverse_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage1_I   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage1_R   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage2_I   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage2_R   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage3_I   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage3_R   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage4_I   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage4_R   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage5_I   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage5_R   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage6_I   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage6_R   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage7_I   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage7_R   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage8_I   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage8_R   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage9_I   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage9_R   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Y_I        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Y_R        |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 132|          66|          66|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_bit_reverse_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage1_I   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage1_R   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage2_I   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage2_R   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage3_I   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage3_R   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage4_I   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage4_R   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage5_I   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage5_R   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage6_I   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage6_R   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage7_I   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage7_R   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage8_I   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage8_R   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage9_I   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage9_R   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Y_I        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Y_R        |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready   |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 198|         44|   22|         44|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_bit_reverse_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage1_I   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage1_R   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage2_I   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage2_R   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage3_I   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage3_R   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage4_I   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage4_R   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage5_I   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage5_R   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage6_I   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage6_R   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage7_I   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage7_R   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage8_I   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage8_R   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage9_I   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage9_R   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Y_I        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Y_R        |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready   |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 22|   0|   22|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_fft_AWVALID        |   in|    1|       s_axi|           fft|   return void|
|s_axi_fft_AWREADY        |  out|    1|       s_axi|           fft|   return void|
|s_axi_fft_AWADDR         |   in|    4|       s_axi|           fft|   return void|
|s_axi_fft_WVALID         |   in|    1|       s_axi|           fft|   return void|
|s_axi_fft_WREADY         |  out|    1|       s_axi|           fft|   return void|
|s_axi_fft_WDATA          |   in|   32|       s_axi|           fft|   return void|
|s_axi_fft_WSTRB          |   in|    4|       s_axi|           fft|   return void|
|s_axi_fft_ARVALID        |   in|    1|       s_axi|           fft|   return void|
|s_axi_fft_ARREADY        |  out|    1|       s_axi|           fft|   return void|
|s_axi_fft_ARADDR         |   in|    4|       s_axi|           fft|   return void|
|s_axi_fft_RVALID         |  out|    1|       s_axi|           fft|   return void|
|s_axi_fft_RREADY         |   in|    1|       s_axi|           fft|   return void|
|s_axi_fft_RDATA          |  out|   32|       s_axi|           fft|   return void|
|s_axi_fft_RRESP          |  out|    2|       s_axi|           fft|   return void|
|s_axi_fft_BVALID         |  out|    1|       s_axi|           fft|   return void|
|s_axi_fft_BREADY         |   in|    1|       s_axi|           fft|   return void|
|s_axi_fft_BRESP          |  out|    2|       s_axi|           fft|   return void|
|ap_clk                   |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|           fft|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|           fft|  return value|
|m_axi_input1_AWVALID     |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_AWREADY     |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_AWADDR      |  out|   64|       m_axi|        input1|       pointer|
|m_axi_input1_AWID        |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_AWLEN       |  out|    8|       m_axi|        input1|       pointer|
|m_axi_input1_AWSIZE      |  out|    3|       m_axi|        input1|       pointer|
|m_axi_input1_AWBURST     |  out|    2|       m_axi|        input1|       pointer|
|m_axi_input1_AWLOCK      |  out|    2|       m_axi|        input1|       pointer|
|m_axi_input1_AWCACHE     |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_AWPROT      |  out|    3|       m_axi|        input1|       pointer|
|m_axi_input1_AWQOS       |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_AWREGION    |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_AWUSER      |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_WVALID      |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_WREADY      |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_WDATA       |  out|   32|       m_axi|        input1|       pointer|
|m_axi_input1_WSTRB       |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_WLAST       |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_WID         |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_WUSER       |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_ARVALID     |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_ARREADY     |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_ARADDR      |  out|   64|       m_axi|        input1|       pointer|
|m_axi_input1_ARID        |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_ARLEN       |  out|    8|       m_axi|        input1|       pointer|
|m_axi_input1_ARSIZE      |  out|    3|       m_axi|        input1|       pointer|
|m_axi_input1_ARBURST     |  out|    2|       m_axi|        input1|       pointer|
|m_axi_input1_ARLOCK      |  out|    2|       m_axi|        input1|       pointer|
|m_axi_input1_ARCACHE     |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_ARPROT      |  out|    3|       m_axi|        input1|       pointer|
|m_axi_input1_ARQOS       |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_ARREGION    |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_ARUSER      |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_RVALID      |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_RREADY      |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_RDATA       |   in|   32|       m_axi|        input1|       pointer|
|m_axi_input1_RLAST       |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_RID         |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_RUSER       |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_RRESP       |   in|    2|       m_axi|        input1|       pointer|
|m_axi_input1_BVALID      |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_BREADY      |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_BRESP       |   in|    2|       m_axi|        input1|       pointer|
|m_axi_input1_BID         |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_BUSER       |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input_r_AWVALID    |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWREADY    |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWADDR     |  out|   64|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWID       |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWLEN      |  out|    8|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWSIZE     |  out|    3|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWBURST    |  out|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWLOCK     |  out|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWCACHE    |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWPROT     |  out|    3|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWQOS      |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWREGION   |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWUSER     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WVALID     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WREADY     |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WDATA      |  out|   32|       m_axi|       input_r|       pointer|
|m_axi_input_r_WSTRB      |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_WLAST      |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WID        |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WUSER      |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARVALID    |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARREADY    |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARADDR     |  out|   64|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARID       |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARLEN      |  out|    8|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARSIZE     |  out|    3|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARBURST    |  out|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARLOCK     |  out|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARCACHE    |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARPROT     |  out|    3|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARQOS      |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARREGION   |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARUSER     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RVALID     |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RREADY     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RDATA      |   in|   32|       m_axi|       input_r|       pointer|
|m_axi_input_r_RLAST      |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RID        |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RUSER      |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RRESP      |   in|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_BVALID     |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_BREADY     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_BRESP      |   in|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_BID        |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_BUSER      |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_output1_AWVALID    |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_AWREADY    |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_AWADDR     |  out|   64|       m_axi|       output1|       pointer|
|m_axi_output1_AWID       |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_AWLEN      |  out|    8|       m_axi|       output1|       pointer|
|m_axi_output1_AWSIZE     |  out|    3|       m_axi|       output1|       pointer|
|m_axi_output1_AWBURST    |  out|    2|       m_axi|       output1|       pointer|
|m_axi_output1_AWLOCK     |  out|    2|       m_axi|       output1|       pointer|
|m_axi_output1_AWCACHE    |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_AWPROT     |  out|    3|       m_axi|       output1|       pointer|
|m_axi_output1_AWQOS      |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_AWREGION   |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_AWUSER     |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_WVALID     |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_WREADY     |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_WDATA      |  out|   32|       m_axi|       output1|       pointer|
|m_axi_output1_WSTRB      |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_WLAST      |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_WID        |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_WUSER      |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_ARVALID    |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_ARREADY    |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_ARADDR     |  out|   64|       m_axi|       output1|       pointer|
|m_axi_output1_ARID       |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_ARLEN      |  out|    8|       m_axi|       output1|       pointer|
|m_axi_output1_ARSIZE     |  out|    3|       m_axi|       output1|       pointer|
|m_axi_output1_ARBURST    |  out|    2|       m_axi|       output1|       pointer|
|m_axi_output1_ARLOCK     |  out|    2|       m_axi|       output1|       pointer|
|m_axi_output1_ARCACHE    |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_ARPROT     |  out|    3|       m_axi|       output1|       pointer|
|m_axi_output1_ARQOS      |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_ARREGION   |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_ARUSER     |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_RVALID     |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_RREADY     |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_RDATA      |   in|   32|       m_axi|       output1|       pointer|
|m_axi_output1_RLAST      |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_RID        |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_RUSER      |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_RRESP      |   in|    2|       m_axi|       output1|       pointer|
|m_axi_output1_BVALID     |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_BREADY     |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_BRESP      |   in|    2|       m_axi|       output1|       pointer|
|m_axi_output1_BID        |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_BUSER      |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output_r_AWVALID   |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWREADY   |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWADDR    |  out|   64|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWID      |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWLEN     |  out|    8|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWSIZE    |  out|    3|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWBURST   |  out|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWLOCK    |  out|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWCACHE   |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWPROT    |  out|    3|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWQOS     |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWREGION  |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWUSER    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WVALID    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WREADY    |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WDATA     |  out|   32|       m_axi|      output_r|       pointer|
|m_axi_output_r_WSTRB     |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_WLAST     |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WID       |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WUSER     |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARVALID   |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARREADY   |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARADDR    |  out|   64|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARID      |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARLEN     |  out|    8|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARSIZE    |  out|    3|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARBURST   |  out|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARLOCK    |  out|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARCACHE   |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARPROT    |  out|    3|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARQOS     |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARREGION  |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARUSER    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RVALID    |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RREADY    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RDATA     |   in|   32|       m_axi|      output_r|       pointer|
|m_axi_output_r_RLAST     |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RID       |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RUSER     |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RRESP     |   in|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_BVALID    |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_BREADY    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_BRESP     |   in|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_BID       |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_BUSER     |   in|    1|       m_axi|      output_r|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

