Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 27 02:44:29 2023
| Host         : LAPTOP-7DFI8QQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_timing_summary_routed.rpt -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: segs_inst/divclk_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)

 There are 428 register/latch pins with no clock driven by root clock pin: vgas_inst/vga_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1234 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.303        0.000                      0                 3284        0.043        0.000                      0                 3284        2.633        0.000                       0                  1421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
cpu_clk_inst/inst/fpga_clk  {0.000 5.000}        10.000          100.000         
  clkfbout_cpu_clk          {0.000 25.000}       50.000          20.000          
  cpu_clk_cpu_clk           {0.000 25.000}       50.000          20.000          
  upg_clk_cpu_clk           {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpu_clk_inst/inst/fpga_clk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_cpu_clk                                                                                                                                                            2.633        0.000                       0                     3  
  cpu_clk_cpu_clk                 2.303        0.000                      0                 2853        0.043        0.000                      0                 2853       24.500        0.000                       0                  1245  
  upg_clk_cpu_clk                94.663        0.000                      0                  301        0.120        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
upg_clk_cpu_clk  cpu_clk_cpu_clk       15.057        0.000                      0                  656        1.563        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  upg_clk_cpu_clk    cpu_clk_cpu_clk         45.329        0.000                      0                    2        0.956        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_inst/inst/fpga_clk
  To Clock:  cpu_clk_inst/inst/fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_inst/inst/fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu_clk_inst/inst/fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   cpu_clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.750ns  (logic 5.666ns (26.051%)  route 16.084ns (73.949%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.818    -3.658    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.116    -3.542 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.618    -1.924    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     0.734 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.783     2.516    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.640 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.604     4.245    decoder/douta[9]
    SLICE_X49Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.541 r  decoder/PC_reg[4]_i_9/O
                         net (fo=2, routed)           0.882     5.422    decoder/PC_reg[4]_i_9_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.298     5.720 r  decoder/PC[4]_i_7/O
                         net (fo=158, routed)         1.539     7.259    ProgramROM_inst/read_data_1[4]
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.153     7.412 f  ProgramROM_inst/register[0][22]_i_26/O
                         net (fo=4, routed)           0.783     8.195    ProgramROM_inst/register[0][22]_i_26_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.331     8.526 f  ProgramROM_inst/register[0][22]_i_15/O
                         net (fo=4, routed)           0.730     9.256    ProgramROM_inst/register[0][22]_i_15_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124     9.380 r  ProgramROM_inst/register[0][15]_i_58/O
                         net (fo=1, routed)           1.012    10.392    ProgramROM_inst/register[0][15]_i_58_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.152    10.544 r  ProgramROM_inst/register[0][15]_i_42/O
                         net (fo=1, routed)           0.334    10.878    ProgramROM_inst/register[0][15]_i_42_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.204 f  ProgramROM_inst/register[0][15]_i_20/O
                         net (fo=1, routed)           0.733    11.937    ProgramROM_inst/register[0][15]_i_20_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.061 r  ProgramROM_inst/register[0][15]_i_11/O
                         net (fo=1, routed)           1.040    13.101    ProgramROM_inst/register[0][15]_i_11_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.225 f  ProgramROM_inst/register[0][15]_i_5/O
                         net (fo=34, routed)          0.636    13.861    ProgramROM_inst/register[0][15]_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I5_O)        0.124    13.985 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=18, routed)          1.098    15.083    ProgramROM_inst/control/mRead0__2
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.153    15.236 r  ProgramROM_inst/RAM_inst_i_67/O
                         net (fo=1, routed)           0.936    16.172    ProgramROM_inst/RAM_inst_i_67_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.357    16.529 r  ProgramROM_inst/RAM_inst_i_51/O
                         net (fo=1, routed)           0.878    17.407    ProgramROM_inst/write_data[31]
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.322    17.729 r  ProgramROM_inst/RAM_inst_i_17/O
                         net (fo=4, routed)           2.096    19.825    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.805    23.846    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.269    
                         clock uncertainty           -0.202    23.067    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.939    22.128    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                         -19.825    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.248ns  (logic 5.666ns (26.666%)  route 15.582ns (73.334%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 23.547 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.818    -3.658    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.116    -3.542 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.618    -1.924    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     0.734 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.783     2.516    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.640 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.604     4.245    decoder/douta[9]
    SLICE_X49Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.541 r  decoder/PC_reg[4]_i_9/O
                         net (fo=2, routed)           0.882     5.422    decoder/PC_reg[4]_i_9_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.298     5.720 r  decoder/PC[4]_i_7/O
                         net (fo=158, routed)         1.539     7.259    ProgramROM_inst/read_data_1[4]
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.153     7.412 f  ProgramROM_inst/register[0][22]_i_26/O
                         net (fo=4, routed)           0.783     8.195    ProgramROM_inst/register[0][22]_i_26_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.331     8.526 f  ProgramROM_inst/register[0][22]_i_15/O
                         net (fo=4, routed)           0.730     9.256    ProgramROM_inst/register[0][22]_i_15_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124     9.380 r  ProgramROM_inst/register[0][15]_i_58/O
                         net (fo=1, routed)           1.012    10.392    ProgramROM_inst/register[0][15]_i_58_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.152    10.544 r  ProgramROM_inst/register[0][15]_i_42/O
                         net (fo=1, routed)           0.334    10.878    ProgramROM_inst/register[0][15]_i_42_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.204 f  ProgramROM_inst/register[0][15]_i_20/O
                         net (fo=1, routed)           0.733    11.937    ProgramROM_inst/register[0][15]_i_20_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.061 r  ProgramROM_inst/register[0][15]_i_11/O
                         net (fo=1, routed)           1.040    13.101    ProgramROM_inst/register[0][15]_i_11_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.225 f  ProgramROM_inst/register[0][15]_i_5/O
                         net (fo=34, routed)          0.636    13.861    ProgramROM_inst/register[0][15]_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I5_O)        0.124    13.985 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=18, routed)          1.098    15.083    ProgramROM_inst/control/mRead0__2
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.153    15.236 r  ProgramROM_inst/RAM_inst_i_67/O
                         net (fo=1, routed)           0.936    16.172    ProgramROM_inst/RAM_inst_i_67_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.357    16.529 r  ProgramROM_inst/RAM_inst_i_51/O
                         net (fo=1, routed)           0.878    17.407    ProgramROM_inst/write_data[31]
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.322    17.729 r  ProgramROM_inst/RAM_inst_i_17/O
                         net (fo=4, routed)           1.595    19.324    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.506    23.547    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.970    
                         clock uncertainty           -0.202    22.768    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.939    21.829    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.829    
                         arrival time                         -19.324    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.445ns  (logic 5.592ns (26.076%)  route 15.853ns (73.924%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.818    -3.658    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.116    -3.542 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.618    -1.924    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     0.734 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.783     2.516    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.640 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.604     4.245    decoder/douta[9]
    SLICE_X49Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.541 f  decoder/PC_reg[4]_i_9/O
                         net (fo=2, routed)           0.882     5.422    decoder/PC_reg[4]_i_9_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.298     5.720 f  decoder/PC[4]_i_7/O
                         net (fo=158, routed)         1.539     7.259    ProgramROM_inst/read_data_1[4]
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.153     7.412 r  ProgramROM_inst/register[0][22]_i_26/O
                         net (fo=4, routed)           0.783     8.195    ProgramROM_inst/register[0][22]_i_26_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.331     8.526 r  ProgramROM_inst/register[0][22]_i_15/O
                         net (fo=4, routed)           0.730     9.256    ProgramROM_inst/register[0][22]_i_15_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124     9.380 f  ProgramROM_inst/register[0][15]_i_58/O
                         net (fo=1, routed)           1.012    10.392    ProgramROM_inst/register[0][15]_i_58_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.152    10.544 f  ProgramROM_inst/register[0][15]_i_42/O
                         net (fo=1, routed)           0.334    10.878    ProgramROM_inst/register[0][15]_i_42_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.204 r  ProgramROM_inst/register[0][15]_i_20/O
                         net (fo=1, routed)           0.733    11.937    ProgramROM_inst/register[0][15]_i_20_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.061 f  ProgramROM_inst/register[0][15]_i_11/O
                         net (fo=1, routed)           1.040    13.101    ProgramROM_inst/register[0][15]_i_11_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.225 r  ProgramROM_inst/register[0][15]_i_5/O
                         net (fo=34, routed)          0.647    13.872    ProgramROM_inst/register[0][15]_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.830    14.826    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.950 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.295    15.245    ProgramROM_inst/IOWrite
    SLICE_X38Y25         LUT3 (Prop_lut3_I2_O)        0.124    15.369 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.006    16.375    ProgramROM_inst/wdata_reg[0]_0
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.150    16.525 r  ProgramROM_inst/RAM_inst_i_55/O
                         net (fo=1, routed)           0.817    17.343    ProgramROM_inst/write_data[27]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.360    17.703 r  ProgramROM_inst/RAM_inst_i_21/O
                         net (fo=4, routed)           1.818    19.521    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.805    23.846    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.269    
                         clock uncertainty           -0.202    23.067    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    22.122    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.122    
                         arrival time                         -19.521    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.324ns  (logic 5.572ns (26.130%)  route 15.752ns (73.870%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.818    -3.658    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.116    -3.542 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.618    -1.924    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     0.734 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.783     2.516    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.640 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.604     4.245    decoder/douta[9]
    SLICE_X49Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.541 f  decoder/PC_reg[4]_i_9/O
                         net (fo=2, routed)           0.882     5.422    decoder/PC_reg[4]_i_9_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.298     5.720 f  decoder/PC[4]_i_7/O
                         net (fo=158, routed)         1.539     7.259    ProgramROM_inst/read_data_1[4]
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.153     7.412 r  ProgramROM_inst/register[0][22]_i_26/O
                         net (fo=4, routed)           0.783     8.195    ProgramROM_inst/register[0][22]_i_26_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.331     8.526 r  ProgramROM_inst/register[0][22]_i_15/O
                         net (fo=4, routed)           0.730     9.256    ProgramROM_inst/register[0][22]_i_15_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124     9.380 f  ProgramROM_inst/register[0][15]_i_58/O
                         net (fo=1, routed)           1.012    10.392    ProgramROM_inst/register[0][15]_i_58_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.152    10.544 f  ProgramROM_inst/register[0][15]_i_42/O
                         net (fo=1, routed)           0.334    10.878    ProgramROM_inst/register[0][15]_i_42_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.204 r  ProgramROM_inst/register[0][15]_i_20/O
                         net (fo=1, routed)           0.733    11.937    ProgramROM_inst/register[0][15]_i_20_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.061 f  ProgramROM_inst/register[0][15]_i_11/O
                         net (fo=1, routed)           1.040    13.101    ProgramROM_inst/register[0][15]_i_11_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.225 r  ProgramROM_inst/register[0][15]_i_5/O
                         net (fo=34, routed)          0.647    13.872    ProgramROM_inst/register[0][15]_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.830    14.826    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.950 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.295    15.245    ProgramROM_inst/IOWrite
    SLICE_X38Y25         LUT3 (Prop_lut3_I2_O)        0.124    15.369 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          0.823    16.192    ProgramROM_inst/wdata_reg[0]_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.150    16.342 r  ProgramROM_inst/RAM_inst_i_57/O
                         net (fo=1, routed)           0.733    17.075    ProgramROM_inst/write_data[25]
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.340    17.415 r  ProgramROM_inst/RAM_inst_i_23/O
                         net (fo=4, routed)           1.985    19.400    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.805    23.846    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.269    
                         clock uncertainty           -0.202    23.067    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.941    22.126    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                         -19.400    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.317ns  (logic 5.326ns (24.985%)  route 15.991ns (75.015%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.818    -3.658    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.116    -3.542 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.618    -1.924    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     0.734 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.783     2.516    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.640 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.604     4.245    decoder/douta[9]
    SLICE_X49Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.541 f  decoder/PC_reg[4]_i_9/O
                         net (fo=2, routed)           0.882     5.422    decoder/PC_reg[4]_i_9_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.298     5.720 f  decoder/PC[4]_i_7/O
                         net (fo=158, routed)         1.539     7.259    ProgramROM_inst/read_data_1[4]
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.153     7.412 r  ProgramROM_inst/register[0][22]_i_26/O
                         net (fo=4, routed)           0.783     8.195    ProgramROM_inst/register[0][22]_i_26_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.331     8.526 r  ProgramROM_inst/register[0][22]_i_15/O
                         net (fo=4, routed)           0.730     9.256    ProgramROM_inst/register[0][22]_i_15_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124     9.380 f  ProgramROM_inst/register[0][15]_i_58/O
                         net (fo=1, routed)           1.012    10.392    ProgramROM_inst/register[0][15]_i_58_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.152    10.544 f  ProgramROM_inst/register[0][15]_i_42/O
                         net (fo=1, routed)           0.334    10.878    ProgramROM_inst/register[0][15]_i_42_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.204 r  ProgramROM_inst/register[0][15]_i_20/O
                         net (fo=1, routed)           0.733    11.937    ProgramROM_inst/register[0][15]_i_20_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.061 f  ProgramROM_inst/register[0][15]_i_11/O
                         net (fo=1, routed)           1.040    13.101    ProgramROM_inst/register[0][15]_i_11_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.225 r  ProgramROM_inst/register[0][15]_i_5/O
                         net (fo=34, routed)          0.647    13.872    ProgramROM_inst/register[0][15]_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.830    14.826    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.950 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.295    15.245    ProgramROM_inst/IOWrite
    SLICE_X38Y25         LUT3 (Prop_lut3_I2_O)        0.124    15.369 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.006    16.375    ProgramROM_inst/wdata_reg[0]_0
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.124    16.499 r  ProgramROM_inst/RAM_inst_i_56/O
                         net (fo=1, routed)           0.721    17.220    ProgramROM_inst/write_data[26]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.120    17.340 r  ProgramROM_inst/RAM_inst_i_22/O
                         net (fo=4, routed)           2.052    19.392    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.805    23.846    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.269    
                         clock uncertainty           -0.202    23.067    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.940    22.127    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.127    
                         arrival time                         -19.392    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.279ns  (logic 5.562ns (26.139%)  route 15.717ns (73.861%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.818    -3.658    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.116    -3.542 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.618    -1.924    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     0.734 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.783     2.516    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.640 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.604     4.245    decoder/douta[9]
    SLICE_X49Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.541 f  decoder/PC_reg[4]_i_9/O
                         net (fo=2, routed)           0.882     5.422    decoder/PC_reg[4]_i_9_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.298     5.720 f  decoder/PC[4]_i_7/O
                         net (fo=158, routed)         1.539     7.259    ProgramROM_inst/read_data_1[4]
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.153     7.412 r  ProgramROM_inst/register[0][22]_i_26/O
                         net (fo=4, routed)           0.783     8.195    ProgramROM_inst/register[0][22]_i_26_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.331     8.526 r  ProgramROM_inst/register[0][22]_i_15/O
                         net (fo=4, routed)           0.730     9.256    ProgramROM_inst/register[0][22]_i_15_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124     9.380 f  ProgramROM_inst/register[0][15]_i_58/O
                         net (fo=1, routed)           1.012    10.392    ProgramROM_inst/register[0][15]_i_58_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.152    10.544 f  ProgramROM_inst/register[0][15]_i_42/O
                         net (fo=1, routed)           0.334    10.878    ProgramROM_inst/register[0][15]_i_42_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.204 r  ProgramROM_inst/register[0][15]_i_20/O
                         net (fo=1, routed)           0.733    11.937    ProgramROM_inst/register[0][15]_i_20_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.061 f  ProgramROM_inst/register[0][15]_i_11/O
                         net (fo=1, routed)           1.040    13.101    ProgramROM_inst/register[0][15]_i_11_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.225 r  ProgramROM_inst/register[0][15]_i_5/O
                         net (fo=34, routed)          0.647    13.872    ProgramROM_inst/register[0][15]_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.830    14.826    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.950 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.295    15.245    ProgramROM_inst/IOWrite
    SLICE_X38Y25         LUT3 (Prop_lut3_I2_O)        0.124    15.369 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          0.823    16.192    ProgramROM_inst/wdata_reg[0]_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.153    16.345 r  ProgramROM_inst/RAM_inst_i_59/O
                         net (fo=1, routed)           0.885    17.230    ProgramROM_inst/write_data[23]
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.327    17.557 r  ProgramROM_inst/RAM_inst_i_25/O
                         net (fo=4, routed)           1.797    19.355    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.805    23.846    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.269    
                         clock uncertainty           -0.202    23.067    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.940    22.127    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.127    
                         arrival time                         -19.355    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.549ns  (logic 5.666ns (26.294%)  route 15.883ns (73.706%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 24.134 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.818    -3.658    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.116    -3.542 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.618    -1.924    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     0.734 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.783     2.516    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.640 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.604     4.245    decoder/douta[9]
    SLICE_X49Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.541 r  decoder/PC_reg[4]_i_9/O
                         net (fo=2, routed)           0.882     5.422    decoder/PC_reg[4]_i_9_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.298     5.720 r  decoder/PC[4]_i_7/O
                         net (fo=158, routed)         1.539     7.259    ProgramROM_inst/read_data_1[4]
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.153     7.412 f  ProgramROM_inst/register[0][22]_i_26/O
                         net (fo=4, routed)           0.783     8.195    ProgramROM_inst/register[0][22]_i_26_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.331     8.526 f  ProgramROM_inst/register[0][22]_i_15/O
                         net (fo=4, routed)           0.730     9.256    ProgramROM_inst/register[0][22]_i_15_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124     9.380 r  ProgramROM_inst/register[0][15]_i_58/O
                         net (fo=1, routed)           1.012    10.392    ProgramROM_inst/register[0][15]_i_58_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.152    10.544 r  ProgramROM_inst/register[0][15]_i_42/O
                         net (fo=1, routed)           0.334    10.878    ProgramROM_inst/register[0][15]_i_42_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.204 f  ProgramROM_inst/register[0][15]_i_20/O
                         net (fo=1, routed)           0.733    11.937    ProgramROM_inst/register[0][15]_i_20_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.061 r  ProgramROM_inst/register[0][15]_i_11/O
                         net (fo=1, routed)           1.040    13.101    ProgramROM_inst/register[0][15]_i_11_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.225 f  ProgramROM_inst/register[0][15]_i_5/O
                         net (fo=34, routed)          0.636    13.861    ProgramROM_inst/register[0][15]_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I5_O)        0.124    13.985 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=18, routed)          1.098    15.083    ProgramROM_inst/control/mRead0__2
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.153    15.236 r  ProgramROM_inst/RAM_inst_i_67/O
                         net (fo=1, routed)           0.936    16.172    ProgramROM_inst/RAM_inst_i_67_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.357    16.529 r  ProgramROM_inst/RAM_inst_i_51/O
                         net (fo=1, routed)           0.878    17.407    ProgramROM_inst/write_data[31]
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.322    17.729 r  ProgramROM_inst/RAM_inst_i_17/O
                         net (fo=4, routed)           1.895    19.625    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y11         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.093    24.134    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.557    
                         clock uncertainty           -0.202    23.355    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.939    22.416    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -19.625    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.225ns  (logic 5.356ns (25.234%)  route 15.869ns (74.766%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.818    -3.658    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.116    -3.542 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.618    -1.924    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     0.734 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.783     2.516    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.640 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.604     4.245    decoder/douta[9]
    SLICE_X49Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.541 f  decoder/PC_reg[4]_i_9/O
                         net (fo=2, routed)           0.882     5.422    decoder/PC_reg[4]_i_9_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.298     5.720 f  decoder/PC[4]_i_7/O
                         net (fo=158, routed)         1.539     7.259    ProgramROM_inst/read_data_1[4]
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.153     7.412 r  ProgramROM_inst/register[0][22]_i_26/O
                         net (fo=4, routed)           0.783     8.195    ProgramROM_inst/register[0][22]_i_26_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.331     8.526 r  ProgramROM_inst/register[0][22]_i_15/O
                         net (fo=4, routed)           0.730     9.256    ProgramROM_inst/register[0][22]_i_15_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124     9.380 f  ProgramROM_inst/register[0][15]_i_58/O
                         net (fo=1, routed)           1.012    10.392    ProgramROM_inst/register[0][15]_i_58_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.152    10.544 f  ProgramROM_inst/register[0][15]_i_42/O
                         net (fo=1, routed)           0.334    10.878    ProgramROM_inst/register[0][15]_i_42_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.204 r  ProgramROM_inst/register[0][15]_i_20/O
                         net (fo=1, routed)           0.733    11.937    ProgramROM_inst/register[0][15]_i_20_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.061 f  ProgramROM_inst/register[0][15]_i_11/O
                         net (fo=1, routed)           1.040    13.101    ProgramROM_inst/register[0][15]_i_11_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.225 r  ProgramROM_inst/register[0][15]_i_5/O
                         net (fo=34, routed)          0.647    13.872    ProgramROM_inst/register[0][15]_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.830    14.826    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.950 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.295    15.245    ProgramROM_inst/IOWrite
    SLICE_X38Y25         LUT3 (Prop_lut3_I2_O)        0.124    15.369 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          0.823    16.192    ProgramROM_inst/wdata_reg[0]_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.124    16.316 r  ProgramROM_inst/RAM_inst_i_58/O
                         net (fo=1, routed)           0.841    17.157    ProgramROM_inst/write_data[24]
    SLICE_X28Y29         LUT4 (Prop_lut4_I3_O)        0.150    17.307 r  ProgramROM_inst/RAM_inst_i_24/O
                         net (fo=4, routed)           1.993    19.301    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.805    23.846    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.269    
                         clock uncertainty           -0.202    23.067    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.939    22.128    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                         -19.301    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.171ns  (logic 5.356ns (25.298%)  route 15.815ns (74.702%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.818    -3.658    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.116    -3.542 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.618    -1.924    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     0.734 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.783     2.516    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.640 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.604     4.245    decoder/douta[9]
    SLICE_X49Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.541 f  decoder/PC_reg[4]_i_9/O
                         net (fo=2, routed)           0.882     5.422    decoder/PC_reg[4]_i_9_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.298     5.720 f  decoder/PC[4]_i_7/O
                         net (fo=158, routed)         1.539     7.259    ProgramROM_inst/read_data_1[4]
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.153     7.412 r  ProgramROM_inst/register[0][22]_i_26/O
                         net (fo=4, routed)           0.783     8.195    ProgramROM_inst/register[0][22]_i_26_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.331     8.526 r  ProgramROM_inst/register[0][22]_i_15/O
                         net (fo=4, routed)           0.730     9.256    ProgramROM_inst/register[0][22]_i_15_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124     9.380 f  ProgramROM_inst/register[0][15]_i_58/O
                         net (fo=1, routed)           1.012    10.392    ProgramROM_inst/register[0][15]_i_58_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.152    10.544 f  ProgramROM_inst/register[0][15]_i_42/O
                         net (fo=1, routed)           0.334    10.878    ProgramROM_inst/register[0][15]_i_42_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.204 r  ProgramROM_inst/register[0][15]_i_20/O
                         net (fo=1, routed)           0.733    11.937    ProgramROM_inst/register[0][15]_i_20_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.061 f  ProgramROM_inst/register[0][15]_i_11/O
                         net (fo=1, routed)           1.040    13.101    ProgramROM_inst/register[0][15]_i_11_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.225 r  ProgramROM_inst/register[0][15]_i_5/O
                         net (fo=34, routed)          0.647    13.872    ProgramROM_inst/register[0][15]_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.830    14.826    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.950 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.295    15.245    ProgramROM_inst/IOWrite
    SLICE_X38Y25         LUT3 (Prop_lut3_I2_O)        0.124    15.369 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          0.824    16.194    ProgramROM_inst/wdata_reg[0]_0
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.124    16.318 r  ProgramROM_inst/RAM_inst_i_54/O
                         net (fo=1, routed)           0.903    17.221    ProgramROM_inst/write_data[28]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.150    17.371 r  ProgramROM_inst/RAM_inst_i_20/O
                         net (fo=4, routed)           1.876    19.247    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.805    23.846    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.269    
                         clock uncertainty           -0.202    23.067    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.939    22.128    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                         -19.247    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.871ns  (logic 5.562ns (26.650%)  route 15.309ns (73.350%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 23.547 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.818    -3.658    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.116    -3.542 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.618    -1.924    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.658     0.734 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.783     2.516    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.640 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.604     4.245    decoder/douta[9]
    SLICE_X49Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.541 f  decoder/PC_reg[4]_i_9/O
                         net (fo=2, routed)           0.882     5.422    decoder/PC_reg[4]_i_9_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.298     5.720 f  decoder/PC[4]_i_7/O
                         net (fo=158, routed)         1.539     7.259    ProgramROM_inst/read_data_1[4]
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.153     7.412 r  ProgramROM_inst/register[0][22]_i_26/O
                         net (fo=4, routed)           0.783     8.195    ProgramROM_inst/register[0][22]_i_26_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.331     8.526 r  ProgramROM_inst/register[0][22]_i_15/O
                         net (fo=4, routed)           0.730     9.256    ProgramROM_inst/register[0][22]_i_15_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124     9.380 f  ProgramROM_inst/register[0][15]_i_58/O
                         net (fo=1, routed)           1.012    10.392    ProgramROM_inst/register[0][15]_i_58_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.152    10.544 f  ProgramROM_inst/register[0][15]_i_42/O
                         net (fo=1, routed)           0.334    10.878    ProgramROM_inst/register[0][15]_i_42_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.204 r  ProgramROM_inst/register[0][15]_i_20/O
                         net (fo=1, routed)           0.733    11.937    ProgramROM_inst/register[0][15]_i_20_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.061 f  ProgramROM_inst/register[0][15]_i_11/O
                         net (fo=1, routed)           1.040    13.101    ProgramROM_inst/register[0][15]_i_11_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.225 r  ProgramROM_inst/register[0][15]_i_5/O
                         net (fo=34, routed)          0.647    13.872    ProgramROM_inst/register[0][15]_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.830    14.826    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.950 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.295    15.245    ProgramROM_inst/IOWrite
    SLICE_X38Y25         LUT3 (Prop_lut3_I2_O)        0.124    15.369 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          0.823    16.192    ProgramROM_inst/wdata_reg[0]_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.153    16.345 r  ProgramROM_inst/RAM_inst_i_59/O
                         net (fo=1, routed)           0.885    17.230    ProgramROM_inst/write_data[23]
    SLICE_X29Y31         LUT4 (Prop_lut4_I3_O)        0.327    17.557 r  ProgramROM_inst/RAM_inst_i_25/O
                         net (fo=4, routed)           1.389    18.946    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.506    23.547    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.970    
                         clock uncertainty           -0.202    22.768    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.940    21.828    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.828    
                         arrival time                         -18.946    
  -------------------------------------------------------------------
                         slack                                  2.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.413ns  (logic 0.261ns (63.243%)  route 0.152ns (36.757%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 24.242 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 24.202 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.558    24.202    ifetch/cpu_clk
    SLICE_X36Y16         FDRE                                         r  ifetch/PC_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.146    24.348 r  ifetch/PC_reg[17]/Q
                         net (fo=1, routed)           0.152    24.500    ifetch/PC[17]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    24.615 r  ifetch/branch_base_addr_carry__3/O[0]
                         net (fo=4, routed)           0.000    24.615    ifetch/D[17]
    SLICE_X35Y16         FDRE                                         r  ifetch/link_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.824    24.242    ifetch/cpu_clk
    SLICE_X35Y16         FDRE                                         r  ifetch/link_addr_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.221    24.463    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.109    24.572    ifetch/link_addr_reg[17]
  -------------------------------------------------------------------
                         required time                        -24.572    
                         arrival time                          24.615    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.418ns  (logic 0.256ns (61.253%)  route 0.162ns (38.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 24.244 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 24.203 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.559    24.203    ifetch/cpu_clk
    SLICE_X36Y15         FDRE                                         r  ifetch/PC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.146    24.349 r  ifetch/PC_reg[10]/Q
                         net (fo=2, routed)           0.162    24.511    ifetch/fetch_addr[8]
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    24.621 r  ifetch/branch_base_addr_carry__1/O[1]
                         net (fo=4, routed)           0.000    24.621    ifetch/D[10]
    SLICE_X35Y14         FDRE                                         r  ifetch/link_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.826    24.244    ifetch/cpu_clk
    SLICE_X35Y14         FDRE                                         r  ifetch/link_addr_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.221    24.465    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.109    24.574    ifetch/link_addr_reg[10]
  -------------------------------------------------------------------
                         required time                        -24.574    
                         arrival time                          24.621    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.422ns  (logic 0.257ns (60.931%)  route 0.165ns (39.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 24.244 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 24.203 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.559    24.203    ifetch/cpu_clk
    SLICE_X36Y13         FDRE                                         r  ifetch/PC_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.146    24.349 r  ifetch/PC_reg[11]/Q
                         net (fo=2, routed)           0.165    24.514    ifetch/fetch_addr[9]
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    24.625 r  ifetch/branch_base_addr_carry__1/O[2]
                         net (fo=4, routed)           0.000    24.625    ifetch/D[11]
    SLICE_X35Y14         FDRE                                         r  ifetch/link_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.826    24.244    ifetch/cpu_clk
    SLICE_X35Y14         FDRE                                         r  ifetch/link_addr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.221    24.465    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.109    24.574    ifetch/link_addr_reg[11]
  -------------------------------------------------------------------
                         required time                        -24.574    
                         arrival time                          24.625    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.425ns  (logic 0.261ns (61.375%)  route 0.164ns (38.625%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 24.243 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 24.203 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.559    24.203    ifetch/cpu_clk
    SLICE_X36Y15         FDRE                                         r  ifetch/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.146    24.349 r  ifetch/PC_reg[13]/Q
                         net (fo=2, routed)           0.164    24.513    ifetch/fetch_addr[11]
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    24.628 r  ifetch/branch_base_addr_carry__2/O[0]
                         net (fo=4, routed)           0.000    24.628    ifetch/D[13]
    SLICE_X35Y15         FDRE                                         r  ifetch/link_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.825    24.243    ifetch/cpu_clk
    SLICE_X35Y15         FDRE                                         r  ifetch/link_addr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.221    24.464    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.109    24.573    ifetch/link_addr_reg[13]
  -------------------------------------------------------------------
                         required time                        -24.573    
                         arrival time                          24.628    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.449ns  (logic 0.297ns (66.192%)  route 0.152ns (33.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 24.242 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 24.202 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.558    24.202    ifetch/cpu_clk
    SLICE_X36Y16         FDRE                                         r  ifetch/PC_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.146    24.348 r  ifetch/PC_reg[17]/Q
                         net (fo=1, routed)           0.152    24.500    ifetch/PC[17]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    24.651 r  ifetch/branch_base_addr_carry__3/O[1]
                         net (fo=4, routed)           0.000    24.651    ifetch/D[18]
    SLICE_X35Y16         FDRE                                         r  ifetch/link_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.824    24.242    ifetch/cpu_clk
    SLICE_X35Y16         FDRE                                         r  ifetch/link_addr_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.221    24.463    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.109    24.572    ifetch/link_addr_reg[18]
  -------------------------------------------------------------------
                         required time                        -24.572    
                         arrival time                          24.651    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.455ns  (logic 0.290ns (63.766%)  route 0.165ns (36.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 24.244 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 24.203 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.559    24.203    ifetch/cpu_clk
    SLICE_X36Y13         FDRE                                         r  ifetch/PC_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.146    24.349 r  ifetch/PC_reg[11]/Q
                         net (fo=2, routed)           0.165    24.514    ifetch/fetch_addr[9]
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    24.658 r  ifetch/branch_base_addr_carry__1/O[3]
                         net (fo=4, routed)           0.000    24.658    ifetch/D[12]
    SLICE_X35Y14         FDRE                                         r  ifetch/link_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.826    24.244    ifetch/cpu_clk
    SLICE_X35Y14         FDRE                                         r  ifetch/link_addr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.221    24.465    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.109    24.574    ifetch/link_addr_reg[12]
  -------------------------------------------------------------------
                         required time                        -24.574    
                         arrival time                          24.658    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.461ns  (logic 0.257ns (55.770%)  route 0.204ns (44.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 24.242 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 24.202 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.558    24.202    ifetch/cpu_clk
    SLICE_X36Y16         FDRE                                         r  ifetch/PC_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.146    24.348 r  ifetch/PC_reg[19]/Q
                         net (fo=1, routed)           0.204    24.552    ifetch/PC[19]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    24.663 r  ifetch/branch_base_addr_carry__3/O[2]
                         net (fo=4, routed)           0.000    24.663    ifetch/D[19]
    SLICE_X35Y16         FDRE                                         r  ifetch/link_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.824    24.242    ifetch/cpu_clk
    SLICE_X35Y16         FDRE                                         r  ifetch/link_addr_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.221    24.463    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.109    24.572    ifetch/link_addr_reg[19]
  -------------------------------------------------------------------
                         required time                        -24.572    
                         arrival time                          24.663    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.461ns  (logic 0.297ns (64.389%)  route 0.164ns (35.611%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 24.243 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 24.203 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.559    24.203    ifetch/cpu_clk
    SLICE_X36Y15         FDRE                                         r  ifetch/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.146    24.349 r  ifetch/PC_reg[13]/Q
                         net (fo=2, routed)           0.164    24.513    ifetch/fetch_addr[11]
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    24.664 r  ifetch/branch_base_addr_carry__2/O[1]
                         net (fo=4, routed)           0.000    24.664    ifetch/D[14]
    SLICE_X35Y15         FDRE                                         r  ifetch/link_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.825    24.243    ifetch/cpu_clk
    SLICE_X35Y15         FDRE                                         r  ifetch/link_addr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.221    24.464    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.109    24.573    ifetch/link_addr_reg[14]
  -------------------------------------------------------------------
                         required time                        -24.573    
                         arrival time                          24.664    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.474ns  (logic 0.257ns (54.228%)  route 0.217ns (45.773%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 24.243 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 24.203 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.559    24.203    ifetch/cpu_clk
    SLICE_X36Y15         FDRE                                         r  ifetch/PC_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.146    24.349 r  ifetch/PC_reg[15]/Q
                         net (fo=2, routed)           0.217    24.566    ifetch/fetch_addr[13]
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    24.677 r  ifetch/branch_base_addr_carry__2/O[2]
                         net (fo=4, routed)           0.000    24.677    ifetch/D[15]
    SLICE_X35Y15         FDRE                                         r  ifetch/link_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.825    24.243    ifetch/cpu_clk
    SLICE_X35Y15         FDRE                                         r  ifetch/link_addr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.221    24.464    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.109    24.573    ifetch/link_addr_reg[15]
  -------------------------------------------------------------------
                         required time                        -24.573    
                         arrival time                          24.677    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.494ns  (logic 0.290ns (58.726%)  route 0.204ns (41.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 24.242 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 24.202 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.558    24.202    ifetch/cpu_clk
    SLICE_X36Y16         FDRE                                         r  ifetch/PC_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.146    24.348 r  ifetch/PC_reg[19]/Q
                         net (fo=1, routed)           0.204    24.552    ifetch/PC[19]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    24.696 r  ifetch/branch_base_addr_carry__3/O[3]
                         net (fo=4, routed)           0.000    24.696    ifetch/D[20]
    SLICE_X35Y16         FDRE                                         r  ifetch/link_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.824    24.242    ifetch/cpu_clk
    SLICE_X35Y16         FDRE                                         r  ifetch/link_addr_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.221    24.463    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.109    24.572    ifetch/link_addr_reg[20]
  -------------------------------------------------------------------
                         required time                        -24.572    
                         arrival time                          24.696    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y1     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y1     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y4     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y4     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y0     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y0     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y2     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y2     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y5     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y5     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X29Y18    decoder/register_reg[30][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X29Y18    decoder/register_reg[30][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X29Y18    decoder/register_reg[30][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X29Y18    decoder/register_reg[30][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y23    decoder/register_reg[31][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y18    decoder/register_reg[31][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y18    decoder/register_reg[31][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y18    decoder/register_reg[31][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y18    decoder/register_reg[31][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y21    decoder/register_reg[31][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y14    ifetch/link_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y14    ifetch/link_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y14    ifetch/link_addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y13    ifetch/link_addr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y13    ifetch/link_addr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y13    ifetch/link_addr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y13    ifetch/link_addr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y14    ifetch/link_addr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y12    decoder/register_reg[2][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y19    decoder/register_reg[2][25]/C



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_cpu_clk
  To Clock:  upg_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       94.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.663ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.326ns (27.208%)  route 3.548ns (72.792%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.419    -3.508 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.010    -2.498    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.327    -2.171 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.905    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.332    -1.573 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.827    -0.746    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.124    -0.622 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.702     0.080    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.204 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.743     0.947    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X45Y29         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y29         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.497    96.041    
                         clock uncertainty           -0.226    95.815    
    SLICE_X45Y29         FDCE (Setup_fdce_C_CE)      -0.205    95.610    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.610    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                 94.663    

Slack (MET) :             94.663ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.326ns (27.208%)  route 3.548ns (72.792%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.419    -3.508 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.010    -2.498    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.327    -2.171 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.905    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.332    -1.573 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.827    -0.746    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.124    -0.622 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.702     0.080    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.204 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.743     0.947    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X45Y29         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y29         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.497    96.041    
                         clock uncertainty           -0.226    95.815    
    SLICE_X45Y29         FDCE (Setup_fdce_C_CE)      -0.205    95.610    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.610    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                 94.663    

Slack (MET) :             94.842ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.326ns (28.051%)  route 3.401ns (71.949%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.419    -3.508 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.010    -2.498    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.327    -2.171 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.905    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.332    -1.573 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.827    -0.746    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.124    -0.622 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.702     0.080    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.204 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.596     0.800    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.461    96.073    
                         clock uncertainty           -0.226    95.847    
    SLICE_X41Y27         FDCE (Setup_fdce_C_CE)      -0.205    95.642    uart_inst/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.642    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                 94.842    

Slack (MET) :             94.842ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.326ns (28.051%)  route 3.401ns (71.949%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.419    -3.508 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.010    -2.498    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.327    -2.171 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.905    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.332    -1.573 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.827    -0.746    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.124    -0.622 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.702     0.080    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.204 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.596     0.800    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.461    96.073    
                         clock uncertainty           -0.226    95.847    
    SLICE_X41Y27         FDCE (Setup_fdce_C_CE)      -0.205    95.642    uart_inst/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         95.642    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                 94.842    

Slack (MET) :             94.852ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.326ns (28.340%)  route 3.353ns (71.660%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 96.532 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.419    -3.508 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.010    -2.498    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.327    -2.171 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.905    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.332    -1.573 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.827    -0.746    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.124    -0.622 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     0.075    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124     0.199 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.553     0.752    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X39Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431    96.532    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.497    96.035    
                         clock uncertainty           -0.226    95.809    
    SLICE_X39Y27         FDRE (Setup_fdre_C_CE)      -0.205    95.604    uart_inst/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         95.604    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 94.852    

Slack (MET) :             94.852ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.326ns (28.340%)  route 3.353ns (71.660%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 96.532 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.419    -3.508 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.010    -2.498    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.327    -2.171 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.905    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.332    -1.573 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.827    -0.746    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.124    -0.622 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     0.075    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124     0.199 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.553     0.752    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X39Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431    96.532    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.497    96.035    
                         clock uncertainty           -0.226    95.809    
    SLICE_X39Y27         FDRE (Setup_fdre_C_CE)      -0.205    95.604    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.604    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 94.852    

Slack (MET) :             94.852ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.326ns (28.340%)  route 3.353ns (71.660%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 96.532 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.419    -3.508 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.010    -2.498    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.327    -2.171 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.905    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.332    -1.573 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.827    -0.746    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.124    -0.622 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     0.075    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124     0.199 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.553     0.752    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X39Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431    96.532    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.497    96.035    
                         clock uncertainty           -0.226    95.809    
    SLICE_X39Y27         FDRE (Setup_fdre_C_CE)      -0.205    95.604    uart_inst/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.604    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 94.852    

Slack (MET) :             95.029ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.952ns (20.125%)  route 3.778ns (79.875%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 96.532 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y29         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.466 r  uart_inst/inst/upg_inst/msg_indx_reg[1]/Q
                         net (fo=34, routed)          0.883    -2.583    uart_inst/inst/upg_inst/msg_indx_reg__0[1]
    SLICE_X46Y28         LUT6 (Prop_lut6_I2_O)        0.124    -2.459 f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_6/O
                         net (fo=1, routed)           0.812    -1.646    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_6_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.124    -1.522 f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_5/O
                         net (fo=1, routed)           1.272    -0.251    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_5_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124    -0.127 f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_3/O
                         net (fo=1, routed)           0.811     0.685    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_3_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I3_O)        0.124     0.809 r  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.809    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431    96.532    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.497    96.035    
                         clock uncertainty           -0.226    95.809    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.029    95.838    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.838    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 95.029    

Slack (MET) :             95.066ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.326ns (29.595%)  route 3.154ns (70.405%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.419    -3.508 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.010    -2.498    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.327    -2.171 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.905    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.332    -1.573 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.827    -0.746    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.124    -0.622 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     0.075    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124     0.199 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.354     0.554    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X40Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.483    96.051    
                         clock uncertainty           -0.226    95.825    
    SLICE_X40Y27         FDRE (Setup_fdre_C_CE)      -0.205    95.620    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.620    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                 95.066    

Slack (MET) :             95.066ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.326ns (29.595%)  route 3.154ns (70.405%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.927ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.549    -3.927    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.419    -3.508 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.010    -2.498    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.327    -2.171 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.905    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.332    -1.573 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.827    -0.746    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.124    -0.622 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     0.075    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124     0.199 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.354     0.554    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X40Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.483    96.051    
                         clock uncertainty           -0.226    95.825    
    SLICE_X40Y27         FDRE (Setup_fdre_C_CE)      -0.205    95.620    uart_inst/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         95.620    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                 95.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.124%)  route 0.194ns (57.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.194    -0.468    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.008    -0.771    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.588    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.609    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X33Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.040    -0.806    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.075    -0.731    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.513%)  route 0.297ns (61.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/s_axi_awvalid_reg/Q
                         net (fo=4, routed)           0.297    -0.364    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wvalid
    SLICE_X35Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.319 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_5
    SLICE_X35Y30         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y30         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism              0.221    -0.540    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.092    -0.448    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.886%)  route 0.126ns (47.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y27         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.536    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X30Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.027    -0.790    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.675    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y29         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.662 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=5, routed)           0.087    -0.574    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/bus2ip_addr_i_reg[2]
    SLICE_X34Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.529 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000    -0.529    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_1
    SLICE_X34Y29         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X34Y29         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism             -0.028    -0.790    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.121    -0.669    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/Q
                         net (fo=2, routed)           0.128    -0.533    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[1]
    SLICE_X38Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.027    -0.790    
    SLICE_X38Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.675    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y29         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.662 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=5, routed)           0.090    -0.571    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/bus2ip_addr_i_reg[3]
    SLICE_X34Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.526 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000    -0.526    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_3
    SLICE_X34Y29         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X34Y29         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.028    -0.790    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.120    -0.670    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.992%)  route 0.251ns (64.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X40Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/Q
                         net (fo=21, routed)          0.251    -0.413    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/en_16x_Baud
    SLICE_X34Y27         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818    -0.764    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X34Y27         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/C
                         clock pessimism              0.221    -0.543    
    SLICE_X34Y27         FDRE (Hold_fdre_C_CE)       -0.016    -0.559    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.992%)  route 0.251ns (64.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X40Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/Q
                         net (fo=21, routed)          0.251    -0.413    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/en_16x_Baud
    SLICE_X34Y27         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818    -0.764    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X34Y27         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
                         clock pessimism              0.221    -0.543    
    SLICE_X34Y27         FDRE (Hold_fdre_C_CE)       -0.016    -0.559    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.992%)  route 0.251ns (64.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X40Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/Q
                         net (fo=21, routed)          0.251    -0.413    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/en_16x_Baud
    SLICE_X34Y27         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818    -0.764    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X34Y27         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/C
                         clock pessimism              0.221    -0.543    
    SLICE_X34Y27         FDRE (Hold_fdre_C_CE)       -0.016    -0.559    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         upg_clk_cpu_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.057ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.847ns  (logic 0.642ns (5.919%)  route 10.205ns (94.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 23.547 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518    -3.411 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.884     3.473    ProgramROM_inst/upg_done_o
    SLICE_X49Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.597 r  ProgramROM_inst/RAM_inst_i_15/O
                         net (fo=15, routed)          3.321     6.918    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.506    23.547    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    22.887    
                         clock uncertainty           -0.346    22.541    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.975    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                 15.057    

Slack (MET) :             15.100ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        11.102ns  (logic 0.642ns (5.783%)  route 10.460ns (94.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518    -3.411 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.884     3.473    ProgramROM_inst/upg_done_o
    SLICE_X49Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.597 r  ProgramROM_inst/RAM_inst_i_15/O
                         net (fo=15, routed)          3.576     7.173    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.805    23.846    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.186    
                         clock uncertainty           -0.346    22.840    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    22.274    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.274    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                 15.100    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.949ns  (logic 0.642ns (5.863%)  route 10.307ns (94.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518    -3.411 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.744     3.333    ProgramROM_inst/upg_done_o
    SLICE_X48Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.457 r  ProgramROM_inst/RAM_inst_i_10/O
                         net (fo=15, routed)          3.563     7.020    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.805    23.846    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.186    
                         clock uncertainty           -0.346    22.840    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    22.274    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.274    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.296ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        11.195ns  (logic 0.642ns (5.735%)  route 10.553ns (94.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 24.134 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518    -3.411 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.884     3.473    ProgramROM_inst/upg_done_o
    SLICE_X49Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.597 r  ProgramROM_inst/RAM_inst_i_15/O
                         net (fo=15, routed)          3.669     7.266    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y11         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.093    24.134    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.474    
                         clock uncertainty           -0.346    23.128    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    22.562    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                 15.296    

Slack (MET) :             15.341ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.861ns  (logic 0.642ns (5.911%)  route 10.219ns (94.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518    -3.411 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.761     3.350    ProgramROM_inst/upg_done_o
    SLICE_X51Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.474 r  ProgramROM_inst/RAM_inst_i_9/O
                         net (fo=15, routed)          3.459     6.932    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.805    23.846    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.186    
                         clock uncertainty           -0.346    22.840    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.274    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.274    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                 15.341    

Slack (MET) :             15.460ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.642ns (5.820%)  route 10.389ns (94.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 24.134 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518    -3.411 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.744     3.333    ProgramROM_inst/upg_done_o
    SLICE_X48Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.457 r  ProgramROM_inst/RAM_inst_i_10/O
                         net (fo=15, routed)          3.645     7.102    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y11         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.093    24.134    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.474    
                         clock uncertainty           -0.346    23.128    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    22.562    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                 15.460    

Slack (MET) :             15.466ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.437ns  (logic 0.642ns (6.151%)  route 9.795ns (93.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 23.547 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518    -3.411 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.761     3.350    ProgramROM_inst/upg_done_o
    SLICE_X51Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.474 r  ProgramROM_inst/RAM_inst_i_9/O
                         net (fo=15, routed)          3.035     6.509    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.506    23.547    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    22.887    
                         clock uncertainty           -0.346    22.541    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.975    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                 15.466    

Slack (MET) :             15.563ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.857ns  (logic 0.642ns (5.913%)  route 10.215ns (94.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 24.063 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518    -3.411 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.884     3.473    ProgramROM_inst/upg_done_o
    SLICE_X49Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.597 r  ProgramROM_inst/RAM_inst_i_15/O
                         net (fo=15, routed)          3.331     6.928    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y10         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.022    24.063    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.403    
                         clock uncertainty           -0.346    23.057    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    22.491    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.491    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 15.563    

Slack (MET) :             15.617ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 0.642ns (5.904%)  route 10.232ns (94.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 24.134 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518    -3.411 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.761     3.350    ProgramROM_inst/upg_done_o
    SLICE_X51Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.474 r  ProgramROM_inst/RAM_inst_i_9/O
                         net (fo=15, routed)          3.471     6.945    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y11         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.093    24.134    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.474    
                         clock uncertainty           -0.346    23.128    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.562    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                 15.617    

Slack (MET) :             15.644ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.775ns  (logic 0.642ns (5.958%)  route 10.133ns (94.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 24.063 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518    -3.411 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.761     3.350    ProgramROM_inst/upg_done_o
    SLICE_X51Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.474 r  ProgramROM_inst/RAM_inst_i_9/O
                         net (fo=15, routed)          3.373     6.847    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y10         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.840    21.941    dmemory/cpu_clk
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.100    22.041 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.022    24.063    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.403    
                         clock uncertainty           -0.346    23.057    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.491    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.491    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                 15.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.206ns (6.235%)  route 3.098ns (93.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.206ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.641 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.310     1.669    ProgramROM_inst/upg_done_o
    SLICE_X45Y26         LUT4 (Prop_lut4_I2_O)        0.042     1.711 r  ProgramROM_inst/rom_i_2/O
                         net (fo=15, routed)          0.788     2.499    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.924    -0.657    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.060    -0.597 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.803     0.206    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.481    
                         clock uncertainty            0.346     0.827    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.109     0.936    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.655ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.209ns (5.790%)  route 3.401ns (94.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.641 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.747     2.107    ifetch/upg_done_o
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.045     2.152 r  ifetch/rom_i_15/O
                         net (fo=15, routed)          0.653     2.805    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.924    -0.657    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.060    -0.597 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.861     0.264    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.539    
                         clock uncertainty            0.346     0.885    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.265     1.150    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.209ns (5.480%)  route 3.605ns (94.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.460ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.641 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.747     2.107    ifetch/upg_done_o
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.045     2.152 r  ifetch/rom_i_15/O
                         net (fo=15, routed)          0.857     3.009    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.924    -0.657    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.060    -0.597 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.057     0.460    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.735    
                         clock uncertainty            0.346     1.081    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.265     1.346    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.206ns (5.889%)  route 3.292ns (94.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.295ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.641 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.310     1.669    ProgramROM_inst/upg_done_o
    SLICE_X45Y26         LUT4 (Prop_lut4_I2_O)        0.042     1.711 r  ProgramROM_inst/rom_i_2/O
                         net (fo=15, routed)          0.982     2.693    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.924    -0.657    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.060    -0.597 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.892     0.295    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.570    
                         clock uncertainty            0.346     0.916    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.109     1.025    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.209ns (5.622%)  route 3.508ns (94.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.641 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.747     2.107    ifetch/upg_done_o
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.045     2.152 r  ifetch/rom_i_15/O
                         net (fo=15, routed)          0.761     2.912    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X1Y0          RAMB18E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.924    -0.657    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.060    -0.597 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.949     0.352    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275     0.627    
                         clock uncertainty            0.346     0.973    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.265     1.238    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.767ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.209ns (5.391%)  route 3.668ns (94.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.641 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         1.895     1.254    ProgramROM_inst/upg_done_o
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.299 r  ProgramROM_inst/rom_i_33/O
                         net (fo=4, routed)           1.772     3.072    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.924    -0.657    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.060    -0.597 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.903     0.305    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.580    
                         clock uncertainty            0.346     0.926    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.378     1.304    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.209ns (5.375%)  route 3.679ns (94.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.641 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.112     1.471    ProgramROM_inst/upg_done_o
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.516 r  ProgramROM_inst/rom_i_31/O
                         net (fo=4, routed)           1.567     3.083    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.924    -0.657    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.060    -0.597 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.903     0.305    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.580    
                         clock uncertainty            0.346     0.926    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.378     1.304    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.209ns (5.517%)  route 3.579ns (94.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.206ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.641 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.261     1.620    ProgramROM_inst/upg_done_o
    SLICE_X31Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.665 r  ProgramROM_inst/rom_i_22/O
                         net (fo=4, routed)           1.318     2.984    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.924    -0.657    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.060    -0.597 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.803     0.206    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.481    
                         clock uncertainty            0.346     0.827    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.378     1.205    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.786ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.209ns (5.493%)  route 3.596ns (94.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.215ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.641 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.035     1.394    ProgramROM_inst/upg_done_o
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.439 r  ProgramROM_inst/rom_i_26/O
                         net (fo=4, routed)           1.561     3.000    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.924    -0.657    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.060    -0.597 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.812     0.215    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.490    
                         clock uncertainty            0.346     0.836    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.378     1.214    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.805ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.209ns (5.339%)  route 3.705ns (94.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.641 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.114     1.473    ProgramROM_inst/upg_done_o
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.045     1.518 r  ProgramROM_inst/rom_i_28/O
                         net (fo=4, routed)           1.591     3.110    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.924    -0.657    ProgramROM_inst/cpu_clk
    SLICE_X34Y26         LUT4 (Prop_lut4_I0_O)        0.060    -0.597 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.903     0.305    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.580    
                         clock uncertainty            0.346     0.926    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.378     1.304    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  1.805    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  upg_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       45.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.956ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.329ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpu_clk rise@50.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.642ns (16.997%)  route 3.135ns (83.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 46.545 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518    -3.411 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.307    -1.104    segs_inst/upg_done_o
    SLICE_X58Y40         LUT3 (Prop_lut3_I2_O)        0.124    -0.980 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.828    -0.152    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X54Y32         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                     50.000    50.000 r  
    P17                  IBUF                         0.000    50.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    51.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.444    46.545    segs_inst/cpu_clk
    SLICE_X54Y32         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism             -0.660    45.885    
                         clock uncertainty           -0.346    45.539    
    SLICE_X54Y32         FDPE (Recov_fdpe_C_PRE)     -0.361    45.178    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                         45.178    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                 45.329    

Slack (MET) :             45.371ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpu_clk rise@50.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.642ns (16.997%)  route 3.135ns (83.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 46.545 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518    -3.411 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.307    -1.104    segs_inst/upg_done_o
    SLICE_X58Y40         LUT3 (Prop_lut3_I2_O)        0.124    -0.980 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.828    -0.152    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X54Y32         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                     50.000    50.000 r  
    P17                  IBUF                         0.000    50.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    51.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.444    46.545    segs_inst/cpu_clk
    SLICE_X54Y32         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism             -0.660    45.885    
                         clock uncertainty           -0.346    45.539    
    SLICE_X54Y32         FDCE (Recov_fdce_C_CLR)     -0.319    45.220    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                         45.220    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                 45.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.209ns (13.379%)  route 1.353ns (86.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.641 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         0.976     0.335    segs_inst/upg_done_o
    SLICE_X58Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.380 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.377     0.757    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X54Y32         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.829    -0.753    segs_inst/cpu_clk
    SLICE_X54Y32         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism              0.275    -0.478    
                         clock uncertainty            0.346    -0.132    
    SLICE_X54Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.199    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.209ns (13.379%)  route 1.353ns (86.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.641 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         0.976     0.335    segs_inst/upg_done_o
    SLICE_X58Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.380 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.377     0.757    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X54Y32         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.829    -0.753    segs_inst/cpu_clk
    SLICE_X54Y32         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism              0.275    -0.478    
                         clock uncertainty            0.346    -0.132    
    SLICE_X54Y32         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.203    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.960    





