6.012 - Microelectronic Devices and Circuits 
 
 
 
   
Lecture 16 - CMOS scaling; The Roadmap - Outline 
 
• Announcements 
 
PS #9 - Will be due next week Friday; no recitation tomorrow.
 
   
Postings - CMOS scaling (multiple items)
 
   
Exam Two - Tonight, Nov. 5, 7:30-9:30 pm
 
   
 
• Review - CMOS 	 gate delay and power 
 
 
 
 
Lecture 15 results:	  Gate Delay = 12 n Lmin 
  
 
 
2 VDD/ µn(VDD  - VT)2 
 
 
 
Pdyn@fmax  ∝ CLVDD 
 
 
2/GD = KnVDD (VDD  - VT)2/4 
 
 
  
Velocity Saturation 
 
• CMOS scaling rules 
 
Power density issues and challenges 
 
 
 
 
Approaches to a solution:  Dimension scaling alone
 
 
 
 
Scaling voltages as well
 
• The Road Map; the Future 
 
 
Size and performance evolution with time
 
 
 
 
 
How long can it go on? 
 
 
 
 
 
 
Clif Fonstad, 11/5/09	 

Lecture 16  - Slide 1 
 

CMOS: transfer characteristic
 
 
 

Complete characteristic w.o. Early effect: 
 
 
 
 

NOTE:  We design CMOS inverters to have  Kn  = Kp  and VTn  = -VTp 
  
 
 
 
 
to obtain the optimum symmetrical characteristic. 

Clif Fonstad, 11/5/09 

Lecture 16  - Slide 2 
 

VDDvOUTvIN++–– KpVTp KnVTnVTnVDDVDD-VTpVDD/2VINVOUT(VDD+    VTp)(VDD/2-VTp)(VDD/2-VTn)VDD/2CMOS: transfer characteristic calculation, cont. 
 
 
 
 

We found from an LEC analysis that 
the slope in Region III is not infinite, 
but is instead: 

Quick approximation:  An easy 
 
way to sketch the transfer 
characteristic of a CMOS gate 
is to simply draw the three 
straight line portions in 
Regions I, III, and V: 

Clif Fonstad, 11/5/09 

Lecture 16  - Slide 3 
 

VDDVDDVDD/2vINvOUTVDD/2AvVTnVDDVDD-VTpVDD/2vINvOUT(VDD-   |VTp|)VDD/2Av! Av"voutvin=#vOUT#vINQ=VDD/2,VDD/2()=$gmn+gmp[]gon+gop[]=$22Kn%n+%p[]IDnCMOS:  switching speed; minimum cycle time 
  
 
 
 
 
  
 
The load capacitance: CL 
 
 
 
•  Assume to be linear 
 
 
 
•  Is proportional to MOSFET gate area 
 
 
 
 
 
•	  In channel:  µe = 2µh  so to have Kn  = Kp  we must have Wp/Lp  = 2Wn/Ln 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
    
 
Typically Ln  = Lp  = Lmin  and Wn  = Wmin, so we also have Wp  = 2Wmin 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Charging cycle:  vIN:  HI to LO; Qn  off, Qp  on; vOUT:  LO to HI 
 
  
 
 
  
 
 
 
 
 
 
  
•  Assume charged by constant iD,sat 
 
 
 
 

Clif Fonstad, 11/5/09	 

Lecture 16  - Slide 4 
 

! CL"nWnLn+WpLp[]Cox*=nWminLmin+2WminLmin[]Cox*=3nWminLminCox*VDDvOUTvIN++––CLQpQn! iCharge="iDp#Kp2VDD"VTp[]2=Kn2VDD"VTn[]2qCharge=CLVDD$Charge=qChargeiCharge=2CLVDDKnVDD"VTn[]2           =6nWminLminCox*VDDWminLminµeCox*VDD"VTn[]2=6nLmin2VDDµeVDD"VTn[]2  
CMOS:  switching speed; minimum cycle time, cont.
 
 
 
 
 
 
  
Discharging cycle:  vIN:  LO to HI; Qn  on, Qp  off; vOUT:  HI to LO 
 
  
 
 
  
 
 
 
 
 
 
 
  
•  Assume discharged by constant iD,sat 
 
 
 
 

Minimum cycle time:  vIN:  LO to HI to LO;  vOUT:  HI to LO to HI
 
    
 
 
 
 
 
 
  
    
 
 
 
 
  

Clif Fonstad, 11/5/09 

Lecture 16  - Slide 5 
 

VDDvOUTvIN++––CLQpQn! iDischarge=iDn"Kn2VDD#VTn[]2qDischarge=CLVDD$Discharge=qDischargeiDischarge=2CLVDDKnVDD#VTn[]2           =6nWminLminCox*VDDWminLminµeCox*VDD#VTn[]2=6nLmin2VDDµeVDD#VTn[]2! "Min.Cycle="Charge+"Discharge=12nLmin2VDDµeVDD#VTn[]2  
CMOS:  switching speed; minimum cycle time, cont.
 
 
 
 
 
 
  
Discharging and Charging times:
 
 
 
 
What do the expressions tell us?  We have 

This can be written as:
 

The last term is the channel transit time:
 
 

Thus the gate delay is a multiple of the channel transit time:
 

Clif Fonstad, 11/5/09 

Lecture 16  - Slide 6 
 

! "MinCycle=12nLmin2VDDµeVDD#VTn[]2! "MinCycle=12nVDDVDD#VTn()$LminµeVDD#VTn()Lmin! LminµeVDD"VTn()Lmin=Lminµe#Ch=Lmins e,Ch=$ChTransit! "MinCycle=12nVDDVDD#VTn()"ChannelTransit=n'"ChannelTransitCMOS:  power dissipation - total and per unit area 
  
 
 
 
 
   
  
 
Average power dissipation
 
 
 Only dynamic for now 

Power at maximum data rate
 
 
 
 
 Maximum f will be 1/τGate Delay Min. 

Power density at maximum data rate
 
 
 
 
 
 
 Assume that the area per inverter is proportional to WminLmin 

Clif Fonstad, 11/5/09 

Lecture 16  - Slide 7 
 

! Pdyn,ave=EDissipatedpercyclef=CLVDD2=3nWminLminCox*VDD2f! Pdyn@fmax=3nWminLminCox*VDD2"Min.Cycle=3nWminLminCox*VDD2#µeVDD$VTn[]212nLmin2VDD                   =14WminLminµeCox*VDDVDD$VTn[]2! PDdyn@fmax=Pdyn@fmaxInverterArea"Pdyn@fmaxWminLmin=µeCox*VDDVDD#VTn[]2Lmin2CMOS:  design for high speed
 
  
 
 
 
  
Maximum data rate
 
 
 Proportional to 1/τMin Cycle 

Implies we should reduce Lmin  and increase VDD. 
 
Note:  As we reduce Lmin  we must also reduce tox, but tox  doesn't 
  
 
 
 
 
 
 
 
 
 
 
  
 
 
 
   
 
 
 
 
enter directly in fmax  so it doesn't impact us here 
Power density at maximum data rate
 
 
 
 
 
 Assume that the area per inverter is proportional to WminLmin 

Shows us that PD increases very quickly as we reduce Lmin 
 
    
unless we also reduce VDD  (which will also reduce fmax). 
 
 
 
 
 
Note:  Now tox  does appear in the expression, so the rate of increase 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
with decreasing Lmin  is even greater because tox  must be reduced 
along with L to stay in the gradual channel regime. 
 
 
 
 
 
 
 
   
 
 
How do we make fmax  larger without melting the silicon? 
 
 
 
 
 
 
 
Clif Fonstad, 11/5/09  By following CMOS scaling rules, the topic of today's lecture.  Lecture 16  - Slide 8 
    
 
 
 
 
 
 
 
 
 
 
 

! "Min.Cycle="Charge+"Discharge=12nLmin2VDDµeVDD#VTn[]2! PDdyn@fmax"Pdyn@fmaxWminLmin=µe#oxVDDVDD$VTn[]2toxLmin2  
CMOS:  velocity saturation 
  
 
Sanity check before looking at device scaling 
 
 
 
 
 
 
   
CMOS gate lengths are now under 0.1 µm (100 nm).  The electric field 
in the channel can be very high:  Ey  ≥ 104  V/cm when vDS  ≥ 0.1 V. 
 
 
 
   

Model A 
 
Electrons: 
Holes: 

   

Clearly the velocity of the electrons and holes in the channel will 
 
be saturated at even low values of vDS! 
What does this mean for the device and inverter characteristics? 

Clif Fonstad, 11/5/09 

Lecture 16  - Slide 10 
 

  

MOS:  Output family with velocity saturation
 
 
 
 
 
  
iD 

EcritL 

vDS 

Cutoff 
Saturation 
Linear 

This simple model for the output characteristics of a very short 
 
channel MOSFET (plotted above) provides us an easy way to 
understand the impact of velocity saturation on MOSFET and 
CMOS inverter performance. 
Clif Fonstad, 11/5/09 

Lecture 16  - Slide 11 
 

! iD(vGS,vDS,vBS)"0forvGS<VT,0<vDSWssatCox*vGS#VT(vBS)[]forVT<vGS,$critL<vDSWLµeCox*vGS#VT(vBS)[]vDSforVT<vGS,0<vDS<$critL% & ’ ’ ( ’ ’   

CMOS:  Gate delay and fmax  with velocity saturation 
 
 
 
 
  
 
 
Charge/discharge cycle and gate delay: 
 
 
 
 
The charge and discharge currents, charges, and times are now: 

CMOS minimum cycle time and power density at fmax: 
Note: 

Lessons:  We still benefit from reducing L, but not as quickly.
Channel transit time, Lmin/ssat, is still critical. 

Clif Fonstad, 11/5/09 

Lecture 16  - Slide 12 
 

! iDischarge=iCharge=WminssatCox*VDD"VTn()qDischarge=qCharge=CLVDD=3WminLminCox*VDD#Discharge=#Charge=qDischargeiDischarge=3WminLminCox*VDDWminssatCox*VDD"VTn()=3nLminVDDssatVDD"VTn()! "Min.Cycle#LminVDDssatVDD$VTn[]=n'"ChanTransit! "Min.Cycle="Charge+"Discharge=6nLminVDDssatVDD#VTn[]! "ChanTransit=Lssat  

CMOS:  Power and power density with velocity saturation 
 
 
 
  
 
 
 
Average power dissipation
 
 
 All dynamic 

Power at maximum data rate
 
 
 
 
 Maximum f will be 1/τGate Delay Min. 

Power density at maximum data rate
 
 
 
 
 
 
 Assume that the area per inverter is proportional to WminLmin 

Lesson:  Again benefit from reducing L, but again not as quickly. 
Clif Fonstad, 11/5/09 
 
Lecture 16  - Slide 13 

! Pave=EDissipatedpercyclef=CLVDD2=3nWminLminCox*VDD2f! Pdyn@fmax=3nWminLminCox*VDD2"Min.Cycle=3nWminLminCox*VDD2#ssatVDD$VTn[]6nLminVDD                =12WminssatCox*VDDVDD$VTn[]! PDdyn@fmax=Pdyn@fmaxInverterArea"Pdyn@fmaxWminLmin=ssatCox*VDDVDD#VTn[]Lmin  

CMOS:  Collected results 
  
 
Maximum data rate: 
 
 
No velocity saturation: 

With velocity saturation: 

Power density at maximum data rate: 
 
 
 
 
 
No velocity saturation: 

With velocity saturation: 

Smaller 
is faster 

Smaller also 
dissipates 
 
more power
per unit area 

Clif Fonstad, 11/5/09 

Lecture 16  - Slide 14 
 

! "Min.Cycle#LminVDDssatVDD$VTn[]! "Min.Cycle#Lmin2VDDµeVDD$VTn[]2! PDdyn@fmax=ssat"oxVDDVDD#VTn[]toxLmin! PDdyn@fmax=µe"oxVDDVDD#VTn[]2toxLmin2Scaling Rules - making CMOS faster without melting Si 
 
 
 
 
 
General idea: 
 
Reduce dimensions by factor 1/s:  s > 1
 
Evaluate impact on speed, power, power density
 
Assume no velocity saturation for now
 
Scaling dimensions alone: 
 
 

This yields
 

and thus 

Clif Fonstad, 11/5/09  Scaling dimensions alone can yield melted silicon!! 
 
 
 
 
 
 

Lecture 16  - Slide 15 
 

! Lmin"LminsW"Wstox"toxsNA"sNA! Cox*="oxtox:Cox*#sCox*K=WLµeCox*:K#sK!                          "#Lmin2VDDµeVDD$VTn[]2:"%"s2             Pdyn=3nWminLminCox*VDD2f:Pdyn%sPdynPDdyn@fmax=µe&oxVDDVDD$VTn[]2toxLmin2:PDdyn@fmax%s3PDdyn@fmaxScaling Rules, cont. - constant E-field scaling 
 
 
Observation: 
Reducing dimensions alone won't work. 
Reduce voltage in concert (constant E-field scaling) 
Scaling dimensions and voltages by 1/s: 
 
 
 
 
 

We still have 
  
 
but now we find 

 
When we scale dimension and voltage we get higher speed and
 
 
 
 
 
 
 
 
 
 
lower power, while holding the power density unchanged.
 
 
 
 
 
 
 
 
Clif Fonstad, 11/5/09 
Lecture 16  - Slide 16 
 

! Cox*"sCox*K"sK!                          "#Lmin2VDDµeVDD$VTn[]2:"%"s             Pdyn=3nWminLminCox*VDD2f:Pdyn%Pdyns2PDdyn@fmax=µe&oxVDDVDD$VTn[]2toxLmin2:PDdyn@fmax%PDdyn@fmax! VDD"VDDsVBS"VBSsVT"VTs! Lmin"LminsW"Wstox"toxsNA"sNAScaling Rules, cont. - constant E-field scaling 
 
 
Threshold voltage: 
 
 
We've said VT  scales, but this merits some discussion*: 

Small because with n+-poly Si 
 
 
 
 
 
 
 
 
   
 
 
gate, φm  ≈  - φp  and VFB  ≈  -|2φp| 
Thus: 

Dominated by |vBS| if 
 
 
 
 
  
|vBS| >>  |2φp| 

Subthreshold leakage and static power: 
 
 
 
 
Including VBS, IDoff  is: 
 
 

 
It works. 

Scaling all the factors, we find that IDoff  and Pstatic  scale poorly! 
 
 

Clif Fonstad, 11/5/09 

 
*  We're talking n-channel here, but similar results 
  
 
 
 
 
 
 
 
are found for the p-channel MOSFETs. 
 
 
 

Lecture 16  - Slide 17 
 

!              VT(vBS)"VFB+2#p$Si+tox%ox2%SiqNA2#p$Si+vBS[]!              VT(vBS)"tox#ox2#SiqNAvBS$toxs#ox2#SiqsNAvBSs$VTs! ID,off"WLµeVt2#SiqNA2$2%p+VBS[]e$VT{}nVt"WLµeVt2#SiqNA2VBSe$VT{}nVt! ID,off"sID,offe1#1s$ % & ’ ( ) VT* + , - . / nVt! PStatic=VDDID,off"PStatice1#1s$ % & ’ ( ) VT* + , - . / nVtScaling Rules, cont. - static power scales badly, but...
 
 
 
 
 
Static power density's scaling is even worse:
 
 
 
 
 
 
 

 
p
i
h
c
 
a
 
n
i

Clif Fonstad, 11/5/09 

Reprinted with permission of Intel Corporation. 

A typical 
VT/nVt  is ~10. 
 
If s = √  2 , the 
exponential 
factor is ~ e3, 
 
or about 20! 
 
Bottom Line: 
Static power 
can no longer
be neglected. 

 
Figure source:
 
 
Intel Web Site 

Lecture 16  - Slide 18 
 

! PDstatic=ID,offVDDWminLmin"sID,offes#1()VTsnVtVDDsWminLmins2"s2es#1()VTsnVtPDstaticScaling Rules, cont. - What about velocity saturation?
 
 
 
 
Do the same constant E-field scaling by 1/s: 
 
 
 
 
 
 
 

so 

Examining our expressions when velocity saturation is 
important we find: 

Amazingly, there is no difference in the scaling behavior of the gate
 
 
 
 
 
 
 
 
 
 
 
 
 
delay, average power, or power density in this case!
 
 
 
 
 
 
 
 
 
   
 
 
 
  
 
Note:  Velocity saturation is not a factor in ID,off. 

Lecture 16  - Slide 19
 
 

Clif Fonstad, 11/5/09 

! Cox*"sCox*K"sK! VDD"VDDsVBS"VBSsVT"VTs! Lmin"LminsW"Wstox"toxsNA"sNA!                          "#LminVDDssatVDD$VTn[]:"%"s             Pdyn=3nWminLminCox*VDD2f:Pdyn%Pdyns2PDdyn@fmax=ssat&oxVDDVDD$VTn[]toxLmin:PDdyn@fmax%PDdyn@fmaxAn historical scaling example - Inside Intel
 
 
 
486 
386 
Parameter 
2 
1 
Scaling factor, s 
 
 
 
Lmin  (µm) 
1.5 
0.75 
5 
10 
Wn  (µm) 
 
15 
30 
tox  (nm) 
 
 
VDD  (V) 
5 
3.3 
-
1 
VT  (V) 
 
Fan out 
3 
3 
450 
230 
K (µA/V2) 
 
400 
840 
GD (ps) 
 
 
fmax  (MHz) 
29 
50 
23 
92 
Pave/gate (mW) 
 
880 
220 
Density 
(kgates/cm2 @ 20W/cm2  max.) 
 
 
 

Pentium 
3 
0.5 
3 
9 
2.2 
-
3 
600 
250 
100 
10 
2,000 

Clif Fonstad, 11/5/09 

Sources:  Prof. Jesus del Alamo and Intel 
 
 
 
 
 
  

Lecture 16  - Slide 20 
 

An second look inside Intel - a slightly different perspective
 
 
 
 
 

  

Parameter 
Scaling factor, s 
 
 
Lmin  (µm) 
 
 
SRAM cell area (µm2)
 
 
 
 
Die size (mm2) 
fmzx  (MHz) 
 
 
tox  (nm) 
Metal layers 
 
Planarization 
 
Poly type 
Transistors 

486 
-
1.0 
-
170 
38 
20 
2 
SOG 
n 
CMOS 

Pentium generations 
 
2.3 
1.6 
1 
0.35 
0.5 
0.8 
111 
44 
21 
91 
163 
295 
200 
100 
66 
10 
8 
6 
4 
4 
3 
CMP 
CMP 
CMP 
n,p 
n,p 
n,p 
BiCMOS  BiCMOS  BiCMOS 

Source:  Dr. Leon D. Yau, Intel, 10/8/96 
 
 
 
 
 
  

Clif Fonstad, 11/5/09 

Lecture 16  - Slide 21 
 

Moore's Law - Everything* doubles every 2 years.
 
 
 
 
 
 
 

Clif Fonstad, 11/5/09 

 
 
* Density, speed, performance, transistors per chip, transistors 
 
 
 
 
 
 
 
  
 
 
 
 
 
shipped, transistors per cent, revenues, etc.  First stated in 
 
 
1965 as every year; revised to every 2 years in 1975. 
 
 
 
 
 
 
 
 

 
Figure source:
 
 
Intel Web Site 

Lecture 16  - Slide 22 
 

Reprinted with permission of Intel Corporation. 

  

6.012 - Microelectronic Devices and Circuits 
 
 
 
 
   
Lecture 16 - CMOS scaling; The Roadmap - Summary
 
 
•  CMOS gate delay and power 
Three key performance metrics:  (We want to make them all smaller) 
 
 
 
 
 
 
 
 
 
(VDD  - VT)2
Gate Delay = 12 n Lmin 
 
 
2 VDD/ µe
 
 
 
ox VDD (VDD  - VT)2/4 
 
 
2/GD = (Wn/Lmin) µeC*
Pdyn@fmax  ∝ CLVDD 
PDdyn,max ∝ Pdyn@fmax/WnLmin  =  µeεoxVDD (VDD  - VT)2/4 toxLmin 
 
  
 
 
2
•  CMOS scaling rules 
Summary of rules:  Constant E-field - scale all dimensions 
  
 
 
    
 
                                 
 
and all voltages by 1/s 
Results in:  K →  s K 
Scaling as:  Lmin  →  Lmin/s 
 
  
  
 
 
C*  → s C* 
 
  
w  →  w/s 
 
   
ox 
ox 
  
  
/s 
  
t →  t
  
τ → τ/s 
ox 
ox
NA  →  s NA 
  
 
 
Pdyn → Pdyn /s2 
 
 
PDdyn  →  PDdyn 
VT,VBS,VDD  →  VT/s,VBS/s,VDD/s 
  
  
  
 
 
•  The Roadmap; what's next? 
Stay tuned:  3-D; new semiconductors; performance over size 
  
 
 

   

Clif Fonstad, 11/5/09 

Lecture 16  - Slide 24 
 

MIT OpenCourseWare
http://ocw.mit.edu 

 
 
6.012 Microelectronic Devices and Circuits 
Fall 2009 

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. 

