<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>
defines: 
time_elapsed: 1.272s
ram usage: 40408 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpwm12x3i6/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:1</a>: No timescale set for &#34;alu_accum1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:13</a>: No timescale set for &#34;alu_accum2&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:1</a>: Compile module &#34;work@alu_accum1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:13</a>: Compile module &#34;work@alu_accum2&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:2</a>: Implicit port type (wire) for &#34;dataout&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:14</a>: Implicit port type (wire) for &#34;dataout&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:1</a>: Top level module &#34;work@alu_accum1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:13</a>: Top level module &#34;work@alu_accum2&#34;.

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:7</a>: Cannot find a module definition for &#34;work@alu_accum1::alu&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:8</a>: Cannot find a module definition for &#34;work@alu_accum1::accum&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:9</a>: Cannot find a module definition for &#34;work@alu_accum1::xtend&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>: Cannot find a module definition for &#34;work@alu_accum2::alu&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>: Cannot find a module definition for &#34;work@alu_accum2::accum&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>: Cannot find a module definition for &#34;work@alu_accum2::xtend&#34;.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 8.

[NTE:EL0511] Nb leaf instances: 6.

[WRN:EL0512] Nb undefined modules: 6.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 10
[   NOTE] : 9
+ cat /tmpfs/tmp/tmpwm12x3i6/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_alu_accum1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpwm12x3i6/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpwm12x3i6/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@alu_accum1)
 |vpiName:work@alu_accum1
 |uhdmallPackages:
 \_package: builtin, parent:work@alu_accum1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@alu_accum1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:1, parent:work@alu_accum1
   |vpiDefName:work@alu_accum1
   |vpiFullName:work@alu_accum1
   |vpiPort:
   \_port: (dataout), line:2
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:2
         |vpiName:dataout
         |vpiFullName:work@alu_accum1.dataout
   |vpiPort:
   \_port: (ain), line:3
     |vpiName:ain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ain), line:3
         |vpiName:ain
         |vpiFullName:work@alu_accum1.ain
   |vpiPort:
   \_port: (bin), line:3
     |vpiName:bin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:3
         |vpiName:bin
         |vpiFullName:work@alu_accum1.bin
   |vpiPort:
   \_port: (opcode), line:4
     |vpiName:opcode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opcode), line:4
         |vpiName:opcode
         |vpiFullName:work@alu_accum1.opcode
   |vpiPort:
   \_port: (clk), line:5
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:5
         |vpiName:clk
         |vpiFullName:work@alu_accum1.clk
   |vpiPort:
   \_port: (rst_n), line:5
     |vpiName:rst_n
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_n), line:5
         |vpiName:rst_n
         |vpiFullName:work@alu_accum1.rst_n
   |vpiPort:
   \_port: (rst), line:5
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:5
         |vpiName:rst
         |vpiFullName:work@alu_accum1.rst
   |vpiNet:
   \_logic_net: (dataout), line:2
   |vpiNet:
   \_logic_net: (ain), line:3
   |vpiNet:
   \_logic_net: (bin), line:3
   |vpiNet:
   \_logic_net: (opcode), line:4
   |vpiNet:
   \_logic_net: (clk), line:5
   |vpiNet:
   \_logic_net: (rst_n), line:5
   |vpiNet:
   \_logic_net: (rst), line:5
   |vpiNet:
   \_logic_net: (alu_out), line:6
     |vpiName:alu_out
     |vpiFullName:work@alu_accum1.alu_out
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@alu_accum2, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:13, parent:work@alu_accum1
   |vpiDefName:work@alu_accum2
   |vpiFullName:work@alu_accum2
   |vpiPort:
   \_port: (dataout), line:14
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:14
         |vpiName:dataout
         |vpiFullName:work@alu_accum2.dataout
   |vpiPort:
   \_port: (ain), line:15
     |vpiName:ain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ain), line:15
         |vpiName:ain
         |vpiFullName:work@alu_accum2.ain
   |vpiPort:
   \_port: (bin), line:15
     |vpiName:bin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:15
         |vpiName:bin
         |vpiFullName:work@alu_accum2.bin
   |vpiPort:
   \_port: (opcode), line:16
     |vpiName:opcode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opcode), line:16
         |vpiName:opcode
         |vpiFullName:work@alu_accum2.opcode
   |vpiPort:
   \_port: (clk), line:17
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:17
         |vpiName:clk
         |vpiFullName:work@alu_accum2.clk
   |vpiPort:
   \_port: (rst_n), line:17
     |vpiName:rst_n
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_n), line:17
         |vpiName:rst_n
         |vpiFullName:work@alu_accum2.rst_n
   |vpiPort:
   \_port: (rst), line:17
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:17
         |vpiName:rst
         |vpiFullName:work@alu_accum2.rst
   |vpiNet:
   \_logic_net: (dataout), line:14
   |vpiNet:
   \_logic_net: (ain), line:15
   |vpiNet:
   \_logic_net: (bin), line:15
   |vpiNet:
   \_logic_net: (opcode), line:16
   |vpiNet:
   \_logic_net: (clk), line:17
   |vpiNet:
   \_logic_net: (rst_n), line:17
   |vpiNet:
   \_logic_net: (rst), line:17
   |vpiNet:
   \_logic_net: (alu_out), line:18
     |vpiName:alu_out
     |vpiFullName:work@alu_accum2.alu_out
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@alu_accum1 (work@alu_accum1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:1
   |vpiDefName:work@alu_accum1
   |vpiName:work@alu_accum1
   |vpiPort:
   \_port: (dataout), line:2, parent:work@alu_accum1
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:2, parent:work@alu_accum1
         |vpiName:dataout
         |vpiFullName:work@alu_accum1.dataout
         |vpiRange:
         \_range: , line:2
           |vpiLeftRange:
           \_constant: , line:2
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:2
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ain), line:3, parent:work@alu_accum1
     |vpiName:ain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ain), line:3, parent:work@alu_accum1
         |vpiName:ain
         |vpiFullName:work@alu_accum1.ain
         |vpiRange:
         \_range: , line:3
           |vpiLeftRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bin), line:3, parent:work@alu_accum1
     |vpiName:bin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:3, parent:work@alu_accum1
         |vpiName:bin
         |vpiFullName:work@alu_accum1.bin
   |vpiPort:
   \_port: (opcode), line:4, parent:work@alu_accum1
     |vpiName:opcode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opcode), line:4, parent:work@alu_accum1
         |vpiName:opcode
         |vpiFullName:work@alu_accum1.opcode
         |vpiRange:
         \_range: , line:4
           |vpiLeftRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (clk), line:5, parent:work@alu_accum1
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:5, parent:work@alu_accum1
         |vpiName:clk
         |vpiFullName:work@alu_accum1.clk
   |vpiPort:
   \_port: (rst_n), line:5, parent:work@alu_accum1
     |vpiName:rst_n
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_n), line:5, parent:work@alu_accum1
         |vpiName:rst_n
         |vpiFullName:work@alu_accum1.rst_n
   |vpiPort:
   \_port: (rst), line:5, parent:work@alu_accum1
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:5, parent:work@alu_accum1
         |vpiName:rst
         |vpiFullName:work@alu_accum1.rst
   |vpiModule:
   \_module: work@alu_accum1::alu (alu), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:7, parent:work@alu_accum1
     |vpiDefName:work@alu_accum1::alu
     |vpiName:alu
     |vpiFullName:work@alu_accum1.alu
     |vpiPort:
     \_port: (alu_out), parent:alu
       |vpiName:alu_out
       |vpiHighConn:
       \_ref_obj: (alu_out), line:7
         |vpiName:alu_out
         |vpiActual:
         \_logic_net: (alu_out), line:6, parent:work@alu_accum1
           |vpiName:alu_out
           |vpiFullName:work@alu_accum1.alu_out
           |vpiNetType:1
           |vpiRange:
           \_range: , line:6
             |vpiLeftRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@alu_accum1 (work@alu_accum1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:1
   |vpiModule:
   \_module: work@alu_accum1::accum (accum), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:8, parent:work@alu_accum1
     |vpiDefName:work@alu_accum1::accum
     |vpiName:accum
     |vpiFullName:work@alu_accum1.accum
     |vpiInstance:
     \_module: work@alu_accum1 (work@alu_accum1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:1
   |vpiModule:
   \_module: work@alu_accum1::xtend (xtend), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:9, parent:work@alu_accum1
     |vpiDefName:work@alu_accum1::xtend
     |vpiName:xtend
     |vpiFullName:work@alu_accum1.xtend
     |vpiInstance:
     \_module: work@alu_accum1 (work@alu_accum1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:1
   |vpiNet:
   \_logic_net: (dataout), line:2, parent:work@alu_accum1
   |vpiNet:
   \_logic_net: (ain), line:3, parent:work@alu_accum1
   |vpiNet:
   \_logic_net: (bin), line:3, parent:work@alu_accum1
   |vpiNet:
   \_logic_net: (opcode), line:4, parent:work@alu_accum1
   |vpiNet:
   \_logic_net: (clk), line:5, parent:work@alu_accum1
   |vpiNet:
   \_logic_net: (rst_n), line:5, parent:work@alu_accum1
   |vpiNet:
   \_logic_net: (rst), line:5, parent:work@alu_accum1
   |vpiNet:
   \_logic_net: (alu_out), line:6, parent:work@alu_accum1
 |uhdmtopModules:
 \_module: work@alu_accum2 (work@alu_accum2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:13
   |vpiDefName:work@alu_accum2
   |vpiName:work@alu_accum2
   |vpiPort:
   \_port: (dataout), line:14, parent:work@alu_accum2
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:14, parent:work@alu_accum2
         |vpiName:dataout
         |vpiFullName:work@alu_accum2.dataout
         |vpiRange:
         \_range: , line:14
           |vpiLeftRange:
           \_constant: , line:14
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:14
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ain), line:15, parent:work@alu_accum2
     |vpiName:ain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ain), line:15, parent:work@alu_accum2
         |vpiName:ain
         |vpiFullName:work@alu_accum2.ain
         |vpiRange:
         \_range: , line:15
           |vpiLeftRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bin), line:15, parent:work@alu_accum2
     |vpiName:bin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:15, parent:work@alu_accum2
         |vpiName:bin
         |vpiFullName:work@alu_accum2.bin
   |vpiPort:
   \_port: (opcode), line:16, parent:work@alu_accum2
     |vpiName:opcode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opcode), line:16, parent:work@alu_accum2
         |vpiName:opcode
         |vpiFullName:work@alu_accum2.opcode
         |vpiRange:
         \_range: , line:16
           |vpiLeftRange:
           \_constant: , line:16
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:16
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (clk), line:17, parent:work@alu_accum2
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:17, parent:work@alu_accum2
         |vpiName:clk
         |vpiFullName:work@alu_accum2.clk
   |vpiPort:
   \_port: (rst_n), line:17, parent:work@alu_accum2
     |vpiName:rst_n
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_n), line:17, parent:work@alu_accum2
         |vpiName:rst_n
         |vpiFullName:work@alu_accum2.rst_n
   |vpiPort:
   \_port: (rst), line:17, parent:work@alu_accum2
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:17, parent:work@alu_accum2
         |vpiName:rst
         |vpiFullName:work@alu_accum2.rst
   |vpiModule:
   \_module: work@alu_accum2::alu (alu), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:19, parent:work@alu_accum2
     |vpiDefName:work@alu_accum2::alu
     |vpiName:alu
     |vpiFullName:work@alu_accum2.alu
     |vpiPort:
     \_port: (alu_out), parent:alu
       |vpiName:alu_out
       |vpiHighConn:
       \_ref_obj: (alu_out), line:21
         |vpiName:alu_out
         |vpiActual:
         \_logic_net: (alu_out), line:18, parent:work@alu_accum2
           |vpiName:alu_out
           |vpiFullName:work@alu_accum2.alu_out
           |vpiNetType:1
           |vpiRange:
           \_range: , line:18
             |vpiLeftRange:
             \_constant: , line:18
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:18
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (zero), parent:alu
       |vpiName:zero
       |vpiHighConn:
       \_ref_obj: (zero), line:21
         |vpiName:zero
     |vpiPort:
     \_port: (ain), parent:alu
       |vpiName:ain
       |vpiHighConn:
       \_ref_obj: (ain), line:22
         |vpiName:ain
         |vpiActual:
         \_logic_net: (ain), line:15, parent:work@alu_accum2
     |vpiPort:
     \_port: (bin), parent:alu
       |vpiName:bin
       |vpiHighConn:
       \_ref_obj: (bin), line:22
         |vpiName:bin
         |vpiActual:
         \_logic_net: (bin), line:15, parent:work@alu_accum2
     |vpiPort:
     \_port: (opcode), parent:alu
       |vpiName:opcode
       |vpiHighConn:
       \_ref_obj: (opcode), line:22
         |vpiName:opcode
         |vpiActual:
         \_logic_net: (opcode), line:16, parent:work@alu_accum2
     |vpiInstance:
     \_module: work@alu_accum2 (work@alu_accum2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:13
   |vpiModule:
   \_module: work@alu_accum2::accum (accum), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:24, parent:work@alu_accum2
     |vpiDefName:work@alu_accum2::accum
     |vpiName:accum
     |vpiFullName:work@alu_accum2.accum
     |vpiPort:
     \_port: (dataout), parent:accum
       |vpiName:dataout
       |vpiHighConn:
       \_ref_obj: (dataout), line:24
         |vpiName:dataout
         |vpiActual:
         \_logic_net: (dataout), line:14, parent:work@alu_accum2
     |vpiPort:
     \_port: (datain), parent:accum
       |vpiName:datain
       |vpiHighConn:
       \_ref_obj: (alu_out), line:24
         |vpiName:alu_out
         |vpiActual:
         \_logic_net: (alu_out), line:18, parent:work@alu_accum2
     |vpiPort:
     \_port: (clk), parent:accum
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:25
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:17, parent:work@alu_accum2
     |vpiInstance:
     \_module: work@alu_accum2 (work@alu_accum2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:13
   |vpiModule:
   \_module: work@alu_accum2::xtend (xtend), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:27, parent:work@alu_accum2
     |vpiDefName:work@alu_accum2::xtend
     |vpiName:xtend
     |vpiFullName:work@alu_accum2.xtend
     |vpiPort:
     \_port: (dout), parent:xtend
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (dataout), line:27
         |vpiName:dataout
         |vpiActual:
         \_logic_net: (dataout), line:14, parent:work@alu_accum2
     |vpiPort:
     \_port: (din), parent:xtend
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (alu_out), line:27
         |vpiName:alu_out
         |vpiActual:
         \_logic_net: (alu_out), line:18, parent:work@alu_accum2
     |vpiPort:
     \_port: (clk), parent:xtend
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:28
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:17, parent:work@alu_accum2
     |vpiPort:
     \_port: (rst), parent:xtend
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (rst), line:28
         |vpiName:rst
         |vpiActual:
         \_logic_net: (rst), line:17, parent:work@alu_accum2
     |vpiInstance:
     \_module: work@alu_accum2 (work@alu_accum2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv</a>, line:13
   |vpiNet:
   \_logic_net: (dataout), line:14, parent:work@alu_accum2
   |vpiNet:
   \_logic_net: (ain), line:15, parent:work@alu_accum2
   |vpiNet:
   \_logic_net: (bin), line:15, parent:work@alu_accum2
   |vpiNet:
   \_logic_net: (opcode), line:16, parent:work@alu_accum2
   |vpiNet:
   \_logic_net: (clk), line:17, parent:work@alu_accum2
   |vpiNet:
   \_logic_net: (rst_n), line:17, parent:work@alu_accum2
   |vpiNet:
   \_logic_net: (rst), line:17, parent:work@alu_accum2
   |vpiNet:
   \_logic_net: (alu_out), line:18, parent:work@alu_accum2
Object: \work_alu_accum1 of type 3000
Object: \work_alu_accum1 of type 32
Object: \dataout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ain of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bin of type 44
Object: \opcode of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 44
Object: \rst_n of type 44
Object: \rst of type 44
Object: \alu of type 32
Object: \alu_out of type 44
Object: \accum of type 32
Object: \xtend of type 32
Object: \dataout of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ain of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bin of type 36
Object: \opcode of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \rst_n of type 36
Object: \rst of type 36
Object: \alu_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_alu_accum2 of type 32
Object: \dataout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ain of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bin of type 44
Object: \opcode of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 44
Object: \rst_n of type 44
Object: \rst of type 44
Object: \alu of type 32
Object: \alu_out of type 44
Object: \zero of type 44
Object: \ain of type 44
Object: \bin of type 44
Object: \opcode of type 44
Object: \accum of type 32
Object: \dataout of type 44
Object: \datain of type 44
Object: \clk of type 44
Object: \xtend of type 32
Object: \dout of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \rst of type 44
Object: \dataout of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ain of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bin of type 36
Object: \opcode of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \rst_n of type 36
Object: \rst of type 36
Object: \alu_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_alu_accum1 of type 32
Object: \dataout of type 44
Object: \ain of type 44
Object: \bin of type 44
Object: \opcode of type 44
Object: \clk of type 44
Object: \rst_n of type 44
Object: \rst of type 44
Object: \dataout of type 36
Object: \ain of type 36
Object: \bin of type 36
Object: \opcode of type 36
Object: \clk of type 36
Object: \rst_n of type 36
Object: \rst of type 36
Object: \alu_out of type 36
Object: \work_alu_accum2 of type 32
Object: \dataout of type 44
Object: \ain of type 44
Object: \bin of type 44
Object: \opcode of type 44
Object: \clk of type 44
Object: \rst_n of type 44
Object: \rst of type 44
Object: \dataout of type 36
Object: \ain of type 36
Object: \bin of type 36
Object: \opcode of type 36
Object: \clk of type 36
Object: \rst_n of type 36
Object: \rst of type 36
Object: \alu_out of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_alu_accum2::xtend&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b4bc0] str=&#39;\work_alu_accum2::xtend&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b4ce0] str=&#39;\dout&#39; port=24
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b4e20] str=&#39;\din&#39; port=25
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b4f60] str=&#39;\clk&#39; port=26
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b5080] str=&#39;\rst&#39; port=27
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b4bc0] str=&#39;\work_alu_accum2::xtend&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b4ce0] str=&#39;\dout&#39; basic_prep port=24 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b4e20] str=&#39;\din&#39; basic_prep port=25 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b4f60] str=&#39;\clk&#39; basic_prep port=26 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b5080] str=&#39;\rst&#39; basic_prep port=27 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ab1c0] str=&#39;\work_alu_accum2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:14</a>.0-14.0&gt; [0x30ab2e0] str=&#39;\dataout&#39; output reg port=9
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:14</a>.0-14.0&gt; [0x30ab460]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:14</a>.0-14.0&gt; [0x30ab780] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:14</a>.0-14.0&gt; [0x30ab940] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:15</a>.0-15.0&gt; [0x30ab5e0] str=&#39;\ain&#39; input port=10
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:15</a>.0-15.0&gt; [0x30abb00]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:15</a>.0-15.0&gt; [0x30abe60] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:15</a>.0-15.0&gt; [0x30ac020] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:15</a>.0-15.0&gt; [0x30abcc0] str=&#39;\bin&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:16</a>.0-16.0&gt; [0x30ac240] str=&#39;\opcode&#39; input port=12
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:16</a>.0-16.0&gt; [0x30ac360]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:16</a>.0-16.0&gt; [0x30ac6c0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:16</a>.0-16.0&gt; [0x30ac880] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:17</a>.0-17.0&gt; [0x30ac520] str=&#39;\clk&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:17</a>.0-17.0&gt; [0x30acaa0] str=&#39;\rst_n&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:17</a>.0-17.0&gt; [0x30acc20] str=&#39;\rst&#39; input port=15
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30acdc0] str=&#39;\alu&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ad730] str=&#39;\work_alu_accum2::alu&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30ad870] str=&#39;\alu_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30ad990] str=&#39;\alu_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30adbb0] str=&#39;\zero&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30adcd0] str=&#39;\zero&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30aded0] str=&#39;\ain&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30adff0] str=&#39;\ain&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30ae210] str=&#39;\bin&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30ae330] str=&#39;\bin&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30b3550] str=&#39;\opcode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30b3670] str=&#39;\opcode&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b3870] str=&#39;\accum&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b3f50] str=&#39;\work_alu_accum2::accum&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b4090] str=&#39;\dataout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b41b0] str=&#39;\dataout&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b43d0] str=&#39;\datain&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b44f0] str=&#39;\alu_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b46f0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b4810] str=&#39;\clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b4aa0] str=&#39;\xtend&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b5240] str=&#39;\work_alu_accum2::xtend&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b5380] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b54a0] str=&#39;\dataout&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b56c0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b57e0] str=&#39;\alu_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b59e0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b5b00] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b5d20] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b5e40] str=&#39;\rst&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:18</a>.0-18.0&gt; [0x30b66e0] str=&#39;\alu_out&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:18</a>.0-18.0&gt; [0x30b61c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:18</a>.0-18.0&gt; [0x30b6380] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:18</a>.0-18.0&gt; [0x30b6040] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ab1c0] str=&#39;\work_alu_accum2&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:14</a>.0-14.0&gt; [0x30ab2e0] str=&#39;\dataout&#39; output reg basic_prep port=9 range=[15:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:14</a>.0-14.0&gt; [0x30ab460] basic_prep range=[15:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:14</a>.0-14.0&gt; [0x30ab780] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:14</a>.0-14.0&gt; [0x30ab940] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:15</a>.0-15.0&gt; [0x30ab5e0] str=&#39;\ain&#39; input basic_prep port=10 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:15</a>.0-15.0&gt; [0x30abb00] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:15</a>.0-15.0&gt; [0x30abe60] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:15</a>.0-15.0&gt; [0x30ac020] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:15</a>.0-15.0&gt; [0x30abcc0] str=&#39;\bin&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:16</a>.0-16.0&gt; [0x30ac240] str=&#39;\opcode&#39; input basic_prep port=12 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:16</a>.0-16.0&gt; [0x30ac360] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:16</a>.0-16.0&gt; [0x30ac6c0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:16</a>.0-16.0&gt; [0x30ac880] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:17</a>.0-17.0&gt; [0x30ac520] str=&#39;\clk&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:17</a>.0-17.0&gt; [0x30acaa0] str=&#39;\rst_n&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:17</a>.0-17.0&gt; [0x30acc20] str=&#39;\rst&#39; input basic_prep port=15 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30acdc0] str=&#39;\alu&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ad730] str=&#39;\work_alu_accum2::alu&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30ad870] str=&#39;\alu_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30ad990 -&gt; 0x30b66e0] str=&#39;\alu_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30adbb0] str=&#39;\zero&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30adcd0 -&gt; 0x30c2830] str=&#39;\zero&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30aded0] str=&#39;\ain&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30adff0 -&gt; 0x30ab5e0] str=&#39;\ain&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30ae210] str=&#39;\bin&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30ae330 -&gt; 0x30abcc0] str=&#39;\bin&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30b3550] str=&#39;\opcode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>.0-19.0&gt; [0x30b3670 -&gt; 0x30ac240] str=&#39;\opcode&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b3870] str=&#39;\accum&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b3f50] str=&#39;\work_alu_accum2::accum&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b4090] str=&#39;\dataout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b41b0 -&gt; 0x30ab2e0] str=&#39;\dataout&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b43d0] str=&#39;\datain&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b44f0 -&gt; 0x30b66e0] str=&#39;\alu_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b46f0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:24</a>.0-24.0&gt; [0x30b4810 -&gt; 0x30ac520] str=&#39;\clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b4aa0] str=&#39;\xtend&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b5240] str=&#39;\work_alu_accum2::xtend&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b5380] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b54a0 -&gt; 0x30ab2e0] str=&#39;\dataout&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b56c0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b57e0 -&gt; 0x30b66e0] str=&#39;\alu_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b59e0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b5b00 -&gt; 0x30ac520] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b5d20] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:27</a>.0-27.0&gt; [0x30b5e40 -&gt; 0x30acc20] str=&#39;\rst&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:18</a>.0-18.0&gt; [0x30b66e0] str=&#39;\alu_out&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:18</a>.0-18.0&gt; [0x30b61c0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:18</a>.0-18.0&gt; [0x30b6380] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:18</a>.0-18.0&gt; [0x30b6040] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:0</a>.0-0.0&gt; [0x30c2830] str=&#39;\zero&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:19</a>: Warning: Identifier `\zero&#39; is implicitly declared.
Generating RTLIL representation for module `\work_alu_accum1::accum&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30aa0f0] str=&#39;\work_alu_accum1::accum&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30aa0f0] str=&#39;\work_alu_accum1::accum&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum1::alu&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30a97d0] str=&#39;\work_alu_accum1::alu&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30a9910] str=&#39;\alu_out&#39; port=8
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30a97d0] str=&#39;\work_alu_accum1::alu&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30a9910] str=&#39;\alu_out&#39; basic_prep port=8 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum2::alu&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30acee0] str=&#39;\work_alu_accum2::alu&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ad020] str=&#39;\alu_out&#39; port=16
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ad1a0] str=&#39;\zero&#39; port=17
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ad2e0] str=&#39;\ain&#39; port=18
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ad400] str=&#39;\bin&#39; port=19
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ad520] str=&#39;\opcode&#39; port=20
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30acee0] str=&#39;\work_alu_accum2::alu&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ad020] str=&#39;\alu_out&#39; basic_prep port=16 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ad1a0] str=&#39;\zero&#39; basic_prep port=17 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ad2e0] str=&#39;\ain&#39; basic_prep port=18 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ad400] str=&#39;\bin&#39; basic_prep port=19 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30ad520] str=&#39;\opcode&#39; basic_prep port=20 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum2::accum&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b3990] str=&#39;\work_alu_accum2::accum&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b3ab0] str=&#39;\dataout&#39; port=21
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b3bf0] str=&#39;\datain&#39; port=22
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b3d30] str=&#39;\clk&#39; port=23
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b3990] str=&#39;\work_alu_accum2::accum&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b3ab0] str=&#39;\dataout&#39; basic_prep port=21 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b3bf0] str=&#39;\datain&#39; basic_prep port=22 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b3d30] str=&#39;\clk&#39; basic_prep port=23 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum1::xtend&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30aa580] str=&#39;\work_alu_accum1::xtend&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30aa580] str=&#39;\work_alu_accum1::xtend&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30a7430] str=&#39;\work_alu_accum1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:2</a>.0-2.0&gt; [0x30a76d0] str=&#39;\dataout&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:2</a>.0-2.0&gt; [0x30a79c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:2</a>.0-2.0&gt; [0x30a7f00] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:2</a>.0-2.0&gt; [0x30a8170] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:3</a>.0-3.0&gt; [0x30a8330] str=&#39;\ain&#39; input port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:3</a>.0-3.0&gt; [0x30a8450]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:3</a>.0-3.0&gt; [0x30a87b0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:3</a>.0-3.0&gt; [0x30a8970] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:3</a>.0-3.0&gt; [0x30a8610] str=&#39;\bin&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:4</a>.0-4.0&gt; [0x30a8b30] str=&#39;\opcode&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:4</a>.0-4.0&gt; [0x30a8c50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:4</a>.0-4.0&gt; [0x30a8fb0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:4</a>.0-4.0&gt; [0x30a9170] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:5</a>.0-5.0&gt; [0x30a8e10] str=&#39;\clk&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:5</a>.0-5.0&gt; [0x30a9390] str=&#39;\rst_n&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:5</a>.0-5.0&gt; [0x30a9510] str=&#39;\rst&#39; input port=7
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:7</a>.0-7.0&gt; [0x30a96b0] str=&#39;\alu&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30a9af0] str=&#39;\work_alu_accum1::alu&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:7</a>.0-7.0&gt; [0x30a9c90] str=&#39;\alu_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:7</a>.0-7.0&gt; [0x30a9db0] str=&#39;\alu_out&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:8</a>.0-8.0&gt; [0x30a9fd0] str=&#39;\accum&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30aa2b0] str=&#39;\work_alu_accum1::accum&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:9</a>.0-9.0&gt; [0x30aa460] str=&#39;\xtend&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30aa740] str=&#39;\work_alu_accum1::xtend&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:6</a>.0-6.0&gt; [0x30aaf40] str=&#39;\alu_out&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:6</a>.0-6.0&gt; [0x30aaa20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:6</a>.0-6.0&gt; [0x30aabe0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:6</a>.0-6.0&gt; [0x30aa8a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30a7430] str=&#39;\work_alu_accum1&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:2</a>.0-2.0&gt; [0x30a76d0] str=&#39;\dataout&#39; output reg basic_prep port=1 range=[15:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:2</a>.0-2.0&gt; [0x30a79c0] basic_prep range=[15:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:2</a>.0-2.0&gt; [0x30a7f00] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:2</a>.0-2.0&gt; [0x30a8170] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:3</a>.0-3.0&gt; [0x30a8330] str=&#39;\ain&#39; input basic_prep port=2 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:3</a>.0-3.0&gt; [0x30a8450] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:3</a>.0-3.0&gt; [0x30a87b0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:3</a>.0-3.0&gt; [0x30a8970] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:3</a>.0-3.0&gt; [0x30a8610] str=&#39;\bin&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:4</a>.0-4.0&gt; [0x30a8b30] str=&#39;\opcode&#39; input basic_prep port=4 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:4</a>.0-4.0&gt; [0x30a8c50] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:4</a>.0-4.0&gt; [0x30a8fb0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:4</a>.0-4.0&gt; [0x30a9170] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:5</a>.0-5.0&gt; [0x30a8e10] str=&#39;\clk&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:5</a>.0-5.0&gt; [0x30a9390] str=&#39;\rst_n&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:5</a>.0-5.0&gt; [0x30a9510] str=&#39;\rst&#39; input basic_prep port=7 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:7</a>.0-7.0&gt; [0x30a96b0] str=&#39;\alu&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30a9af0] str=&#39;\work_alu_accum1::alu&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:7</a>.0-7.0&gt; [0x30a9c90] str=&#39;\alu_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:7</a>.0-7.0&gt; [0x30a9db0 -&gt; 0x30aaf40] str=&#39;\alu_out&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:8</a>.0-8.0&gt; [0x30a9fd0] str=&#39;\accum&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30aa2b0] str=&#39;\work_alu_accum1::accum&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:9</a>.0-9.0&gt; [0x30aa460] str=&#39;\xtend&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30aa740] str=&#39;\work_alu_accum1::xtend&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:6</a>.0-6.0&gt; [0x30aaf40] str=&#39;\alu_out&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:6</a>.0-6.0&gt; [0x30aaa20] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:6</a>.0-6.0&gt; [0x30aabe0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p711.sv:6</a>.0-6.0&gt; [0x30aa8a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_alu_accum1::alu&#39; referenced in module `work_alu_accum1&#39; in cell `alu&#39; does not have a port named &#39;alu_out&#39;.

</pre>
</body>