; ModuleID = '9s5ogqv45zzvsnih0p9ehf951'
source_filename = "9s5ogqv45zzvsnih0p9ehf951"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@anon.abd77401e8fb964f31735fe5362ba2b5.0 = private unnamed_addr constant <{ [8 x i8], [8 x i8] }> <{ [8 x i8] zeroinitializer, [8 x i8] undef }>, align 8
@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@top = global [8 x i8] zeroinitializer, align 8
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_1ca239452912608b2f04e8f562b99730 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00'\00\00\00\09\00\00\00" }>, align 8
@alloc_6c2fcc605663ae70b6c02f3c495156b5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00(\00\00\00\18\00\00\00" }>, align 8
@alloc_585297c6621b5e705e39bebc52bed7a1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00(\00\00\00\09\00\00\00" }>, align 8
@alloc_d14f88869bde24d75b5daa5ca13a560c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00)\00\00\00\09\00\00\00" }>, align 8
@alloc_b6f12c0420047a54a02e50eebffbd9e6 = private unnamed_addr constant [14 x i8] c"Stack is full\00", align 1
@alloc_b76f1e5c05dece74aefb26fc13fcef03 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00/\00\00\00\08\00\00\00" }>, align 8
@alloc_2092402456d04f443ab580f65516984c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\002\00\00\00$\00\00\00" }>, align 8
@alloc_a964d8dba2c962372b5d9d99a8b8f85a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\003\00\00\00\13\00\00\00" }>, align 8
@alloc_053a0dfac286b5d7d229ec5fb7a59722 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\004\00\00\00\0F\00\00\00" }>, align 8
@alloc_c0984e0c1315b13285c38c2571ace8bd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\004\00\00\00\09\00\00\00" }>, align 8
@alloc_26dc6cd57aee004c3b6eafad99751eb6 = private unnamed_addr constant [16 x i8] c"stack is empty\0A\00", align 1
@alloc_5947ff25e7e4824c93b6ab1492d9f46b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00D\00\00\00\08\00\00\00" }>, align 8
@alloc_819a2a87fc762af2543d0c3e1fbc7a3c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00K\00\00\00\09\00\00\00" }>, align 8
@alloc_b91fbfdeaccd5d788465fab3755bda06 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00L\00\00\00\10\00\00\00" }>, align 8
@alloc_c2969f50405a3de605e3c0d93ac28257 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00S\00\00\00\0B\00\00\00" }>, align 8
@alloc_e3579323480fbd455c68a85f10ed51d5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00T\00\00\00\0C\00\00\00" }>, align 8
@alloc_9ec3cc03f5e76dfa2e34b1af0f59c8fe = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00U\00\00\00\10\00\00\00" }>, align 8
@alloc_9e301d0508f314e5c3484eab093f789e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00V\00\00\00\10\00\00\00" }>, align 8
@alloc_5229c754fb845d4121710ddbd43fd8a1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00Y\00\00\00\13\00\00\00" }>, align 8
@alloc_fa4bc888ad07019f0db2bcbda0386040 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00Z\00\00\00\10\00\00\00" }>, align 8
@alloc_0256b51cd303b4e9f5d46bf5a7b28fd7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00[\00\00\00\10\00\00\00" }>, align 8
@alloc_975bf9a7acb289011a5c7bf18ca5d1dd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00_\00\00\00\17\00\00\00" }>, align 8
@alloc_51dbe3fc920b8ba279870bf1f238979b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00a\00\00\00\14\00\00\00" }>, align 8
@alloc_167fbaccc2a0061dfeef6e13ce0d66cb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00X\00\00\00\12\00\00\00" }>, align 8
@alloc_8904550443d1c2c9396f97ea47543233 = private unnamed_addr constant [50 x i8] c"Reached end of non-void function without returning", align 1
@alloc_ff1f5ba68665d0a0ea1de849bf0f4e73 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_8904550443d1c2c9396f97ea47543233, [8 x i8] c"2\00\00\00\00\00\00\00" }>, align 8
@alloc_3ee843ad21d157d0d06007bbd3e108b8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\88\00\00\00\05\00\00\00" }>, align 8
@alloc_4216cc1e97efdec0f24e32c76cb8cc62 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\B2\00\00\00\0B\00\00\00" }>, align 8
@alloc_3ea038cebbdb12175e85a3d888bbd9e1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\CC\00\00\00\0C\00\00\00" }>, align 8
@alloc_05148f928ae8b7e88c252992df7f302e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\CF\00\00\00\0D\00\00\00" }>, align 8
@alloc_fb178a354adabb5a9cb6d85f5802ae15 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\D4\00\00\00\05\00\00\00" }>, align 8
@alloc_b62e430e7cf6b08a2123f185e5c52b56 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\B3\00\00\00\16\00\00\00" }>, align 8
@alloc_84580709077cf7842c2f67980e374c85 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\BA\00\00\00\18\00\00\00" }>, align 8
@alloc_92f706bfb5753740631b5bce761e6b93 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\C0\00\00\00\18\00\00\00" }>, align 8
@alloc_c5c6688f745a3542086d8a22d410bf95 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\C4\00\00\00\0D\00\00\00" }>, align 8
@alloc_f812ffd62f3340ff8012308e0dd2aa03 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\BE\00\00\00\12\00\00\00" }>, align 8
@alloc_3b90d571b7c6adb66972c6bb025dcb04 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\B8\00\00\000\00\00\00" }>, align 8
@alloc_9a13760a5f4e4a724d79ed0253bc0467 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\B8\00\00\00\0D\00\00\00" }>, align 8
@alloc_983052e18c29666c1ed0cc5dbf051897 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\DD\00\00\00\0B\00\00\00" }>, align 8
@alloc_96c9254f824a1b30735948f19566bdf7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\DE\00\00\00\16\00\00\00" }>, align 8
@alloc_efb164c52b91decdd2f873d4a92fa19c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\E3\00\00\00\13\00\00\00" }>, align 8
@alloc_a59064e17edea80d167e86523733474a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\EB\00\00\00\1E\00\00\00" }>, align 8
@alloc_f0c813f7c2c17218b90397294dee8199 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\DF\00\00\00\12\00\00\00" }>, align 8

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17h3eed6061af698481E() unnamed_addr #0 {
start:
  ret void
}

; core::fmt::Arguments::new_const
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @_ZN4core3fmt9Arguments9new_const17h31ecd193ba9755e8E(ptr sret([48 x i8]) align 8 %_0, ptr align 8 %pieces) unnamed_addr #1 {
start:
  store ptr %pieces, ptr %_0, align 8
  %0 = getelementptr inbounds i8, ptr %_0, i64 8
  store i64 1, ptr %0, align 8
  %1 = load ptr, ptr @anon.abd77401e8fb964f31735fe5362ba2b5.0, align 8
  %2 = load i64, ptr getelementptr inbounds (i8, ptr @anon.abd77401e8fb964f31735fe5362ba2b5.0, i64 8), align 8
  %3 = getelementptr inbounds i8, ptr %_0, i64 32
  store ptr %1, ptr %3, align 8
  %4 = getelementptr inbounds i8, ptr %3, i64 8
  store i64 %2, ptr %4, align 8
  %5 = getelementptr inbounds i8, ptr %_0, i64 16
  store ptr inttoptr (i64 8 to ptr), ptr %5, align 8
  %6 = getelementptr inbounds i8, ptr %5, i64 8
  store i64 0, ptr %6, align 8
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #6
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hdd6875923028489cE"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; Function Attrs: nounwind nonlazybind
define void @push(i32 %value) unnamed_addr #2 {
start:
  %_3 = call ptr @malloc(i64 16) #7
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_6 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hdd6875923028489cE"(ptr %_3) #7
  br i1 %_6, label %bb4, label %bb5

bb5:                                              ; preds = %start
  %_34 = ptrtoint ptr %_3 to i64
  %_37 = and i64 %_34, 7
  %_38 = icmp eq i64 %_37, 0
  br i1 %_38, label %bb10, label %panic

bb4:                                              ; preds = %start
  %_7 = call i32 (ptr, ...) @printf(ptr @alloc_b6f12c0420047a54a02e50eebffbd9e6) #7
  br label %bb6

bb10:                                             ; preds = %bb5
  %_40 = ptrtoint ptr %_3 to i64
  %_43 = icmp eq i64 %_40, 0
  %_44 = and i1 %_43, true
  %_45 = xor i1 %_44, true
  br i1 %_45, label %bb11, label %panic1

panic:                                            ; preds = %bb5
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_34, ptr align 8 @alloc_1ca239452912608b2f04e8f562b99730) #6
  unreachable

bb11:                                             ; preds = %bb10
  store i32 %value, ptr %_3, align 8
  %_50 = icmp eq i64 ptrtoint (ptr @top to i64), 0
  %_51 = and i1 %_50, true
  %_52 = xor i1 %_51, true
  br i1 %_52, label %bb12, label %panic2

panic1:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1ca239452912608b2f04e8f562b99730) #6
  unreachable

bb12:                                             ; preds = %bb11
  %_12 = load ptr, ptr @top, align 8
  %_22 = ptrtoint ptr %_3 to i64
  %_25 = and i64 %_22, 7
  %_26 = icmp eq i64 %_25, 0
  br i1 %_26, label %bb8, label %panic3

panic2:                                           ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_6c2fcc605663ae70b6c02f3c495156b5) #6
  unreachable

bb8:                                              ; preds = %bb12
  %_54 = ptrtoint ptr %_3 to i64
  %_57 = icmp eq i64 %_54, 0
  %_58 = and i1 %_57, true
  %_59 = xor i1 %_58, true
  br i1 %_59, label %bb13, label %panic4

panic3:                                           ; preds = %bb12
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_22, ptr align 8 @alloc_585297c6621b5e705e39bebc52bed7a1) #6
  unreachable

bb13:                                             ; preds = %bb8
  %0 = getelementptr inbounds i8, ptr %_3, i64 8
  store ptr %_12, ptr %0, align 8
  %_64 = icmp eq i64 ptrtoint (ptr @top to i64), 0
  %_65 = and i1 %_64, true
  %_66 = xor i1 %_65, true
  br i1 %_66, label %bb14, label %panic5

panic4:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_585297c6621b5e705e39bebc52bed7a1) #6
  unreachable

bb14:                                             ; preds = %bb13
  store ptr %_3, ptr @top, align 8
  br label %bb6

panic5:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d14f88869bde24d75b5daa5ca13a560c) #6
  unreachable

bb6:                                              ; preds = %bb4, %bb14
  ret void
}

; Function Attrs: nounwind nonlazybind
define i32 @pop() unnamed_addr #2 {
start:
  %deleted = alloca [4 x i8], align 4
  store i32 -1, ptr %deleted, align 4
  %_53 = icmp eq i64 ptrtoint (ptr @top to i64), 0
  %_54 = and i1 %_53, true
  %_55 = xor i1 %_54, true
  br i1 %_55, label %bb10, label %panic

bb10:                                             ; preds = %start
  %_3 = load ptr, ptr @top, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_2 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hdd6875923028489cE"(ptr %_3) #7
  br i1 %_2, label %bb2, label %bb3

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b76f1e5c05dece74aefb26fc13fcef03) #6
  unreachable

bb3:                                              ; preds = %bb10
  %_60 = icmp eq i64 ptrtoint (ptr @top to i64), 0
  %_61 = and i1 %_60, true
  %_62 = xor i1 %_61, true
  br i1 %_62, label %bb11, label %panic1

bb2:                                              ; preds = %bb10
  %_5 = call i32 (ptr, ...) @printf(ptr @alloc_26dc6cd57aee004c3b6eafad99751eb6) #7
  br label %bb4

bb11:                                             ; preds = %bb3
  %node = load ptr, ptr @top, align 8
  %_32 = ptrtoint ptr %node to i64
  %_35 = and i64 %_32, 7
  %_36 = icmp eq i64 %_35, 0
  br i1 %_36, label %bb7, label %panic2

panic1:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2092402456d04f443ab580f65516984c) #6
  unreachable

bb7:                                              ; preds = %bb11
  %_64 = ptrtoint ptr %node to i64
  %_67 = icmp eq i64 %_64, 0
  %_68 = and i1 %_67, true
  %_69 = xor i1 %_68, true
  br i1 %_69, label %bb12, label %panic3

panic2:                                           ; preds = %bb11
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_32, ptr align 8 @alloc_a964d8dba2c962372b5d9d99a8b8f85a) #6
  unreachable

bb12:                                             ; preds = %bb7
  %_12 = load i32, ptr %node, align 8
  store i32 %_12, ptr %deleted, align 4
  %_18 = load ptr, ptr @top, align 8
  %_26 = ptrtoint ptr %_18 to i64
  %_29 = and i64 %_26, 7
  %_30 = icmp eq i64 %_29, 0
  br i1 %_30, label %bb6, label %panic4

panic3:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a964d8dba2c962372b5d9d99a8b8f85a) #6
  unreachable

bb6:                                              ; preds = %bb12
  %_71 = ptrtoint ptr %_18 to i64
  %_74 = icmp eq i64 %_71, 0
  %_75 = and i1 %_74, true
  %_76 = xor i1 %_75, true
  br i1 %_76, label %bb13, label %panic5

panic4:                                           ; preds = %bb12
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_26, ptr align 8 @alloc_053a0dfac286b5d7d229ec5fb7a59722) #6
  unreachable

bb13:                                             ; preds = %bb6
  %0 = getelementptr inbounds i8, ptr %_18, i64 8
  %_13 = load ptr, ptr %0, align 8
  %_81 = icmp eq i64 ptrtoint (ptr @top to i64), 0
  %_82 = and i1 %_81, true
  %_83 = xor i1 %_82, true
  br i1 %_83, label %bb14, label %panic6

panic5:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_053a0dfac286b5d7d229ec5fb7a59722) #6
  unreachable

bb14:                                             ; preds = %bb13
  store ptr %_13, ptr @top, align 8
  call void @free(ptr %node) #7
  br label %bb4

panic6:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c0984e0c1315b13285c38c2571ace8bd) #6
  unreachable

bb4:                                              ; preds = %bb2, %bb14
  %_0 = load i32, ptr %deleted, align 4
  ret i32 %_0
}

; Function Attrs: nounwind nonlazybind
define i32 @isFull() unnamed_addr #2 {
start:
  %_0 = alloca [4 x i8], align 4
  %_2 = call ptr @malloc(i64 16) #7
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_5 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hdd6875923028489cE"(ptr %_2) #7
  br i1 %_5, label %bb4, label %bb5

bb5:                                              ; preds = %start
  store i32 0, ptr %_0, align 4
  br label %bb6

bb4:                                              ; preds = %start
  store i32 1, ptr %_0, align 4
  br label %bb6

bb6:                                              ; preds = %bb4, %bb5
  %0 = load i32, ptr %_0, align 4
  ret i32 %0
}

; Function Attrs: nounwind nonlazybind
define i32 @isEmpty() unnamed_addr #2 {
start:
  %_0 = alloca [4 x i8], align 4
  %_14 = icmp eq i64 ptrtoint (ptr @top to i64), 0
  %_15 = and i1 %_14, true
  %_16 = xor i1 %_15, true
  br i1 %_16, label %bb6, label %panic

bb6:                                              ; preds = %start
  %_2 = load ptr, ptr @top, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hdd6875923028489cE"(ptr %_2) #7
  br i1 %_1, label %bb2, label %bb3

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5947ff25e7e4824c93b6ab1492d9f46b) #6
  unreachable

bb3:                                              ; preds = %bb6
  store i32 0, ptr %_0, align 4
  br label %bb4

bb2:                                              ; preds = %bb6
  store i32 1, ptr %_0, align 4
  br label %bb4

bb4:                                              ; preds = %bb2, %bb3
  %0 = load i32, ptr %_0, align 4
  ret i32 %0
}

; Function Attrs: nounwind nonlazybind
define i32 @stackTop() unnamed_addr #2 {
start:
  %_0 = alloca [4 x i8], align 4
  %_22 = icmp eq i64 ptrtoint (ptr @top to i64), 0
  %_23 = and i1 %_22, true
  %_24 = xor i1 %_23, true
  br i1 %_24, label %bb7, label %panic

bb7:                                              ; preds = %start
  %_2 = load ptr, ptr @top, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hdd6875923028489cE"(ptr %_2) #7
  br i1 %_1, label %bb2, label %bb3

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_819a2a87fc762af2543d0c3e1fbc7a3c) #6
  unreachable

bb3:                                              ; preds = %bb7
  %_5 = load ptr, ptr @top, align 8
  %_7 = ptrtoint ptr %_5 to i64
  %_10 = and i64 %_7, 7
  %_11 = icmp eq i64 %_10, 0
  br i1 %_11, label %bb5, label %panic1

bb2:                                              ; preds = %bb7
  store i32 -1, ptr %_0, align 4
  br label %bb4

bb5:                                              ; preds = %bb3
  %_26 = ptrtoint ptr %_5 to i64
  %_29 = icmp eq i64 %_26, 0
  %_30 = and i1 %_29, true
  %_31 = xor i1 %_30, true
  br i1 %_31, label %bb8, label %panic2

panic1:                                           ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_7, ptr align 8 @alloc_b91fbfdeaccd5d788465fab3755bda06) #6
  unreachable

bb8:                                              ; preds = %bb5
  %0 = load i32, ptr %_5, align 8
  store i32 %0, ptr %_0, align 4
  br label %bb4

panic2:                                           ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b91fbfdeaccd5d788465fab3755bda06) #6
  unreachable

bb4:                                              ; preds = %bb2, %bb8
  %1 = load i32, ptr %_0, align 4
  ret i32 %1
}

; Function Attrs: nounwind nonlazybind
define i32 @checkmatch(ptr %expression) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %_0 = alloca [4 x i8], align 4
  store i32 0, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb28, %start
  %_8 = load i32, ptr %i, align 4
  %_7 = sext i32 %_8 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %expression, i64 %_7, i64 1) #7
  %_0.i18 = getelementptr inbounds i8, ptr %expression, i64 %_7
  %_139 = ptrtoint ptr %_0.i18 to i64
  %_142 = icmp eq i64 %_139, 0
  %_143 = and i1 %_142, true
  %_144 = xor i1 %_143, true
  br i1 %_144, label %bb43, label %panic

bb43:                                             ; preds = %bb1
  %_5 = load i8, ptr %_0.i18, align 1
  %_4 = sext i8 %_5 to i32
  %_3 = icmp ne i32 %_4, 0
  br i1 %_3, label %bb3, label %bb29

panic:                                            ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c2969f50405a3de605e3c0d93ac28257) #6
  unreachable

bb29:                                             ; preds = %bb43
  %_74 = call i32 @isEmpty() #7
  %0 = icmp eq i32 %_74, 0
  br i1 %0, label %bb32, label %bb31

bb3:                                              ; preds = %bb43
  %_15 = load i32, ptr %i, align 4
  %_14 = sext i32 %_15 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %expression, i64 %_14, i64 1) #7
  %_0.i17 = getelementptr inbounds i8, ptr %expression, i64 %_14
  %_132 = ptrtoint ptr %_0.i17 to i64
  %_135 = icmp eq i64 %_132, 0
  %_136 = and i1 %_135, true
  %_137 = xor i1 %_136, true
  br i1 %_137, label %bb42, label %panic1

bb32:                                             ; preds = %bb29
  store i32 0, ptr %_0, align 4
  br label %bb33

bb31:                                             ; preds = %bb29
  store i32 1, ptr %_0, align 4
  br label %bb33

bb33:                                             ; preds = %bb19, %bb27, %bb31, %bb32
  %1 = load i32, ptr %_0, align 4
  ret i32 %1

bb42:                                             ; preds = %bb3
  %_12 = load i8, ptr %_0.i17, align 1
  %_11 = sext i8 %_12 to i32
  %_10 = icmp eq i32 %_11, 40
  br i1 %_10, label %bb9, label %bb5

panic1:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e3579323480fbd455c68a85f10ed51d5) #6
  unreachable

bb5:                                              ; preds = %bb42
  %_22 = load i32, ptr %i, align 4
  %_21 = sext i32 %_22 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %expression, i64 %_21, i64 1) #7
  %_0.i16 = getelementptr inbounds i8, ptr %expression, i64 %_21
  %_125 = ptrtoint ptr %_0.i16 to i64
  %_128 = icmp eq i64 %_125, 0
  %_129 = and i1 %_128, true
  %_130 = xor i1 %_129, true
  br i1 %_130, label %bb41, label %panic2

bb9:                                              ; preds = %bb40, %bb41, %bb42
  %_36 = load i32, ptr %i, align 4
  %_35 = sext i32 %_36 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %expression, i64 %_35, i64 1) #7
  %_0.i = getelementptr inbounds i8, ptr %expression, i64 %_35
  %_111 = ptrtoint ptr %_0.i to i64
  %_114 = icmp eq i64 %_111, 0
  %_115 = and i1 %_114, true
  %_116 = xor i1 %_115, true
  br i1 %_116, label %bb39, label %panic9

bb41:                                             ; preds = %bb5
  %_19 = load i8, ptr %_0.i16, align 1
  %_18 = sext i8 %_19 to i32
  %_17 = icmp eq i32 %_18, 91
  br i1 %_17, label %bb9, label %bb7

panic2:                                           ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9ec3cc03f5e76dfa2e34b1af0f59c8fe) #6
  unreachable

bb7:                                              ; preds = %bb41
  %_29 = load i32, ptr %i, align 4
  %_28 = sext i32 %_29 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %expression, i64 %_28, i64 1) #7
  %_0.i15 = getelementptr inbounds i8, ptr %expression, i64 %_28
  %_118 = ptrtoint ptr %_0.i15 to i64
  %_121 = icmp eq i64 %_118, 0
  %_122 = and i1 %_121, true
  %_123 = xor i1 %_122, true
  br i1 %_123, label %bb40, label %panic3

bb40:                                             ; preds = %bb7
  %_26 = load i8, ptr %_0.i15, align 1
  %_25 = sext i8 %_26 to i32
  %_24 = icmp eq i32 %_25, 123
  br i1 %_24, label %bb9, label %bb11

panic3:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9e301d0508f314e5c3484eab093f789e) #6
  unreachable

bb11:                                             ; preds = %bb40
  %_42 = load i32, ptr %i, align 4
  %_41 = sext i32 %_42 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %expression, i64 %_41, i64 1) #7
  %_0.i14 = getelementptr inbounds i8, ptr %expression, i64 %_41
  %_104 = ptrtoint ptr %_0.i14 to i64
  %_107 = icmp eq i64 %_104, 0
  %_108 = and i1 %_107, true
  %_109 = xor i1 %_108, true
  br i1 %_109, label %bb38, label %panic4

bb38:                                             ; preds = %bb11
  %_39 = load i8, ptr %_0.i14, align 1
  %_38 = sext i8 %_39 to i32
  %_37 = icmp eq i32 %_38, 41
  br i1 %_37, label %bb17, label %bb13

panic4:                                           ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5229c754fb845d4121710ddbd43fd8a1) #6
  unreachable

bb13:                                             ; preds = %bb38
  %_49 = load i32, ptr %i, align 4
  %_48 = sext i32 %_49 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %expression, i64 %_48, i64 1) #7
  %_0.i13 = getelementptr inbounds i8, ptr %expression, i64 %_48
  %_97 = ptrtoint ptr %_0.i13 to i64
  %_100 = icmp eq i64 %_97, 0
  %_101 = and i1 %_100, true
  %_102 = xor i1 %_101, true
  br i1 %_102, label %bb37, label %panic5

bb17:                                             ; preds = %bb36, %bb37, %bb38
  %_58 = call i32 @isEmpty() #7
  %2 = icmp eq i32 %_58, 0
  br i1 %2, label %bb20, label %bb19

bb37:                                             ; preds = %bb13
  %_46 = load i8, ptr %_0.i13, align 1
  %_45 = sext i8 %_46 to i32
  %_44 = icmp eq i32 %_45, 125
  br i1 %_44, label %bb17, label %bb15

panic5:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_fa4bc888ad07019f0db2bcbda0386040) #6
  unreachable

bb15:                                             ; preds = %bb37
  %_56 = load i32, ptr %i, align 4
  %_55 = sext i32 %_56 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %expression, i64 %_55, i64 1) #7
  %_0.i12 = getelementptr inbounds i8, ptr %expression, i64 %_55
  %_90 = ptrtoint ptr %_0.i12 to i64
  %_93 = icmp eq i64 %_90, 0
  %_94 = and i1 %_93, true
  %_95 = xor i1 %_94, true
  br i1 %_95, label %bb36, label %panic6

bb36:                                             ; preds = %bb15
  %_53 = load i8, ptr %_0.i12, align 1
  %_52 = sext i8 %_53 to i32
  %_51 = icmp eq i32 %_52, 93
  br i1 %_51, label %bb17, label %bb28

panic6:                                           ; preds = %bb15
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0256b51cd303b4e9f5d46bf5a7b28fd7) #6
  unreachable

bb28:                                             ; preds = %bb39, %bb26, %bb36
  %3 = load i32, ptr %i, align 4
  %4 = add i32 %3, 1
  store i32 %4, ptr %i, align 4
  br label %bb1

bb20:                                             ; preds = %bb17
  %_64 = load i32, ptr %i, align 4
  %_63 = sext i32 %_64 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %expression, i64 %_63, i64 1) #7
  %_0.i11 = getelementptr inbounds i8, ptr %expression, i64 %_63
  %_83 = ptrtoint ptr %_0.i11 to i64
  %_86 = icmp eq i64 %_83, 0
  %_87 = and i1 %_86, true
  %_88 = xor i1 %_87, true
  br i1 %_88, label %bb35, label %panic7

bb19:                                             ; preds = %bb17
  store i32 0, ptr %_0, align 4
  br label %bb33

bb35:                                             ; preds = %bb20
  %_61 = load i8, ptr %_0.i11, align 1
  %_60 = sext i8 %_61 to i32
  %_65 = call i32 @stackTop() #7
  %_59 = sub i32 %_60, %_65
  %5 = icmp eq i32 %_59, 1
  br i1 %5, label %bb26, label %bb23

panic7:                                           ; preds = %bb20
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_975bf9a7acb289011a5c7bf18ca5d1dd) #6
  unreachable

bb26:                                             ; preds = %bb34, %bb35
  %_73 = call i32 @pop() #7
  br label %bb28

bb23:                                             ; preds = %bb35
  %_71 = load i32, ptr %i, align 4
  %_70 = sext i32 %_71 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %expression, i64 %_70, i64 1) #7
  %_0.i10 = getelementptr inbounds i8, ptr %expression, i64 %_70
  %_76 = ptrtoint ptr %_0.i10 to i64
  %_79 = icmp eq i64 %_76, 0
  %_80 = and i1 %_79, true
  %_81 = xor i1 %_80, true
  br i1 %_81, label %bb34, label %panic8

bb34:                                             ; preds = %bb23
  %_68 = load i8, ptr %_0.i10, align 1
  %_67 = sext i8 %_68 to i32
  %_72 = call i32 @stackTop() #7
  %_66 = sub i32 %_67, %_72
  %6 = icmp eq i32 %_66, 2
  br i1 %6, label %bb26, label %bb27

panic8:                                           ; preds = %bb23
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_51dbe3fc920b8ba279870bf1f238979b) #6
  unreachable

bb27:                                             ; preds = %bb34
  store i32 0, ptr %_0, align 4
  br label %bb33

bb39:                                             ; preds = %bb9
  %_33 = load i8, ptr %_0.i, align 1
  %_32 = sext i8 %_33 to i32
  call void @push(i32 %_32) #7
  br label %bb28

panic9:                                           ; preds = %bb9
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_167fbaccc2a0061dfeef6e13ce0d66cb) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @inStack(i8 signext %exp) unnamed_addr #2 {
start:
  %_0 = alloca [4 x i8], align 4
  %_3 = sext i8 %exp to i32
  %_2 = icmp eq i32 %_3, 43
  br i1 %_2, label %bb2, label %bb1

bb1:                                              ; preds = %start
  %_6 = sext i8 %exp to i32
  %_5 = icmp eq i32 %_6, 45
  br i1 %_5, label %bb2, label %bb3

bb2:                                              ; preds = %bb1, %start
  store i32 2, ptr %_0, align 4
  br label %bb11

bb3:                                              ; preds = %bb1
  %_9 = sext i8 %exp to i32
  %_8 = icmp eq i32 %_9, 42
  br i1 %_8, label %bb5, label %bb4

bb4:                                              ; preds = %bb3
  %_12 = sext i8 %exp to i32
  %_11 = icmp eq i32 %_12, 47
  br i1 %_11, label %bb5, label %bb6

bb5:                                              ; preds = %bb4, %bb3
  store i32 4, ptr %_0, align 4
  br label %bb11

bb6:                                              ; preds = %bb4
  %_15 = sext i8 %exp to i32
  %_14 = icmp eq i32 %_15, 94
  br i1 %_14, label %bb7, label %bb8

bb8:                                              ; preds = %bb6
  %_18 = sext i8 %exp to i32
  %_17 = icmp eq i32 %_18, 40
  br i1 %_17, label %bb9, label %bb10

bb7:                                              ; preds = %bb6
  store i32 5, ptr %_0, align 4
  br label %bb11

bb10:                                             ; preds = %bb8
  store i32 0, ptr %_0, align 4
  br label %bb11

bb9:                                              ; preds = %bb8
  store i32 0, ptr %_0, align 4
  br label %bb11

bb11:                                             ; preds = %bb2, %bb5, %bb7, %bb9, %bb10
  %0 = load i32, ptr %_0, align 4
  ret i32 %0
}

; Function Attrs: nounwind nonlazybind
define i32 @outStack(i8 signext %exp) unnamed_addr #2 {
start:
  %_24 = alloca [48 x i8], align 8
  %_0 = alloca [4 x i8], align 4
  %_3 = sext i8 %exp to i32
  %_2 = icmp eq i32 %_3, 43
  br i1 %_2, label %bb2, label %bb1

bb1:                                              ; preds = %start
  %_6 = sext i8 %exp to i32
  %_5 = icmp eq i32 %_6, 45
  br i1 %_5, label %bb2, label %bb3

bb2:                                              ; preds = %bb1, %start
  store i32 1, ptr %_0, align 4
  br label %bb14

bb3:                                              ; preds = %bb1
  %_9 = sext i8 %exp to i32
  %_8 = icmp eq i32 %_9, 42
  br i1 %_8, label %bb5, label %bb4

bb4:                                              ; preds = %bb3
  %_12 = sext i8 %exp to i32
  %_11 = icmp eq i32 %_12, 47
  br i1 %_11, label %bb5, label %bb6

bb5:                                              ; preds = %bb4, %bb3
  store i32 3, ptr %_0, align 4
  br label %bb14

bb6:                                              ; preds = %bb4
  %_15 = sext i8 %exp to i32
  %_14 = icmp eq i32 %_15, 94
  br i1 %_14, label %bb7, label %bb8

bb8:                                              ; preds = %bb6
  %_18 = sext i8 %exp to i32
  %_17 = icmp eq i32 %_18, 40
  br i1 %_17, label %bb9, label %bb10

bb7:                                              ; preds = %bb6
  store i32 6, ptr %_0, align 4
  br label %bb14

bb10:                                             ; preds = %bb8
  %_21 = sext i8 %exp to i32
  %_20 = icmp eq i32 %_21, 41
  br i1 %_20, label %bb11, label %bb12

bb9:                                              ; preds = %bb8
  store i32 7, ptr %_0, align 4
  br label %bb14

bb12:                                             ; preds = %bb10
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h31ecd193ba9755e8E(ptr sret([48 x i8]) align 8 %_24, ptr align 8 @alloc_ff1f5ba68665d0a0ea1de849bf0f4e73) #7
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17h7c6e1d2d8f24a570E(ptr align 8 %_24, ptr align 8 @alloc_3ee843ad21d157d0d06007bbd3e108b8) #6
  unreachable

bb11:                                             ; preds = %bb10
  store i32 0, ptr %_0, align 4
  br label %bb14

bb14:                                             ; preds = %bb2, %bb5, %bb7, %bb9, %bb11
  %0 = load i32, ptr %_0, align 4
  ret i32 %0
}

; Function Attrs: nounwind nonlazybind
define i32 @isOperand(i8 signext %exp) unnamed_addr #2 {
start:
  %_0 = alloca [4 x i8], align 4
  %_3 = sext i8 %exp to i32
  %_2 = icmp eq i32 %_3, 43
  br i1 %_2, label %bb1, label %bb2

bb2:                                              ; preds = %start
  %_6 = sext i8 %exp to i32
  %_5 = icmp eq i32 %_6, 45
  br i1 %_5, label %bb3, label %bb4

bb1:                                              ; preds = %start
  store i32 0, ptr %_0, align 4
  br label %bb15

bb4:                                              ; preds = %bb2
  %_9 = sext i8 %exp to i32
  %_8 = icmp eq i32 %_9, 42
  br i1 %_8, label %bb5, label %bb6

bb3:                                              ; preds = %bb2
  store i32 0, ptr %_0, align 4
  br label %bb15

bb6:                                              ; preds = %bb4
  %_12 = sext i8 %exp to i32
  %_11 = icmp eq i32 %_12, 47
  br i1 %_11, label %bb7, label %bb8

bb5:                                              ; preds = %bb4
  store i32 0, ptr %_0, align 4
  br label %bb15

bb8:                                              ; preds = %bb6
  %_15 = sext i8 %exp to i32
  %_14 = icmp eq i32 %_15, 41
  br i1 %_14, label %bb9, label %bb10

bb7:                                              ; preds = %bb6
  store i32 0, ptr %_0, align 4
  br label %bb15

bb10:                                             ; preds = %bb8
  %_18 = sext i8 %exp to i32
  %_17 = icmp eq i32 %_18, 40
  br i1 %_17, label %bb11, label %bb12

bb9:                                              ; preds = %bb8
  store i32 0, ptr %_0, align 4
  br label %bb15

bb12:                                             ; preds = %bb10
  %_21 = sext i8 %exp to i32
  %_20 = icmp eq i32 %_21, 94
  br i1 %_20, label %bb13, label %bb14

bb11:                                             ; preds = %bb10
  store i32 0, ptr %_0, align 4
  br label %bb15

bb14:                                             ; preds = %bb12
  store i32 1, ptr %_0, align 4
  br label %bb15

bb13:                                             ; preds = %bb12
  store i32 0, ptr %_0, align 4
  br label %bb15

bb15:                                             ; preds = %bb1, %bb3, %bb5, %bb7, %bb9, %bb11, %bb13, %bb14
  %0 = load i32, ptr %_0, align 4
  ret i32 %0
}

; Function Attrs: nounwind nonlazybind
define i32 @precedence(i8 signext %exp) unnamed_addr #2 {
start:
  %_0 = alloca [4 x i8], align 4
  %_3 = sext i8 %exp to i32
  %_2 = icmp eq i32 %_3, 43
  br i1 %_2, label %bb2, label %bb1

bb1:                                              ; preds = %start
  %_6 = sext i8 %exp to i32
  %_5 = icmp eq i32 %_6, 45
  br i1 %_5, label %bb2, label %bb3

bb2:                                              ; preds = %bb1, %start
  store i32 1, ptr %_0, align 4
  br label %bb7

bb3:                                              ; preds = %bb1
  %_9 = sext i8 %exp to i32
  %_8 = icmp eq i32 %_9, 42
  br i1 %_8, label %bb5, label %bb4

bb4:                                              ; preds = %bb3
  %_12 = sext i8 %exp to i32
  %_11 = icmp eq i32 %_12, 47
  br i1 %_11, label %bb5, label %bb6

bb5:                                              ; preds = %bb4, %bb3
  store i32 2, ptr %_0, align 4
  br label %bb7

bb6:                                              ; preds = %bb4
  store i32 0, ptr %_0, align 4
  br label %bb7

bb7:                                              ; preds = %bb2, %bb5, %bb6
  %0 = load i32, ptr %_0, align 4
  ret i32 %0
}

; Function Attrs: nounwind nonlazybind
define ptr @makePostfix(ptr %infix) unnamed_addr #2 {
start:
  %j = alloca [4 x i8], align 4
  %i = alloca [4 x i8], align 4
  %_4 = call i64 @strlen(ptr %infix) #7
  %_2 = call ptr @malloc(i64 %_4) #7
  store i32 0, ptr %i, align 4
  store i32 0, ptr %j, align 4
  store i32 0, ptr %j, align 4
  %_10 = load i32, ptr %j, align 4
  store i32 %_10, ptr %i, align 4
  br label %bb5

bb5:                                              ; preds = %bb47, %bb45, %bb43, %bb28, %start
  %_16 = load i32, ptr %i, align 4
  %_15 = sext i32 %_16 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %infix, i64 %_15, i64 1) #7
  %_0.i20 = getelementptr inbounds i8, ptr %infix, i64 %_15
  %_152 = ptrtoint ptr %_0.i20 to i64
  %_155 = icmp eq i64 %_152, 0
  %_156 = and i1 %_155, true
  %_157 = xor i1 %_156, true
  br i1 %_157, label %bb50, label %panic

bb50:                                             ; preds = %bb5
  %_13 = load i8, ptr %_0.i20, align 1
  %_12 = sext i8 %_13 to i32
  %_11 = icmp ne i32 %_12, 0
  br i1 %_11, label %bb7, label %bb30

panic:                                            ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4216cc1e97efdec0f24e32c76cb8cc62) #6
  unreachable

bb30:                                             ; preds = %bb41, %bb37, %bb50
  %_63 = call i32 @isEmpty() #7
  %0 = icmp eq i32 %_63, 0
  br i1 %0, label %bb32, label %bb38

bb7:                                              ; preds = %bb50
  %_22 = load i32, ptr %i, align 4
  %_21 = sext i32 %_22 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %infix, i64 %_21, i64 1) #7
  %_0.i16 = getelementptr inbounds i8, ptr %infix, i64 %_21
  %_145 = ptrtoint ptr %_0.i16 to i64
  %_148 = icmp eq i64 %_145, 0
  %_149 = and i1 %_148, true
  %_150 = xor i1 %_149, true
  br i1 %_150, label %bb49, label %panic4

bb32:                                             ; preds = %bb30
  %_69 = load i32, ptr %i, align 4
  %_68 = sext i32 %_69 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %infix, i64 %_68, i64 1) #7
  %_0.i19 = getelementptr inbounds i8, ptr %infix, i64 %_68
  %_96 = ptrtoint ptr %_0.i19 to i64
  %_99 = icmp eq i64 %_96, 0
  %_100 = and i1 %_99, true
  %_101 = xor i1 %_100, true
  br i1 %_101, label %bb42, label %panic1

bb38:                                             ; preds = %bb30
  %_80 = load i32, ptr %j, align 4
  %_79 = sext i32 %_80 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %_2, i64 %_79, i64 1) #7
  %_0.i17 = getelementptr inbounds i8, ptr %_2, i64 %_79
  %_82 = ptrtoint ptr %_0.i17 to i64
  %_85 = icmp eq i64 %_82, 0
  %_86 = and i1 %_85, true
  %_87 = xor i1 %_86, true
  br i1 %_87, label %bb40, label %panic3

bb42:                                             ; preds = %bb32
  %_66 = load i8, ptr %_0.i19, align 1
  %_65 = sext i8 %_66 to i32
  %_64 = icmp ne i32 %_65, 40
  br i1 %_64, label %bb34, label %bb37

panic1:                                           ; preds = %bb32
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_3ea038cebbdb12175e85a3d888bbd9e1) #6
  unreachable

bb37:                                             ; preds = %bb42
  %_76 = call i32 @pop() #7
  br label %bb30

bb34:                                             ; preds = %bb42
  %fresh4 = load i32, ptr %j, align 4
  %_72 = load i32, ptr %j, align 4
  %1 = add i32 %_72, 1
  store i32 %1, ptr %j, align 4
  %_73 = call i32 @pop() #7
  %_75 = sext i32 %fresh4 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %_2, i64 %_75, i64 1) #7
  %_0.i18 = getelementptr inbounds i8, ptr %_2, i64 %_75
  %_89 = ptrtoint ptr %_0.i18 to i64
  %_92 = icmp eq i64 %_89, 0
  %_93 = and i1 %_92, true
  %_94 = xor i1 %_93, true
  br i1 %_94, label %bb41, label %panic2

bb41:                                             ; preds = %bb34
  %2 = trunc i32 %_73 to i8
  store i8 %2, ptr %_0.i18, align 1
  br label %bb30

panic2:                                           ; preds = %bb34
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_05148f928ae8b7e88c252992df7f302e) #6
  unreachable

bb40:                                             ; preds = %bb38
  store i8 0, ptr %_0.i17, align 1
  ret ptr %_2

panic3:                                           ; preds = %bb38
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_fb178a354adabb5a9cb6d85f5802ae15) #6
  unreachable

bb49:                                             ; preds = %bb7
  %_19 = load i8, ptr %_0.i16, align 1
  %_18 = call i32 @isOperand(i8 signext %_19) #7
  %3 = icmp eq i32 %_18, 0
  br i1 %3, label %bb13, label %bb10

panic4:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b62e430e7cf6b08a2123f185e5c52b56) #6
  unreachable

bb13:                                             ; preds = %bb49
  %_35 = call i32 @stackTop() #7
  %_34 = trunc i32 %_35 to i8
  %_33 = call i32 @inStack(i8 signext %_34) #7
  %_40 = load i32, ptr %i, align 4
  %_39 = sext i32 %_40 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %infix, i64 %_39, i64 1) #7
  %_0.i15 = getelementptr inbounds i8, ptr %infix, i64 %_39
  %_124 = ptrtoint ptr %_0.i15 to i64
  %_127 = icmp eq i64 %_124, 0
  %_128 = and i1 %_127, true
  %_129 = xor i1 %_128, true
  br i1 %_129, label %bb46, label %panic5

bb10:                                             ; preds = %bb49
  %fresh0 = load i32, ptr %i, align 4
  %_24 = load i32, ptr %i, align 4
  %4 = add i32 %_24, 1
  store i32 %4, ptr %i, align 4
  %fresh1 = load i32, ptr %j, align 4
  %_26 = load i32, ptr %j, align 4
  %5 = add i32 %_26, 1
  store i32 %5, ptr %j, align 4
  %_29 = sext i32 %fresh0 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %infix, i64 %_29, i64 1) #7
  %_0.i11 = getelementptr inbounds i8, ptr %infix, i64 %_29
  %_138 = ptrtoint ptr %_0.i11 to i64
  %_141 = icmp eq i64 %_138, 0
  %_142 = and i1 %_141, true
  %_143 = xor i1 %_142, true
  br i1 %_143, label %bb48, label %panic9

bb46:                                             ; preds = %bb13
  %_37 = load i8, ptr %_0.i15, align 1
  %_36 = call i32 @outStack(i8 signext %_37) #7
  %_32 = icmp slt i32 %_33, %_36
  br i1 %_32, label %bb18, label %bb20

panic5:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_84580709077cf7842c2f67980e374c85) #6
  unreachable

bb20:                                             ; preds = %bb46
  %_51 = call i32 @stackTop() #7
  %_50 = trunc i32 %_51 to i8
  %_49 = call i32 @inStack(i8 signext %_50) #7
  %_56 = load i32, ptr %i, align 4
  %_55 = sext i32 %_56 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %infix, i64 %_55, i64 1) #7
  %_0.i14 = getelementptr inbounds i8, ptr %infix, i64 %_55
  %_110 = ptrtoint ptr %_0.i14 to i64
  %_113 = icmp eq i64 %_110, 0
  %_114 = and i1 %_113, true
  %_115 = xor i1 %_114, true
  br i1 %_115, label %bb44, label %panic6

bb18:                                             ; preds = %bb46
  %fresh2 = load i32, ptr %i, align 4
  %_42 = load i32, ptr %i, align 4
  %6 = add i32 %_42, 1
  store i32 %6, ptr %i, align 4
  %_47 = sext i32 %fresh2 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %infix, i64 %_47, i64 1) #7
  %_0.i12 = getelementptr inbounds i8, ptr %infix, i64 %_47
  %_117 = ptrtoint ptr %_0.i12 to i64
  %_120 = icmp eq i64 %_117, 0
  %_121 = and i1 %_120, true
  %_122 = xor i1 %_121, true
  br i1 %_122, label %bb45, label %panic8

bb44:                                             ; preds = %bb20
  %_53 = load i8, ptr %_0.i14, align 1
  %_52 = call i32 @outStack(i8 signext %_53) #7
  %_48 = icmp sgt i32 %_49, %_52
  br i1 %_48, label %bb25, label %bb28

panic6:                                           ; preds = %bb20
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_92f706bfb5753740631b5bce761e6b93) #6
  unreachable

bb28:                                             ; preds = %bb44
  %_62 = call i32 @pop() #7
  %7 = load i32, ptr %i, align 4
  %8 = add i32 %7, 1
  store i32 %8, ptr %i, align 4
  br label %bb5

bb25:                                             ; preds = %bb44
  %fresh3 = load i32, ptr %j, align 4
  %_58 = load i32, ptr %j, align 4
  %9 = add i32 %_58, 1
  store i32 %9, ptr %j, align 4
  %_59 = call i32 @pop() #7
  %_61 = sext i32 %fresh3 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %_2, i64 %_61, i64 1) #7
  %_0.i13 = getelementptr inbounds i8, ptr %_2, i64 %_61
  %_103 = ptrtoint ptr %_0.i13 to i64
  %_106 = icmp eq i64 %_103, 0
  %_107 = and i1 %_106, true
  %_108 = xor i1 %_107, true
  br i1 %_108, label %bb43, label %panic7

bb43:                                             ; preds = %bb25
  %10 = trunc i32 %_59 to i8
  store i8 %10, ptr %_0.i13, align 1
  br label %bb5

panic7:                                           ; preds = %bb25
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c5c6688f745a3542086d8a22d410bf95) #6
  unreachable

bb45:                                             ; preds = %bb18
  %_45 = load i8, ptr %_0.i12, align 1
  %_44 = sext i8 %_45 to i32
  call void @push(i32 %_44) #7
  br label %bb5

panic8:                                           ; preds = %bb18
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f812ffd62f3340ff8012308e0dd2aa03) #6
  unreachable

bb48:                                             ; preds = %bb10
  %_27 = load i8, ptr %_0.i11, align 1
  %_31 = sext i32 %fresh1 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %_2, i64 %_31, i64 1) #7
  %_0.i = getelementptr inbounds i8, ptr %_2, i64 %_31
  %_131 = ptrtoint ptr %_0.i to i64
  %_134 = icmp eq i64 %_131, 0
  %_135 = and i1 %_134, true
  %_136 = xor i1 %_135, true
  br i1 %_136, label %bb47, label %panic10

panic9:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_3b90d571b7c6adb66972c6bb025dcb04) #6
  unreachable

bb47:                                             ; preds = %bb48
  store i8 %_27, ptr %_0.i, align 1
  br label %bb5

panic10:                                          ; preds = %bb48
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9a13760a5f4e4a724d79ed0253bc0467) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @evaluate(ptr %postfix) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %result = alloca [4 x i8], align 4
  %second = alloca [4 x i8], align 4
  %first = alloca [4 x i8], align 4
  store i32 0, ptr %first, align 4
  store i32 0, ptr %second, align 4
  store i32 0, ptr %result, align 4
  store i32 0, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb19, %start
  %_11 = load i32, ptr %i, align 4
  %_10 = sext i32 %_11 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %postfix, i64 %_10, i64 1) #7
  %_0.i8 = getelementptr inbounds i8, ptr %postfix, i64 %_10
  %_69 = ptrtoint ptr %_0.i8 to i64
  %_72 = icmp eq i64 %_69, 0
  %_73 = and i1 %_72, true
  %_74 = xor i1 %_73, true
  br i1 %_74, label %bb25, label %panic

bb25:                                             ; preds = %bb1
  %_8 = load i8, ptr %_0.i8, align 1
  %_7 = sext i8 %_8 to i32
  %_6 = icmp ne i32 %_7, 0
  br i1 %_6, label %bb3, label %bb20

panic:                                            ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_983052e18c29666c1ed0cc5dbf051897) #6
  unreachable

bb20:                                             ; preds = %bb25
  %_0 = call i32 @stackTop() #7
  ret i32 %_0

bb3:                                              ; preds = %bb25
  %_17 = load i32, ptr %i, align 4
  %_16 = sext i32 %_17 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %postfix, i64 %_16, i64 1) #7
  %_0.i7 = getelementptr inbounds i8, ptr %postfix, i64 %_16
  %_62 = ptrtoint ptr %_0.i7 to i64
  %_65 = icmp eq i64 %_62, 0
  %_66 = and i1 %_65, true
  %_67 = xor i1 %_66, true
  br i1 %_67, label %bb24, label %panic1

bb24:                                             ; preds = %bb3
  %_14 = load i8, ptr %_0.i7, align 1
  %_13 = call i32 @isOperand(i8 signext %_14) #7
  %0 = icmp eq i32 %_13, 0
  br i1 %0, label %bb8, label %bb6

panic1:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_96c9254f824a1b30735948f19566bdf7) #6
  unreachable

bb8:                                              ; preds = %bb24
  %_26 = call i32 @pop() #7
  store i32 %_26, ptr %first, align 4
  %_27 = call i32 @pop() #7
  store i32 %_27, ptr %second, align 4
  %_32 = load i32, ptr %i, align 4
  %_31 = sext i32 %_32 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %postfix, i64 %_31, i64 1) #7
  %_0.i6 = getelementptr inbounds i8, ptr %postfix, i64 %_31
  %_48 = ptrtoint ptr %_0.i6 to i64
  %_51 = icmp eq i64 %_48, 0
  %_52 = and i1 %_51, true
  %_53 = xor i1 %_52, true
  br i1 %_53, label %bb22, label %panic2

bb6:                                              ; preds = %bb24
  %_24 = load i32, ptr %i, align 4
  %_23 = sext i32 %_24 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h37b811ea943387ddE"(ptr %postfix, i64 %_23, i64 1) #7
  %_0.i = getelementptr inbounds i8, ptr %postfix, i64 %_23
  %_55 = ptrtoint ptr %_0.i to i64
  %_58 = icmp eq i64 %_55, 0
  %_59 = and i1 %_58, true
  %_60 = xor i1 %_59, true
  br i1 %_60, label %bb23, label %panic5

bb22:                                             ; preds = %bb8
  %_29 = load i8, ptr %_0.i6, align 1
  %_28 = sext i8 %_29 to i32
  switch i32 %_28, label %bb18 [
    i32 43, label %bb15
    i32 45, label %bb14
    i32 47, label %bb13
    i32 42, label %bb12
  ]

panic2:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_efb164c52b91decdd2f873d4a92fa19c) #6
  unreachable

bb18:                                             ; preds = %bb12, %bb17, %bb14, %bb15, %bb22
  %_46 = load i32, ptr %result, align 4
  call void @push(i32 %_46) #7
  br label %bb19

bb15:                                             ; preds = %bb22
  %_33 = load i32, ptr %second, align 4
  %_34 = load i32, ptr %first, align 4
  %1 = add i32 %_33, %_34
  store i32 %1, ptr %result, align 4
  br label %bb18

bb14:                                             ; preds = %bb22
  %_35 = load i32, ptr %second, align 4
  %_36 = load i32, ptr %first, align 4
  %2 = sub i32 %_35, %_36
  store i32 %2, ptr %result, align 4
  br label %bb18

bb13:                                             ; preds = %bb22
  %_37 = load i32, ptr %second, align 4
  %_38 = load i32, ptr %first, align 4
  %_39 = icmp eq i32 %_38, 0
  br i1 %_39, label %panic3, label %bb16

bb12:                                             ; preds = %bb22
  %_43 = load i32, ptr %second, align 4
  %_44 = load i32, ptr %first, align 4
  %3 = mul i32 %_43, %_44
  store i32 %3, ptr %result, align 4
  br label %bb18

bb16:                                             ; preds = %bb13
  %_40 = icmp eq i32 %_38, -1
  %_41 = icmp eq i32 %_37, -2147483648
  %_42 = and i1 %_40, %_41
  br i1 %_42, label %panic4, label %bb17

panic3:                                           ; preds = %bb13
; call core::panicking::panic_const::panic_const_div_by_zero
  call void @_ZN4core9panicking11panic_const23panic_const_div_by_zero17h167d329a5f43243cE(ptr align 8 @alloc_a59064e17edea80d167e86523733474a) #6
  unreachable

bb17:                                             ; preds = %bb16
  %4 = sdiv i32 %_37, %_38
  store i32 %4, ptr %result, align 4
  br label %bb18

panic4:                                           ; preds = %bb16
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_a59064e17edea80d167e86523733474a) #6
  unreachable

bb19:                                             ; preds = %bb23, %bb18
  %5 = load i32, ptr %i, align 4
  %6 = add i32 %5, 1
  store i32 %6, ptr %i, align 4
  br label %bb1

bb23:                                             ; preds = %bb6
  %_21 = load i8, ptr %_0.i, align 1
  %_20 = sext i8 %_21 to i32
  %_19 = sub i32 %_20, 48
  call void @push(i32 %_19) #7
  br label %bb19

panic5:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f0c813f7c2c17218b90397294dee8199) #6
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #3

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #4

; Function Attrs: nounwind nonlazybind
declare ptr @malloc(i64) unnamed_addr #2

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #5

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare i32 @printf(ptr, ...) unnamed_addr #2

; Function Attrs: nounwind nonlazybind
declare void @free(ptr) unnamed_addr #2

; core::panicking::panic_fmt
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking9panic_fmt17h7c6e1d2d8f24a570E(ptr align 8, ptr align 8) unnamed_addr #4

; Function Attrs: nounwind nonlazybind
declare i64 @strlen(ptr) unnamed_addr #2

; core::panicking::panic_const::panic_const_div_by_zero
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking11panic_const23panic_const_div_by_zero17h167d329a5f43243cE(ptr align 8) unnamed_addr #4

; core::panicking::panic_const::panic_const_div_overflow
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8) unnamed_addr #4

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #5 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { noreturn nounwind }
attributes #7 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
