

================================================================
== Vivado HLS Report for 'cpp_FIR'
================================================================
* Date:           Mon Feb 25 21:58:57 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HlsTest18
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.713|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   79|   79|   79|   79|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+-----+-----+-----+-----+---------+
        |                      |            |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module   | min | max | min | max |   Type  |
        +----------------------+------------+-----+-----+-----+-----+---------+
        |grp_operator_s_fu_36  |operator_s  |   78|   78|   78|   78|   none  |
        +----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        9|      2|     272|   1367|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      2|     274|   1382|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+-------+-----+------+
    |       Instance       |   Module   | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------+------------+---------+-------+-----+------+
    |grp_operator_s_fu_36  |operator_s  |        9|      2|  272|  1367|
    +----------------------+------------+---------+-------+-----+------+
    |Total                 |            |        9|      2|  272|  1367|
    +----------------------+------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    cpp_FIR   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    cpp_FIR   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    cpp_FIR   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    cpp_FIR   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    cpp_FIR   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    cpp_FIR   | return value |
|ap_return  | out |   42| ap_ctrl_hs |    cpp_FIR   | return value |
|x_V        |  in |   20|   ap_none  |      x_V     |    scalar    |
|y_V        |  in |   20|   ap_none  |      y_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

