
---------- Begin Simulation Statistics ----------
final_tick                               1596937400000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58585                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702196                       # Number of bytes of host memory used
host_op_rate                                    58756                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24521.77                       # Real time elapsed on the host
host_tick_rate                               65123259                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436603452                       # Number of instructions simulated
sim_ops                                    1440807195                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.596937                       # Number of seconds simulated
sim_ticks                                1596937400000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.304135                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              185715788                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           210313806                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19956606                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        276523188                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21060621                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22495079                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1434458                       # Number of indirect misses.
system.cpu0.branchPred.lookups              352459670                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187767                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100253                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10954941                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547405                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33268779                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309700                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       62034866                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316563861                       # Number of instructions committed
system.cpu0.commit.committedOps            1318667427                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2432761247                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.542046                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.261279                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1759580043     72.33%     72.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    415781165     17.09%     89.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     99601544      4.09%     93.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     85217263      3.50%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24864959      1.02%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6003933      0.25%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6703275      0.28%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1740286      0.07%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33268779      1.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2432761247                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143445                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273935606                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171769                       # Number of loads committed
system.cpu0.commit.membars                    4203722                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203728      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742073003     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272014     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185774     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318667427                       # Class of committed instruction
system.cpu0.commit.refs                     558457816                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316563861                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318667427                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.417740                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.417740                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            494688000                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9055756                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           181005848                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1414705614                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               964866341                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                970845430                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10963385                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13252533                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6564515                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  352459670                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                240230349                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1469643912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5246471                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1441243496                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39930102                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.110728                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         958318595                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         206776409                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.452778                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2447927671                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.589620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883599                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1424523111     58.19%     58.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               761296743     31.10%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               146965086      6.00%     95.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                92228512      3.77%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13833708      0.57%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4750225      0.19%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   96166      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100986      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2133134      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2447927671                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      735181779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11080603                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335190928                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.429176                       # Inst execution rate
system.cpu0.iew.exec_refs                   589832500                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155082429                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              378102669                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            435874417                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106450                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9473205                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           155746915                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1380621071                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            434750071                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8271328                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1366114566                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2042007                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15860199                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10963385                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             20301878                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       331150                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26116339                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        69316                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7856                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4355519                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30702648                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2460857                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7856                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       771900                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10308703                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                623207586                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1352277374                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826998                       # average fanout of values written-back
system.cpu0.iew.wb_producers                515391557                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.424829                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1352424059                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1677534114                       # number of integer regfile reads
system.cpu0.int_regfile_writes              872057148                       # number of integer regfile writes
system.cpu0.ipc                              0.413609                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.413609                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205618      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            762818660     55.50%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848648      0.86%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100407      0.15%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           440201591     32.03%     88.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          153210921     11.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1374385895                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3471687                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002526                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 794339     22.88%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2156809     62.13%     85.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               520537     14.99%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1373651912                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5200444763                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1352277324                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1442581507                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1374310739                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1374385895                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310332                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       61953559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           273718                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           632                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28561500                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2447927671                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.561449                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.830537                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1456601293     59.50%     59.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          717571336     29.31%     88.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          195412820      7.98%     96.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59414873      2.43%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12215179      0.50%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3226445      0.13%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2038597      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1057247      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             389881      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2447927671                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.431775                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19433587                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1468277                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           435874417                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          155746915                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1888                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3183109450                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10765352                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              414830407                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845207539                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14344355                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               978515434                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22648685                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25174                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1719497852                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1402005848                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          914637045                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                962293702                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              43267443                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10963385                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             80905640                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                69429439                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1719497808                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        419103                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5866                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33257797                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5866                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3780170672                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2776608400                       # The number of ROB writes
system.cpu0.timesIdled                       35862022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1855                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.866292                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20969434                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23077242                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2805192                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31203892                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1073080                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1094546                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           21466                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35802933                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47894                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1993833                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28114347                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3925159                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16611894                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120039591                       # Number of instructions committed
system.cpu1.commit.committedOps             122139768                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    490281037                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249122                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.007365                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    441357220     90.02%     90.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24201848      4.94%     94.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8219919      1.68%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6862838      1.40%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2044425      0.42%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1007713      0.21%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2341374      0.48%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       320541      0.07%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3925159      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    490281037                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797299                       # Number of function calls committed.
system.cpu1.commit.int_insts                116577295                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30171836                       # Number of loads committed
system.cpu1.commit.membars                    4200123                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200123      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76650436     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32271836     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017229      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122139768                       # Class of committed instruction
system.cpu1.commit.refs                      41289077                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120039591                       # Number of Instructions Simulated
system.cpu1.committedOps                    122139768                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.117317                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.117317                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            398186125                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               861880                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19895274                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145832326                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23268773                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65008452                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1995503                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2085968                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5209562                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35802933                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21688285                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    467109218                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               245629                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151317920                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5613724                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072440                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23752334                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22042514                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.306162                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         493668415                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.310773                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.730347                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               394973487     80.01%     80.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63267768     12.82%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20243368      4.10%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11668144      2.36%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2978519      0.60%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  477344      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   59507      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     271      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           493668415                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         572611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2074808                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30616023                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.270319                       # Inst execution rate
system.cpu1.iew.exec_refs                    45509382                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11515014                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              323445111                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34423093                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100708                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2355106                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11836840                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138709283                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33994368                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2127239                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133602748                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1914072                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6748040                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1995503                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11211486                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       182311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          954415                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31365                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2282                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15417                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4251257                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       719599                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2282                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       550804                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1524004                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78319808                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131905615                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835133                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65407423                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.266885                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131979652                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169473097                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88780097                       # number of integer regfile writes
system.cpu1.ipc                              0.242877                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.242877                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200221      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85375080     62.90%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36695454     27.04%     93.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9459085      6.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135729987                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3072515                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022637                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 710398     23.12%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1866311     60.74%     83.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               495804     16.14%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134602267                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         768439473                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131905603                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        155280496                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132408231                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135729987                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301052                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16569514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           238595                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           383                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6952865                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    493668415                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.274942                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.768102                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          412161588     83.49%     83.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50379761     10.21%     93.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19296784      3.91%     97.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5302129      1.07%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3972368      0.80%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1121696      0.23%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             855097      0.17%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             410199      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             168793      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      493668415                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.274623                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13597773                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1272723                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34423093                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11836840                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       494241026                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2699616417                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              350359733                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81672320                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14096060                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26882199                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3824746                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                31421                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182038348                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143242728                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96437728                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65650126                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30806908                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1995503                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48766629                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14765408                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182038336                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         14225                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               627                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29808959                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           627                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   625107358                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280900988                       # The number of ROB writes
system.cpu1.timesIdled                          18022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10207592                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3050420                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15069297                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              43831                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2570787                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18305171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      36576319                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       194543                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33277                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71945656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11620984                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    143893308                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11654261                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14784141                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3973031                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14297972                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              345                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3520281                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3520276                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14784141                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           271                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     54880736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               54880736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1425756672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1425756672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              552                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18305316                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18305316    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18305316                       # Request fanout histogram
system.membus.respLayer1.occupancy        95770457438                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         57213882986                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1345669500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1062437415.160379                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      6034500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2605906500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1591554722000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5382678000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201320622                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201320622                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201320622                       # number of overall hits
system.cpu0.icache.overall_hits::total      201320622                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38909727                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38909727                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38909727                       # number of overall misses
system.cpu0.icache.overall_misses::total     38909727                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 878953059998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 878953059998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 878953059998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 878953059998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    240230349                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    240230349                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    240230349                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    240230349                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161968                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161968                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161968                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161968                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22589.545797                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22589.545797                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22589.545797                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22589.545797                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3242                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.568627                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36912721                       # number of writebacks
system.cpu0.icache.writebacks::total         36912721                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1996973                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1996973                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1996973                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1996973                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36912754                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36912754                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36912754                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36912754                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 792750414000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 792750414000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 792750414000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 792750414000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153656                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153656                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153656                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153656                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21476.328046                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21476.328046                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21476.328046                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21476.328046                       # average overall mshr miss latency
system.cpu0.icache.replacements              36912721                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201320622                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201320622                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38909727                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38909727                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 878953059998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 878953059998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    240230349                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    240230349                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161968                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161968                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22589.545797                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22589.545797                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1996973                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1996973                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36912754                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36912754                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 792750414000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 792750414000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153656                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153656                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21476.328046                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21476.328046                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          238233158                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36912721                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.453958                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        517373451                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       517373451                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    501714769                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       501714769                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    501714769                       # number of overall hits
system.cpu0.dcache.overall_hits::total      501714769                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     52669767                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      52669767                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     52669767                       # number of overall misses
system.cpu0.dcache.overall_misses::total     52669767                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2147190205684                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2147190205684                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2147190205684                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2147190205684                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    554384536                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    554384536                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    554384536                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    554384536                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.095006                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.095006                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.095006                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.095006                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40767.034449                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40767.034449                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40767.034449                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40767.034449                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23637348                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       572217                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           370708                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5514                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.762714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.775299                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32407966                       # number of writebacks
system.cpu0.dcache.writebacks::total         32407966                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     21172972                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     21172972                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     21172972                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     21172972                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31496795                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31496795                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31496795                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31496795                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 716568314333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 716568314333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 716568314333                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 716568314333                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056814                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056814                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056814                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056814                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22750.515230                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22750.515230                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22750.515230                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22750.515230                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32407966                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    367727885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      367727885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35474721                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35474721                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1124183087500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1124183087500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    403202606                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    403202606                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.087982                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.087982                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31689.694966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31689.694966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8604686                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8604686                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26870035                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26870035                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 498396880000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 498396880000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18548.426900                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18548.426900                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    133986884                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     133986884                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     17195046                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     17195046                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1023007118184                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1023007118184                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181930                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181930                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.113737                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.113737                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59494.293774                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59494.293774                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12568286                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12568286                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4626760                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4626760                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 218171434333                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 218171434333                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030604                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030604                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47154.257911                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47154.257911                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2131                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2131                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1790                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1790                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    141026000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    141026000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.456516                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.456516                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 78785.474860                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 78785.474860                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       807500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       807500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004591                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004591                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44861.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44861.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1057000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1057000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044537                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044537                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6145.348837                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6145.348837                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       885000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       885000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044537                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044537                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5145.348837                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5145.348837                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188211                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188211                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912042                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912042                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92502888500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92502888500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100253                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100253                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434253                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434253                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101423.934972                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101423.934972                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912042                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912042                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91590846500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91590846500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434253                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434253                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100423.934972                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100423.934972                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999474                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          535317865                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32408595                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.517775                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999474                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1145393771                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1145393771                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            31791995                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28452902                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               23990                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              285214                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60554101                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           31791995                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28452902                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              23990                       # number of overall hits
system.l2.overall_hits::.cpu1.data             285214                       # number of overall hits
system.l2.overall_hits::total                60554101                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           5120759                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3954450                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3947                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2310071                       # number of demand (read+write) misses
system.l2.demand_misses::total               11389227                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          5120759                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3954450                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3947                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2310071                       # number of overall misses
system.l2.overall_misses::total              11389227                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 396065372000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 416141920506                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    356406500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 257230945454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1069794644460                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 396065372000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 416141920506                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    356406500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 257230945454                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1069794644460                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36912754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32407352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           27937                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2595285                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71943328                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36912754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32407352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          27937                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2595285                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71943328                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.138726                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.122023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.141282                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.890103                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158308                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.138726                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.122023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.141282                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.890103                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158308                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77345.052169                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105233.830370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90298.074487                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111351.965136                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93930.399707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77345.052169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105233.830370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90298.074487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111351.965136                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93930.399707                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             270413                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9310                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.045435                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6857625                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3973031                       # number of writebacks
system.l2.writebacks::total                   3973031                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         155119                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          12217                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              167360                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        155119                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         12217                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             167360                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      5120747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3799331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2297854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11221867                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      5120747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3799331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2297854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7135862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18357729                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 344857325001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 366916734567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    316436000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 233309874508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 945400370076                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 344857325001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 366916734567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    316436000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 233309874508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 698667572645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1644067942721                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.138726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.117237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.140853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.885396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.155982                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.138726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.117237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.140853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.885396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.255169                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67345.120741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96574.037526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80415.756036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101533.811334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84246.264020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67345.120741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96574.037526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80415.756036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101533.811334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97909.344750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89557.261833                       # average overall mshr miss latency
system.l2.replacements                       29822063                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7569404                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7569404                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7569404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7569404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64183093                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64183093                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64183093                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64183093                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7135862                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7135862                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 698667572645                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 698667572645                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97909.344750                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97909.344750                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 60                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       333500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        74000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       407500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.979167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.684211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.895522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7095.744681                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5692.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6791.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       949500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       236000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1185500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.979167                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.631579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.880597                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20202.127660                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20093.220339                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       206500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       206500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15884.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 12147.058824                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       256500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       336500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19730.769231                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19794.117647                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3391975                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           115470                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3507445                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2145820                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1470834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3616654                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 229762587824                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 164414885749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  394177473573                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5537795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1586304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7124099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.387486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.927208                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.507665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107074.492653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111783.441061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108989.544914                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        87919                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9938                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            97857                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2057901                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1460896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3518797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 201860273510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 149002945786                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 350863219296                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.371610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.920943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.493929                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98090.371456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101994.218470                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99711.128348                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      31791995                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         23990                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           31815985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      5120759                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5124706                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 396065372000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    356406500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 396421778500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36912754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        27937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36940691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.138726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.141282                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.138728                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77345.052169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90298.074487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77355.028464                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      5120747                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5124682                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 344857325001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    316436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 345173761001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.138726                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.140853                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.138727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67345.120741                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80415.756036                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67355.157062                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25060927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       169744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25230671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1808630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       839237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2647867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 186379332682                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92816059705                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 279195392387                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26869557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1008981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27878538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.067311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.831767                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.094979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103050.006183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110595.766994                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105441.622403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        67200                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2279                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        69479                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1741430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       836958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2578388                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 165056461057                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  84306928722                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 249363389779                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.064811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.829508                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.092486                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94782.139424                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100730.178482                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96712.903480                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           47                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                75                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          292                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          100                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             392                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4529950                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2632969                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7162919                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          339                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          128                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           467                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.861357                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.781250                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.839400                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15513.527397                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26329.690000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18272.752551                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           82                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          121                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          210                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           61                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          271                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4224981                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1260488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5485469                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.619469                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.476562                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.580300                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20118.957143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20663.737705                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20241.583026                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999946                       # Cycle average of tags in use
system.l2.tags.total_refs                   150608504                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29822259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.050204                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.216369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.630664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.329904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.673903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.124577                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.565881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.056729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.161405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.010530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.205072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1179393331                       # Number of tag accesses
system.l2.tags.data_accesses               1179393331                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     327727744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     243248192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        251840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     147075456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    453179456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1171482688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    327727744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       251840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     327979584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    254273984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       254273984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        5120746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3800753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2298054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7080929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18304417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3973031                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3973031                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        205222662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        152321683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           157702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92098448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    283780351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             733580845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    205222662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       157702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        205380364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      159226019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            159226019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      159226019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       205222662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       152321683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          157702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92098448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    283780351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            892806864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3731149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   5120746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3545210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2281992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7080562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005691485750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229582                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229582                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            33402893                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3511224                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18304417                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3973031                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18304417                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3973031                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 271972                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                241882                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            638996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            644383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            644569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            641774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2470827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1739914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4179239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            652908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            650424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            642924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           645261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           638834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           683937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           635578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1388534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1134343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            231300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            233068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           244276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           229770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234647                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 619855740487                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                90162225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            957964084237                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34374.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53124.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13304467                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1734080                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18304417                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3973031                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8209669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2103957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1026456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  895301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  724392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  592737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  526046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  488162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  437489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  392191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 427668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 846300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 423998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 281047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 244755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 203751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 149540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  55686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  79692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 186082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 223958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 223372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 222688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 222907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 225213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 228613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 231531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 229234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 231057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 228465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 223377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 223900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6725015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.117280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.631853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.564885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4349713     64.68%     64.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1100636     16.37%     81.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       161306      2.40%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       113646      1.69%     85.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       127471      1.90%     87.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       146808      2.18%     89.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       146148      2.17%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        64369      0.96%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       514918      7.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6725015                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.544564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.032002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    549.470957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229577    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-106495            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229582                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.781442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           204383     89.02%     89.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3176      1.38%     90.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14882      6.48%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4908      2.14%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1447      0.63%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              501      0.22%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              184      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               71      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229582                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1154076480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                17406208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238791680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1171482688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            254273984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       722.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       149.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    733.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    159.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1596937376000                       # Total gap between requests
system.mem_ctrls.avgGap                      71684.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    327727744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    226893440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       251840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    146047488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    453155968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238791680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 205222661.827570676804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 142080359.568258583546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 157701.861074829852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91454735.796155810356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 283765642.911237478256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 149531021.065697371960                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      5120746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3800753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2298054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7080929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3973031                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 134659257177                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 211717402807                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    151196333                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 138159619389                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 473276608531                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 38881942030393                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26296.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55704.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38423.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60120.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66838.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9786468.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21015761760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11170134690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         45837621900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9769945140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     126060820080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     535403729160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     162357663360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       911615676090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        570.852481                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 415753241907                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  53325220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1127858938093                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27000866760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14351297235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         82914035400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9706501260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     126060820080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     699101944230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24506534880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       983641999845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.955265                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54711053269                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  53325220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1488901126731                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    16064734011.904762                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   79894947383.445129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       137000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 650269922000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   247499743000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1349437657000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21651953                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21651953                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21651953                       # number of overall hits
system.cpu1.icache.overall_hits::total       21651953                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36332                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36332                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36332                       # number of overall misses
system.cpu1.icache.overall_misses::total        36332                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    811208000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    811208000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    811208000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    811208000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21688285                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21688285                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21688285                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21688285                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001675                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001675                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001675                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001675                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22327.645051                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22327.645051                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22327.645051                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22327.645051                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           82                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        27905                       # number of writebacks
system.cpu1.icache.writebacks::total            27905                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8395                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8395                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8395                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8395                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        27937                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27937                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        27937                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27937                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    664368000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    664368000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    664368000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    664368000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001288                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001288                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001288                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001288                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23780.935677                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23780.935677                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23780.935677                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23780.935677                       # average overall mshr miss latency
system.cpu1.icache.replacements                 27905                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21651953                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21651953                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36332                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36332                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    811208000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    811208000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21688285                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21688285                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001675                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001675                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22327.645051                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22327.645051                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8395                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8395                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        27937                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27937                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    664368000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    664368000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001288                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001288                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23780.935677                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23780.935677                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992374                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18284011                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27905                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           655.223472                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        379345500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992374                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999762                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43404507                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43404507                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31607608                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31607608                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31607608                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31607608                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9730429                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9730429                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9730429                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9730429                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 983841051710                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 983841051710                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 983841051710                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 983841051710                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41338037                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41338037                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41338037                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41338037                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.235387                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.235387                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.235387                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.235387                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 101109.730281                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101109.730281                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 101109.730281                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101109.730281                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13889578                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       352146                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           187273                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4354                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.167542                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.878732                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2595141                       # number of writebacks
system.cpu1.dcache.writebacks::total          2595141                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7907974                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7907974                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7907974                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7907974                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1822455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1822455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1822455                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1822455                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 188932083360                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 188932083360                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 188932083360                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 188932083360                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044087                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044087                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044087                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044087                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103668.997786                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103668.997786                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103668.997786                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103668.997786                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2595141                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26757462                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26757462                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5563782                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5563782                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 455125139500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 455125139500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32321244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32321244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.172140                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.172140                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81801.396874                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81801.396874                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4554554                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4554554                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1009228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1009228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  96749229000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96749229000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95864.590558                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95864.590558                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4850146                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4850146                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4166647                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4166647                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 528715912210                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 528715912210                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9016793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9016793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.462099                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.462099                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 126892.417863                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 126892.417863                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3353420                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3353420                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       813227                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       813227                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  92182854360                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  92182854360                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 113354.394726                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 113354.394726                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          413                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          413                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          114                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          114                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3476500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3476500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.216319                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.216319                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30495.614035                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30495.614035                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2825500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2825500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094877                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094877                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        56510                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        56510                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       539000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       539000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.241611                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.241611                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4990.740741                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4990.740741                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       433000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       433000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.239374                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.239374                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4046.728972                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4046.728972                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326286                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326286                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773714                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773714                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77385767500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77385767500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368435                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368435                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100018.569523                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100018.569523                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773714                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773714                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76612053500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76612053500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368435                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368435                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99018.569523                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99018.569523                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.040780                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35526983                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2596068                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.684920                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        379357000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.040780                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.907524                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.907524                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89474119                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89474119                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1596937400000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64819976                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11542435                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64374329                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        25849032                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13120453                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             353                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            631                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7124970                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7124970                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36940691                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27879286                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          467                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          467                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110738228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97224745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        83779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7786905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             215833657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4724830336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4148180352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3573888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    332187264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9208771840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        42944683                       # Total snoops (count)
system.tol2bus.snoopTraffic                 254377664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        114890780                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.103433                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.305501                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              103041450     89.69%     89.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11815152     10.28%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34146      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     32      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          114890780                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143892058649                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48632722579                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55371489271                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3894807150                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41918474                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1741255169000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 440691                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707208                       # Number of bytes of host memory used
host_op_rate                                   441960                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3594.97                       # Real time elapsed on the host
host_tick_rate                               40144380                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584270692                       # Number of instructions simulated
sim_ops                                    1588831062                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.144318                       # Number of seconds simulated
sim_ticks                                144317769000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.718130                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               45115729                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            45243256                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7075684                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         46178866                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21852                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          35941                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14089                       # Number of indirect misses.
system.cpu0.branchPred.lookups               46411713                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8406                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41857                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3616979                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21485589                       # Number of branches committed
system.cpu0.commit.bw_lim_events               273242                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         402657                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       31410147                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74191708                       # Number of instructions committed
system.cpu0.commit.committedOps              74369979                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    273505155                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.271914                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.754006                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    233888932     85.52%     85.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15982363      5.84%     91.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     14324307      5.24%     96.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      8773799      3.21%     99.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       143278      0.05%     99.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        69830      0.03%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        36421      0.01%     99.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        12983      0.00%     99.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       273242      0.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    273505155                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27631396                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               47003                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70489761                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11798873                       # Number of loads committed
system.cpu0.commit.membars                     286487                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       286682      0.39%      0.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40973460     55.09%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2540      0.00%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66573      0.09%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.58%     60.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        102738      0.14%     60.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35758      0.05%     60.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3443487      4.63%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1550716      2.09%     67.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3924629      5.28%     72.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10290014     13.84%     86.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10284876     13.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74369979                       # Class of committed instruction
system.cpu0.commit.refs                      26050235                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74191708                       # Number of Instructions Simulated
system.cpu0.committedOps                     74369979                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.865420                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.865420                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            183993408                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3459514                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34911719                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             120329044                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                36828015                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 51781503                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3620015                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3311369                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3809051                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   46411713                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 26810471                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    240810291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2938472                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     143188350                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14157442                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.161836                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          32142813                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          45137581                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.499293                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         280031992                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.512509                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877065                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               196936676     70.33%     70.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31894083     11.39%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43476455     15.53%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 7003880      2.50%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  442737      0.16%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   20738      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   80135      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  113378      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   63910      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           280031992                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 27268581                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                18489943                       # number of floating regfile writes
system.cpu0.idleCycles                        6750120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3716862                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                28572054                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.321490                       # Inst execution rate
system.cpu0.iew.exec_refs                    30676334                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14310260                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25645760                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             16577929                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            146048                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6015731                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14463457                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          105751860                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             16366074                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3976125                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92197710                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                263819                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             71909102                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3620015                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             72202554                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       254808                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            4319                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          157                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1212                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4779056                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       212106                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1212                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       163884                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3552978                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 61245387                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91311773                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.641775                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 39305776                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.318401                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91325023                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               113356799                       # number of integer regfile reads
system.cpu0.int_regfile_writes               29815835                       # number of integer regfile writes
system.cpu0.ipc                              0.258704                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.258704                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           288548      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             52905348     55.01%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2857      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  615      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              70843      0.07%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3620806      3.76%     59.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             172982      0.18%     59.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35769      0.04%     59.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443701      3.58%     62.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4472611      4.65%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2876981      2.99%     70.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3935825      4.09%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       14006434     14.56%     89.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10340514     10.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              96173834                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               36622665                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           74918942                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     32445797                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          55225280                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     616060                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006406                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  33346      5.41%      5.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    12      0.00%      5.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     68      0.01%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    5      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  275      0.04%      5.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1602      0.26%      5.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                14742      2.39%      8.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              425881     69.13%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     77.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 95528     15.51%     92.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28101      4.56%     97.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13264      2.15%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3236      0.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              59878681                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         400270957                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     58865976                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         81909753                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 105261476                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 96173834                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             490384                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       31381965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2194178                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         87727                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16801319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    280031992                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.343439                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.726174                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          216713002     77.39%     77.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           38197231     13.64%     91.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18500027      6.61%     97.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5872029      2.10%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             534554      0.19%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             111988      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              71519      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              19944      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11698      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      280031992                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.335355                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4150937                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3507043                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            16577929                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14463457                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               12241563                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7056506                       # number of misc regfile writes
system.cpu0.numCycles                       286782112                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1853427                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              103227672                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38486052                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5556828                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                42132093                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18690157                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               158946                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            179686944                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             118758370                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           68648872                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 49766613                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              42807653                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3620015                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             62642750                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30162887                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         50482341                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       129204603                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      18642849                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            103496                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 23276377                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        104221                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   378993280                       # The number of ROB reads
system.cpu0.rob.rob_writes                  218087688                       # The number of ROB writes
system.cpu0.timesIdled                          67021                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.791994                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               45254784                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            45349113                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7068369                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         46288966                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17432                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24990                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7558                       # Number of indirect misses.
system.cpu1.branchPred.lookups               46417876                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3588                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41414                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3606765                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21380669                       # Number of branches committed
system.cpu1.commit.bw_lim_events               265349                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         401824                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31388527                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73475532                       # Number of instructions committed
system.cpu1.commit.committedOps              73653888                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    270958357                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.271827                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.751519                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    231633322     85.49%     85.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15846751      5.85%     91.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14289548      5.27%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8731790      3.22%     99.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        98216      0.04%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        54598      0.02%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27456      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11327      0.00%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       265349      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    270958357                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27644708                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               30271                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69772374                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11729332                       # Number of loads committed
system.cpu1.commit.membars                     286556                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       286556      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40664516     55.21%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            438      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         69226      0.09%     55.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.63%     60.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        106110      0.14%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        36852      0.05%     60.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3444500      4.68%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1478280      2.01%     67.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3579198      4.86%     72.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10292466     13.97%     86.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10287848     13.97%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73653888                       # Class of committed instruction
system.cpu1.commit.refs                      25637792                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73475532                       # Number of Instructions Simulated
system.cpu1.committedOps                     73653888                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.812289                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.812289                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            182550031                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3462418                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            34944378                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             119552830                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                36051626                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51488672                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3609123                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3332009                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3786819                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   46417876                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 26848329                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    239201015                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              3001079                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     142368012                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               14141454                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.165713                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31214395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          45272216                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.508258                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         277486271                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.514332                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.876160                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               194838880     70.22%     70.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31430095     11.33%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43753074     15.77%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6833062      2.46%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  356096      0.13%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   16390      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   92365      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  106432      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   59877      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           277486271                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 27283973                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                18504669                       # number of floating regfile writes
system.cpu1.idleCycles                        2623716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3636041                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                28389672                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.326498                       # Inst execution rate
system.cpu1.iew.exec_refs                    30287578                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13966324                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               25891756                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16504127                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            147760                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6076677                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14115955                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105015321                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16321254                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3968906                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             91455379                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                265997                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             71278056                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3609123                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             71575739                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       251446                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1141                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          843                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4774795                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       207495                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           843                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        80657                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3555384                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 60952065                       # num instructions consuming a value
system.cpu1.iew.wb_count                     90540247                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.642483                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 39160665                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.323231                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      90552367                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112293412                       # number of integer regfile reads
system.cpu1.int_regfile_writes               29545519                       # number of integer regfile writes
system.cpu1.ipc                              0.262310                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.262310                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           288088      0.30%      0.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52544512     55.06%     55.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 462      0.00%     55.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     55.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              73859      0.08%     55.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620633      3.79%     59.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             179747      0.19%     59.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          36864      0.04%     59.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3444677      3.61%     63.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4472495      4.69%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2810615      2.95%     70.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3586270      3.76%     74.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       14020456     14.69%     89.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10345415     10.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              95424285                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               36652791                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           74979944                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     32465042                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          55262106                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     592050                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006204                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  33334      5.63%      5.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  318      0.05%      5.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1241      0.21%      5.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                13573      2.29%      8.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              425898     71.94%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     80.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 98618     16.66%     96.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1453      0.25%     97.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            14306      2.42%     99.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3309      0.56%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              59075456                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         396142796                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     58075205                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         81115478                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 104520628                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 95424285                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             494693                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31361433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2195849                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         92869                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16837719                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    277486271                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.343888                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.724095                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          214503138     77.30%     77.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38004341     13.70%     91.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18528447      6.68%     97.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5767146      2.08%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             495679      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              89529      0.03%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              66076      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              20525      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11390      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      277486271                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.340667                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4142129                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3509969                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16504127                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14115955                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               12259542                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7064394                       # number of misc regfile writes
system.cpu1.numCycles                       280109987                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     8427230                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              102997962                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38208575                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5261123                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                41267010                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18695061                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               168450                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            178718710                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             118078679                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           68484004                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 49535969                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              41748269                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3609123                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             61590086                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                30275429                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         50581160                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       128137550                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      18486121                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            105678                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22901334                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        106401                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   375723268                       # The number of ROB reads
system.cpu1.rob.rob_writes                  216613446                       # The number of ROB writes
system.cpu1.timesIdled                          28958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2023235                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1524812                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4101244                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              20059                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                365971                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3919859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7803961                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        74714                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        28225                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3517409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2967731                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7034574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2995956                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2709239                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2423464                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1461183                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5933                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3567                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1199840                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1199807                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2709240                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           688                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11712966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11712966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    405280960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               405280960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7770                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3919268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3919268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3919268                       # Request fanout histogram
system.membus.respLayer1.occupancy        20385325913                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18234011907                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   144317769000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   144317769000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                840                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2206960.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6846033.230934                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     97988500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            420                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   143390845500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    926923500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     26737401                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        26737401                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     26737401                       # number of overall hits
system.cpu0.icache.overall_hits::total       26737401                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73069                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73069                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73069                       # number of overall misses
system.cpu0.icache.overall_misses::total        73069                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5289281498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5289281498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5289281498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5289281498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     26810470                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     26810470                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     26810470                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     26810470                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002725                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002725                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002725                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002725                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72387.489879                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72387.489879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72387.489879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72387.489879                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4723                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               88                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.670455                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67101                       # number of writebacks
system.cpu0.icache.writebacks::total            67101                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5967                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5967                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5967                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5967                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67102                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67102                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67102                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67102                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4875664498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4875664498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4875664498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4875664498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002503                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002503                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002503                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002503                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72660.494441                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72660.494441                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72660.494441                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72660.494441                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67101                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     26737401                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       26737401                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73069                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73069                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5289281498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5289281498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     26810470                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     26810470                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002725                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002725                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72387.489879                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72387.489879                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5967                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5967                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67102                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67102                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4875664498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4875664498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002503                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002503                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72660.494441                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72660.494441                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           26804719                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67133                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           399.277837                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         53688041                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        53688041                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16090851                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16090851                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16090851                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16090851                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13620140                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13620140                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13620140                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13620140                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1018933837563                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1018933837563                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1018933837563                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1018933837563                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     29710991                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     29710991                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     29710991                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     29710991                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.458421                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.458421                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.458421                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.458421                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74810.819680                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74810.819680                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74810.819680                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74810.819680                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     27104165                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          347                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           374587                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    72.357463                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    23.133333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1725965                       # number of writebacks
system.cpu0.dcache.writebacks::total          1725965                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11917370                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11917370                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11917370                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11917370                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1702770                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1702770                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1702770                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1702770                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 158005219312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 158005219312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 158005219312                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 158005219312                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057311                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057311                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057311                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057311                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92793.048569                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92793.048569                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92793.048569                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92793.048569                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1725965                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11366891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11366891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4206849                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4206849                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 279802617000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 279802617000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     15573740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     15573740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.270125                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.270125                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66511.209934                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66511.209934                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3437432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3437432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       769417                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       769417                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  69784492000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  69784492000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049405                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049405                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90697.881643                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90697.881643                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4723960                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4723960                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9413291                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9413291                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 739131220563                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 739131220563                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14137251                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14137251                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.665850                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.665850                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78519.958701                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78519.958701                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8479938                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8479938                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933353                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933353                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  88220727312                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  88220727312                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 94520.216158                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 94520.216158                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        72389                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        72389                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          947                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          947                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     36087000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36087000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        73336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        73336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012913                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012913                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38106.652587                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38106.652587                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          548                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          548                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          399                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          399                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005441                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005441                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18358.395990                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18358.395990                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        70316                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        70316                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1891                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1891                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     13655500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13655500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        72207                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        72207                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026189                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026189                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7221.311475                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7221.311475                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1889                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1889                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     11799500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11799500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026161                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026161                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6246.426681                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6246.426681                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       825500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       825500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       792500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       792500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9961                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9961                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31896                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31896                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2977056815                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2977056815                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41857                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41857                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.762023                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.762023                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 93336.368667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 93336.368667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31890                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31890                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2945152315                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2945152315                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.761880                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.761880                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 92353.474914                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 92353.474914                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.952559                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17982107                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1731963                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.382501                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.952559                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998517                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998517                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         61528713                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        61528713                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11610                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              268395                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9169                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              258271                       # number of demand (read+write) hits
system.l2.demand_hits::total                   547445                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11610                       # number of overall hits
system.l2.overall_hits::.cpu0.data             268395                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9169                       # number of overall hits
system.l2.overall_hits::.cpu1.data             258271                       # number of overall hits
system.l2.overall_hits::total                  547445                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             55492                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1454899                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             21586                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1421988                       # number of demand (read+write) misses
system.l2.demand_misses::total                2953965                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            55492                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1454899                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            21586                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1421988                       # number of overall misses
system.l2.overall_misses::total               2953965                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4638549489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 154963921121                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1900949489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 151774147059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     313277567158                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4638549489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 154963921121                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1900949489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 151774147059                       # number of overall miss cycles
system.l2.overall_miss_latency::total    313277567158                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1723294                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30755                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1680259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3501410                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1723294                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30755                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1680259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3501410                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.826980                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.844255                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.701870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.846291                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.843650                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.826980                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.844255                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.701870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.846291                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.843650                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83589.517210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106511.806745                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88063.999305                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106733.774869                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106053.242729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83589.517210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106511.806745                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88063.999305                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106733.774869                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106053.242729                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             410527                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7186                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      57.128723                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    770588                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2423461                       # number of writebacks
system.l2.writebacks::total                   2423461                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            634                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         128453                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         116490                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              245943                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           634                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        128453                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        116490                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             245943                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        54858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1326446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        21220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1305498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2708022                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        54858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1326446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        21220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1305498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1208220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3916242                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4051016494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 131682626341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1665065996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 129652462770                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 267051171601                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4051016494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 131682626341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1665065996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 129652462770                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 159255416109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 426306587710                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.817532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.769715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.689969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.776962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.817532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.769715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.689969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.776962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.118476                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73845.501003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99274.773599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78466.823563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99312.647564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98614.845670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73845.501003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99274.773599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78466.823563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99312.647564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 131809.948610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108856.037934                       # average overall mshr miss latency
system.l2.replacements                        6865987                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2453095                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2453095                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2453099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2453099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       990427                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           990427                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       990432                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       990432                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1208220                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1208220                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 159255416109                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 159255416109                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 131809.948610                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 131809.948610                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              83                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             231                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  314                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           729                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           630                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1359                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       838000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       892500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1730500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          812                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          861                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1673                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.897783                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.731707                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.812313                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1149.519890                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1416.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1273.362767                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          725                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          630                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1355                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14659999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     12461500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     27121499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.892857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.731707                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.809922                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20220.688276                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19780.158730                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20015.866421                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 65                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          197                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          200                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              397                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       698000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       523500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1221500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          226                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          236                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            462                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.871681                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.847458                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.859307                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3543.147208                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2617.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3076.826196                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          193                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          195                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          388                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3982500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4015499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7997999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.853982                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.826271                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.839827                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20634.715026                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20592.302564                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20613.399485                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           226075                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           214989                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                441064                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         733230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         705746                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1438976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  86954500684                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  84060344118                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  171014844802                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       959305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       920735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1880040                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.764335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.766503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.765396                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118591.029669                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119108.495292                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118844.820763                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       127552                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       115793                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           243345                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       605678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       589953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1195631                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  70942792386                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69145445822                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140088238208                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.631372                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.640741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.635960                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 117129.551323                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117205.007555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117166.783237                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11610                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9169                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20779                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        55492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        21586                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            77078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4638549489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1900949489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6539498978                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          97857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.826980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.701870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.787660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83589.517210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88063.999305                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84842.613690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          634                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          366                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1000                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        54858                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        21220                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        76078                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4051016494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1665065996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5716082490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.817532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.689969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.777441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73845.501003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78466.823563                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75134.499987                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        42320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        43282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             85602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       721669                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       716242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1437911                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  68009420437                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  67713802941                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 135723223378                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       763989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       759524                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1523513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.944607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.943014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.943813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94239.076969                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94540.396878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94389.168299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          901                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          697                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1598                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       720768                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       715545                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1436313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  60739833955                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  60507016948                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 121246850903                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.943427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.942097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.942764                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84270.991436                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84560.743137                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84415.340461                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          396                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          139                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               535                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          745                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          269                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1014                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19885957                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3684455                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     23570412                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1141                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          408                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1549                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.652936                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.659314                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.654616                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26692.559732                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13696.858736                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23244.982249                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          277                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           53                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          330                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          468                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          216                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          684                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9913889                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4899878                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14813767                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.410167                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.529412                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.441575                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21183.523504                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22684.620370                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21657.554094                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999771                       # Cycle average of tags in use
system.l2.tags.total_refs                     7903614                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6866912                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.150971                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.909595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.396946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.634102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.963937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.963851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.131340                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.545462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.009908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.030687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.361427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62455880                       # Number of tag accesses
system.l2.tags.data_accesses                 62455880                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3510848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      85048448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1358080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83664320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     76597248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          250178944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3510848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1358080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4868928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    155101696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       155101696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          54857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1328882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          21220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1307255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1196832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3909046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2423464                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2423464                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         24327205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        589313766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9410345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        579722931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    530754103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1733528350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     24327205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9410345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33737550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1074723487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1074723487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1074723487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        24327205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       589313766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9410345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       579722931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    530754103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2808251838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2419454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     54855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1321974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     21220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1301890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1196742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005650998750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       147265                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       147265                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6933265                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2288682                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3909047                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2423469                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3909047                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2423469                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12366                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4015                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            234480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            236463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            253326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            254892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            252293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            266034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            242507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            251425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            236882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            237999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           235696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           239454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           242878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           241349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           234467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           236536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            155231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            149150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            152028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149077                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 201899514981                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19483405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            274962283731                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51813.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70563.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        41                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3001673                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2130123                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3909047                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2423469                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  828612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  705962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  373733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  286605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  245139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  207985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  149525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  131035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  113501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  110740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 165505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 202187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 110408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  71616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  60781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  50843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  42035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  30371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  76108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 109684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 122659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 158121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 135503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 135992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 136733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 138940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 141244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  42985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  38998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  35285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  33105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  31149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  29667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  28114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  27912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  26675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  26294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  25942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  24770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  22638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  21967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  20901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  18130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     67                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1184341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.315429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.370300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.468467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       700896     59.18%     59.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       113956      9.62%     68.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24603      2.08%     70.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11626      0.98%     71.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9903      0.84%     72.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8108      0.68%     73.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7150      0.60%     73.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6355      0.54%     74.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       301744     25.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1184341                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       147265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.459912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.809713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.306461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       147249     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        147265                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       147265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.429274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.405483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.918816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           117532     79.81%     79.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2293      1.56%     81.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24350     16.53%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1315      0.89%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1003      0.68%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              416      0.28%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              308      0.21%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               45      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        147265                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              249387584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  791424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154845248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               250179008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155102016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1728.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1072.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1733.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1074.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  144317769500                       # Total gap between requests
system.mem_ctrls.avgGap                      22789.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3510720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     84606336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1358080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83320960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     76591488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154845248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 24326318.403661020100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 586250304.354413866997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9410345.028268832713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 577343736.515217304230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 530714190.849222421646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1072946519.842611908913                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        54858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1328882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        21220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1307255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1196832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2423469                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1779705136                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76606013954                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    781979170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  75463106208                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 120331479263                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3716289629909                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32442.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57646.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36851.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57726.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher    100541.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1533458.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4001898600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2127059550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13603563540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6253445160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      11392352400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      62482676100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2801033280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       102662028630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        711.360973                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6417718739                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4819100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 133080950261                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4454303280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2367514545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14218731660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6376120380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      11392352400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62468366820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2813083200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       104090472285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        721.258879                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6445825955                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4819100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 133052843045                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1194                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          598                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7128886.287625                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   13580283.130824                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          598    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     64967500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            598                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   140054695000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4263074000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     26815036                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        26815036                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     26815036                       # number of overall hits
system.cpu1.icache.overall_hits::total       26815036                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33293                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33293                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33293                       # number of overall misses
system.cpu1.icache.overall_misses::total        33293                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2234923498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2234923498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2234923498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2234923498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     26848329                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     26848329                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     26848329                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     26848329                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001240                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001240                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001240                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001240                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67128.930946                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67128.930946                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67128.930946                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67128.930946                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2595                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    43.983051                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30755                       # number of writebacks
system.cpu1.icache.writebacks::total            30755                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2538                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2538                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2538                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2538                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30755                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30755                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30755                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30755                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2051842498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2051842498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2051842498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2051842498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001146                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001146                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001146                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001146                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66715.737213                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66715.737213                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66715.737213                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66715.737213                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30755                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     26815036                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       26815036                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33293                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33293                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2234923498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2234923498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     26848329                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     26848329                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001240                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001240                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67128.930946                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67128.930946                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2538                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2538                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30755                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30755                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2051842498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2051842498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66715.737213                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66715.737213                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           30241670                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30787                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           982.287004                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         53727413                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        53727413                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15925955                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15925955                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15925955                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15925955                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13367635                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13367635                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13367635                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13367635                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1000477507794                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1000477507794                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1000477507794                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1000477507794                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     29293590                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29293590                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     29293590                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29293590                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.456333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.456333                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.456333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.456333                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74843.269419                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74843.269419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74843.269419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74843.269419                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     26470180                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          255                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           362256                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.070370                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1679936                       # number of writebacks
system.cpu1.dcache.writebacks::total          1679936                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11710066                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11710066                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11710066                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11710066                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1657569                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1657569                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1657569                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1657569                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 154608357438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 154608357438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 154608357438                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 154608357438                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056585                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056585                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056585                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056585                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93274.160797                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93274.160797                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93274.160797                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93274.160797                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1679936                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11301038                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11301038                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4197828                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4197828                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 279605751000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 279605751000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15498866                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15498866                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.270847                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.270847                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66607.243317                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66607.243317                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3433879                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3433879                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       763949                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       763949                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  69484179000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  69484179000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.049291                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049291                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90953.949806                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90953.949806                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4624917                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4624917                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      9169807                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9169807                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 720871756794                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 720871756794                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13794724                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13794724                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.664733                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.664733                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78613.623688                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78613.623688                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      8276187                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      8276187                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893620                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893620                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  85124178438                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  85124178438                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064780                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064780                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95257.691679                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95257.691679                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        72727                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        72727                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          749                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          749                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     29785000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     29785000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        73476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        73476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010194                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010194                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39766.355140                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39766.355140                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          604                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          604                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22571500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22571500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008220                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008220                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37370.033113                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37370.033113                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        70466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1808                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1808                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13342500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13342500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        72274                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        72274                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.025016                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.025016                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7379.701327                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7379.701327                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1806                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1806                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11562500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11562500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.024988                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.024988                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6402.270210                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6402.270210                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       600000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       600000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       574000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       574000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9596                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9596                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        31818                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        31818                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2954276335                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2954276335                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41414                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41414                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.768291                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.768291                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92849.215381                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92849.215381                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        31817                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        31817                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2922458335                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2922458335                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.768267                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.768267                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91852.102178                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91852.102178                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.850829                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17775494                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1687047                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.536455                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.850829                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995338                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995338                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         60648526                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        60648526                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 144317769000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1632239                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4876560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1050656                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4442526                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2230217                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6236                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3636                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9872                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1882958                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1882958                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         97857                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1534383                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1549                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1549                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       201304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5188401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        92265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5053556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10535526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8588928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220752512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3936640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    215052416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448330496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9117788                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155987712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12625281                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.246301                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.436014                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9543886     75.59%     75.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3053170     24.18%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  28225      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12625281                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7023123815                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2601358859                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101000300                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2534530551                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46348566                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
