// Seed: 1576416317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_4 = 1 ^ id_1;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1
);
  longint id_3 = 1;
  reg id_4;
  initial begin : LABEL_0
    for (id_1 = 1; 1'b0; id_3 = 1 == 1) begin : LABEL_0
      id_3 = 1 == id_4;
    end
    id_4 <= id_3;
  end
  supply1 id_5 = id_3 << 1;
  not primCall (id_1, id_3);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
