WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2509570 heartbeat IPC: 3.985 cumulative IPC: 3.985 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5023970 heartbeat IPC: 3.977 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6274117 cumulative IPC: 3.985 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6274117 cumulative IPC: 3.985 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 8695559 heartbeat IPC: 2.724 cumulative IPC: 2.065 (Simulation time: 00 hr 01 min 06 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_19.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 14439547 heartbeat IPC: 1.741 cumulative IPC: 1.837 (Simulation time: 00 hr 01 min 36 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 20029188 heartbeat IPC: 1.789 cumulative IPC: 1.818 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 24808711 heartbeat IPC: 2.092 cumulative IPC: 1.888 (Simulation time: 00 hr 02 min 40 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_19.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 30547316 heartbeat IPC: 1.743 cumulative IPC: 1.854 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 36138595 heartbeat IPC: 1.788 cumulative IPC: 1.842 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 40877958 heartbeat IPC: 2.11 cumulative IPC: 1.878 (Simulation time: 00 hr 04 min 14 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_19.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 46616451 heartbeat IPC: 1.743 cumulative IPC: 1.859 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 52207525 heartbeat IPC: 1.789 cumulative IPC: 1.851 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 56918630 heartbeat IPC: 2.123 cumulative IPC: 1.876 (Simulation time: 00 hr 05 min 49 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_19.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 53624895 cumulative IPC: 1.865 (Simulation time: 00 hr 06 min 05 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 53624895 cumulative IPC: 1.865 (Simulation time: 00 hr 06 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_19.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.865 instructions: 100000003 cycles: 53624895
CPU 0 Branch Prediction Accuracy: 87.96% MPKI: 16.01 Average ROB Occupancy at Mispredict: 14.24
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.729
BRANCH_CONDITIONAL: 15.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00017
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   34683700 HIT:   30934389 MISS:    3749311
L1D LOAD         ACCESS:   18634546 HIT:   16268934 MISS:    2365612
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   16049154 HIT:   14665455 MISS:    1383699
L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.288 cycles
L1I TOTAL        ACCESS:       7989 HIT:       7824 MISS:        165
L1I LOAD         ACCESS:       7989 HIT:       7824 MISS:        165
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 148.3 cycles
L2C TOTAL        ACCESS:     699721 HIT:     268350 MISS:     431371
L2C LOAD         ACCESS:     291553 HIT:      41279 MISS:     250274
L2C RFO          ACCESS:     129449 HIT:       3999 MISS:     125450
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     278719 HIT:     223072 MISS:      55647
L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 77.55 cycles
LLC TOTAL        ACCESS:     642919 HIT:     442289 MISS:     200630
LLC LOAD         ACCESS:     250274 HIT:     159041 MISS:      91233
LLC RFO          ACCESS:     125450 HIT:      79006 MISS:      46444
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     267195 HIT:     204242 MISS:      62953
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 128.6 cycles
cpu0_DTLB TOTAL        ACCESS:   26959122 HIT:   26927054 MISS:      32068
cpu0_DTLB LOAD         ACCESS:   26959122 HIT:   26927054 MISS:      32068
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0.6867 cycles
cpu0_ITLB TOTAL        ACCESS:       6859 HIT:       6477 MISS:        382
cpu0_ITLB LOAD         ACCESS:       6859 HIT:       6477 MISS:        382
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.359 cycles
cpu0_STLB TOTAL        ACCESS:      11876 HIT:      11876 MISS:          0
cpu0_STLB LOAD         ACCESS:      11876 HIT:      11876 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      21261
  ROW_BUFFER_MISS:     116305
 AVG DBUS CONGESTED CYCLE: 3.971
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       8251
  FULL:     103707
