\hypertarget{wt_8vhd_source}{}\section{wt.\+vhd}

\begin{DoxyCode}
\hypertarget{wt_8vhd_source_l00001}{}\hyperlink{classwt_ae4f03c286607f3181e16b9aa12d0c6d4}{00001} \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{IEEE};
\hypertarget{wt_8vhd_source_l00002}{}\hyperlink{classwt_a241c3e72dd8024cc8ae831b1b2aed7db}{00002} \textcolor{vhdlkeyword}{use }\hyperlink{classvfcontrol_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}.STD\_LOGIC\_UNSIGNED.\textcolor{keywordflow}{all};
\hypertarget{wt_8vhd_source_l00003}{}\hyperlink{classwt_aa4b2b25246a821511120e3149b003563}{00003} \textcolor{vhdlkeyword}{use }\hyperlink{classvfcontrol_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}.STD\_LOGIC\_1164.\textcolor{keywordflow}{all};
\hypertarget{wt_8vhd_source_l00004}{}\hyperlink{classwt_aad86249c80e8c1e7ee1c4748aba748e3}{00004} \textcolor{vhdlkeyword}{use }ieee.\hyperlink{classfixed__pkg}{fixed\_pkg}.\textcolor{keywordflow}{all};\textcolor{keyword}{         --arquivo deve ser adicionado ao projeto    16 bits 0 to 65535}
00005 
00006 \textcolor{keyword}{-- 16 bits 0 to 65535}
00007 
\hypertarget{wt_8vhd_source_l00008}{}\hyperlink{classwt}{00008} \textcolor{keywordflow}{entity }\hyperlink{classwt}{wt} \textcolor{keywordflow}{is}
00009 \textcolor{keywordflow}{generic}  \textcolor{vhdlchar}{(}
00010              \textcolor{keywordflow}{constant} \textcolor{vhdlchar}{\hyperlink{classwt_a8b45761acb3f2e683677c4eb77d442b0}{Nbits}} \textcolor{vhdlchar}{:} \textcolor{comment}{integer} \textcolor{vhdlchar}{:=} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{keyword}{  -- numero de bits }
\hypertarget{wt_8vhd_source_l00011}{}\hyperlink{classwt_a8b45761acb3f2e683677c4eb77d442b0}{00011}          \textcolor{vhdlchar}{)};
00012     \textcolor{keywordflow}{port}\textcolor{vhdlchar}{(}
\hypertarget{wt_8vhd_source_l00013}{}\hyperlink{classwt_a4a4609c199d30b3adebbeb3a01276ec5}{00013}             \textcolor{vhdlchar}{\hyperlink{classwt_a4a4609c199d30b3adebbeb3a01276ec5}{clk}} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};\textcolor{keyword}{ -- clock}
\hypertarget{wt_8vhd_source_l00014}{}\hyperlink{classwt_adcf9c6f5161d039addbda5819bee64a3}{00014}             \textcolor{vhdlchar}{\hyperlink{classwt_adcf9c6f5161d039addbda5819bee64a3}{en}} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};\textcolor{keyword}{ -- habilita modulo}
\hypertarget{wt_8vhd_source_l00015}{}\hyperlink{classwt_aad8dc6359d9e23dabcbf342fadf2fa06}{00015}             \textcolor{vhdlchar}{\hyperlink{classwt_aad8dc6359d9e23dabcbf342fadf2fa06}{reset}} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};\textcolor{keyword}{ -- }
\hypertarget{wt_8vhd_source_l00016}{}\hyperlink{classwt_aae281cf725515894f893258c629a59c7}{00016}             \textcolor{vhdlchar}{\hyperlink{classwt_aae281cf725515894f893258c629a59c7}{sinc}} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
\hypertarget{wt_8vhd_source_l00017}{}\hyperlink{classwt_aee4ab8d7344759fe51ddf58734fd8b17}{00017}             \textcolor{vhdlchar}{\hyperlink{classwt_aee4ab8d7344759fe51ddf58734fd8b17}{MAX}} \textcolor{vhdlchar}{:}  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{\hyperlink{classwt_a8b45761acb3f2e683677c4eb77d442b0}{Nbits}}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
\hypertarget{wt_8vhd_source_l00018}{}\hyperlink{classwt_a44ef009b7a1d3a2266fd763d872c2b76}{00018}             \textcolor{vhdlchar}{\hyperlink{classwt_a44ef009b7a1d3a2266fd763d872c2b76}{out\_data}} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{\hyperlink{classwt_a8b45761acb3f2e683677c4eb77d442b0}{Nbits}}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ -- data out  }
00019             \textcolor{vhdlchar}{\hyperlink{classwt_a9e24e3e60e3f24bab11f642255ba1bd4}{int\_data}} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{\hyperlink{classwt_a8b45761acb3f2e683677c4eb77d442b0}{Nbits}}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{keyword}{ -- data in}
\hypertarget{wt_8vhd_source_l00020}{}\hyperlink{classwt_a9e24e3e60e3f24bab11f642255ba1bd4}{00020}             \textcolor{vhdlchar}{)};
00021             
00022 \textcolor{keywordflow}{end} \textcolor{keywordflow}{entity} \textcolor{vhdlchar}{wt};
00023 
00024 
\hypertarget{wt_8vhd_source_l00025}{}\hyperlink{classwt_1_1wt__arch}{00025} \textcolor{keywordflow}{architecture} wt\_arch \textcolor{keywordflow}{of} \hyperlink{classwt}{wt} is
00026     
\hypertarget{wt_8vhd_source_l00027}{}\hyperlink{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}{00027}     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}{out\_int}} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{\hyperlink{classwt_a8b45761acb3f2e683677c4eb77d442b0}{Nbits}}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
\hypertarget{wt_8vhd_source_l00028}{}\hyperlink{classwt_1_1wt__arch_a45126d1a75be347f440d181b7aa5e033}{00028}     \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a45126d1a75be347f440d181b7aa5e033}{sinc\_int}} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00029 
00030     
00031 \textcolor{vhdlkeyword}{    begin } 
00032 
\hypertarget{wt_8vhd_source_l00033}{}\hyperlink{classwt_1_1wt__arch_a5427232bb22991550e6168cf5171fc30}{00033}        \textcolor{keywordflow}{process}(\hyperlink{classwt_a4a4609c199d30b3adebbeb3a01276ec5}{clk})
00034 \textcolor{vhdlkeyword}{            begin}
00035                 \textcolor{keywordflow}{if} \textcolor{vhdlchar}{\hyperlink{classwt_adcf9c6f5161d039addbda5819bee64a3}{en}} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00036                 
00037                     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{\hyperlink{classwt_aad8dc6359d9e23dabcbf342fadf2fa06}{reset}} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00038                         \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}{out\_int}} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00039                         \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a45126d1a75be347f440d181b7aa5e033}{sinc\_int}} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00040                     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{rising\_edge}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{\hyperlink{classwt_a4a4609c199d30b3adebbeb3a01276ec5}{clk}}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00041                         \textcolor{keywordflow}{if} \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}{out\_int}} \textcolor{vhdlchar}{<} \textcolor{vhdlchar}{\hyperlink{classwt_aee4ab8d7344759fe51ddf58734fd8b17}{MAX}} \textcolor{keywordflow}{then}
00042                             \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}{out\_int}} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}{out\_int}}\textcolor{vhdlchar}{+}\textcolor{vhdlchar}{\hyperlink{classwt_a9e24e3e60e3f24bab11f642255ba1bd4}{int\_data}};
00043 \textcolor{keyword}{                            --sinc\_int <= '0';}
00044                             \textcolor{keywordflow}{if} \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}{out\_int}}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{\hyperlink{classwt_a8b45761acb3f2e683677c4eb77d442b0}{Nbits}}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<} \textcolor{vhdlchar}{\hyperlink{classwt_aee4ab8d7344759fe51ddf58734fd8b17}{MAX}}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      \hyperlink{classwt_a8b45761acb3f2e683677c4eb77d442b0}{Nbits}}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00045                                 \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a45126d1a75be347f440d181b7aa5e033}{sinc\_int}} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00046                             \textcolor{keywordflow}{else}
00047                                 \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a45126d1a75be347f440d181b7aa5e033}{sinc\_int}} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};
00048                             \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00049                         \textcolor{keywordflow}{else}
00050                             \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}{out\_int}} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00051 \textcolor{keyword}{                            --sinc\_int <= '1';}
00052                         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00053                     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};                 
00054                 \textcolor{keywordflow}{else}
00055                     \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}{out\_int}} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00056 \textcolor{keyword}{                    --sinc\_int <= (others => '0');}
00057                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00058         \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00059         
00060         \textcolor{vhdlchar}{\hyperlink{classwt_a44ef009b7a1d3a2266fd763d872c2b76}{out\_data}} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}{out\_int}}; 
00061         \textcolor{vhdlchar}{\hyperlink{classwt_aae281cf725515894f893258c629a59c7}{sinc}} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{\hyperlink{classwt_1_1wt__arch_a45126d1a75be347f440d181b7aa5e033}{sinc\_int}};
00062 \textcolor{keywordflow}{end} \textcolor{keywordflow}{architecture} \textcolor{vhdlchar}{wt\_arch};
\end{DoxyCode}
