{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1565417359718 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hsc EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"hsc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565417359895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565417359946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565417359946 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6515 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417360023 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] 4 1 180 5000 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 180 degrees (5000 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6516 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417360023 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6517 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417360023 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6519 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417360023 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6515 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1565417360023 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[1\] 152 91 0 0 " "Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1199 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417360025 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[2\] 152 91 -90 -1497 " "Implementing clock multiplication of 152, clock division of 91, and phase shift of -90 degrees (-1497 ps) for hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1200 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417360025 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[3\] 152 91 0 0 " "Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1201 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417360025 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[4\] 152 91 0 0 " "Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1202 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417360025 ""}  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1198 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1565417360025 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565417360505 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1565417360958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1565417360958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1565417360958 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1565417360958 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 34224 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1565417360995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 34226 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1565417360995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 34228 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1565417360995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 34230 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1565417360995 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1565417360995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565417361000 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1565417361064 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6515 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417362192 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] 4 1 180 5000 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 180 degrees (5000 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6516 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417362192 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6517 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417362192 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6519 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417362192 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6515 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1565417362192 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[1\] 152 91 0 0 " "Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1199 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417362198 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[2\] 152 91 -90 -1497 " "Implementing clock multiplication of 152, clock division of 91, and phase shift of -90 degrees (-1497 ps) for hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1200 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417362198 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[3\] 152 91 0 0 " "Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1201 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417362198 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[4\] 152 91 0 0 " "Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1202 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565417362198 ""}  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1198 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1565417362198 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_28l3 " "Entity altpll_28l3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417363820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417363820 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1565417363820 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3mj1 " "Entity dcfifo_3mj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417363820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417363820 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1565417363820 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_glj1 " "Entity dcfifo_glj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417363820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417363820 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1565417363820 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417363820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565417363820 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1565417363820 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1565417363820 ""}
{ "Info" "ISTA_SDC_FOUND" "hsc.sdc " "Reading SDC File: 'hsc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565417364066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 48 uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at hsc.sdc(48): uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1565417364068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 48 uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at hsc.sdc(48): uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1565417364068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock hsc.sdc 48 Argument <targets> is an empty collection " "Ignored create_generated_clock at hsc.sdc(48): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -master_clock \{SYS_EXT_INCLK\} \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -master_clock \{SYS_EXT_INCLK\} \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364070 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock hsc.sdc 48 Argument -source is an empty collection " "Ignored create_generated_clock at hsc.sdc(48): Argument -source is an empty collection" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 49 uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] pin " "Ignored filter at hsc.sdc(49): uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] could not be matched with a pin" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1565417364071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock hsc.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at hsc.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} -source \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 4 -master_clock \{SYS_EXT_INCLK\} \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  " "create_generated_clock -name \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} -source \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 4 -master_clock \{SYS_EXT_INCLK\} \[get_pins \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364071 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock hsc.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at hsc.sdc(49): Argument -source is an empty collection" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 62 uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] clock " "Ignored filter at hsc.sdc(62): uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] could not be matched with a clock" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1565417364071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 62 Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(62): Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364072 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 62 Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(62): Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 63 Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(63): Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364073 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 63 Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(63): Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 64 uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at hsc.sdc(64): uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1565417364073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 64 Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(64): Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364073 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 64 Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(64): Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 65 Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(65): Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364073 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 65 Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(65): Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 66 Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(66): Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364074 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 66 Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(66): Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 67 Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(67): Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364074 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 67 Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(67): Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 68 Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(68): Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364074 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 68 Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(68): Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 69 Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(69): Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364075 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 69 Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(69): Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 70 Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(70): Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364075 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 70 Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(70): Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 71 Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(71): Argument -rise_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364075 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 71 Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(71): Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 72 Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(72): Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364076 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 72 Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(72): Argument -rise_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 73 Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(73): Argument -fall_from with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364076 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hsc.sdc 73 Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at hsc.sdc(73): Argument -fall_to with value \[get_clocks \{uut_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/hsc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364076 ""}
{ "Info" "ISTA_SDC_FOUND" "ip_core/DDR2/ddr2_controller_example_top.sdc " "Reading SDC File: 'ip_core/DDR2/ddr2_controller_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565417364077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 1 pnf port " "Ignored filter at ddr2_controller_example_top.sdc(1): pnf could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1565417364078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364078 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_controller_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1565417364078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364078 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_controller_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1565417364079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364079 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364079 ""}
{ "Info" "ISTA_SDC_FOUND" "ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc " "Reading SDC File: 'ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565417364079 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side." 0 0 "Fitter" 0 0 1565417364344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ddr2_controller_phy_ddr_timing.sdc 109 Incorrect assignment for clock.  Source node: ext_clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at ddr2_controller_phy_ddr_timing.sdc(109): Incorrect assignment for clock.  Source node: ext_clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \$::t(inclk_period) \$pll_ref_clk " "create_clock -period \$::t(inclk_period) \$pll_ref_clk" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364345 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364345 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364363 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 180.00 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 180.00 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364363 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364363 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364363 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364363 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -phase -90.00 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -phase -90.00 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364363 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364363 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364363 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1565417364363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1565417364364 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side." 0 0 "Fitter" 0 0 1565417364372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ddr2_controller_phy_ddr_timing.sdc 137 Incorrect assignment for clock.  Source node: ext_clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at ddr2_controller_phy_ddr_timing.sdc(137): Incorrect assignment for clock.  Source node: ext_clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \$::t(inclk_period) \$resync_pll_ref_clk " "create_clock -period \$::t(inclk_period) \$resync_pll_ref_clk" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364372 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565417364372 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1565417364707 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1565417364707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1565417364992 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1565417364993 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.100 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.100 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.100 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.100 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.100 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.100 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.100 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.100 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.100 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.100 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.100 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.100 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.100 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.100 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.100 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.100 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1565417364999 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1565417364999 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1565417365002 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 56 clocks " "Found 56 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 SYS_EXT_INCLK " "  40.000 SYS_EXT_INCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  20.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  10.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.973 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "  11.973 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.988 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " "   5.988 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.988 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " "   5.988 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32 " "   5.986 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.988 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock " "   5.988 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565417365003 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1565417365003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ext_clk~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node ext_clk~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365838 ""}  } { { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 34190 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365838 ""}  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 62 2 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1198 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365838 ""}  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 62 2 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1198 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365838 ""}  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 62 2 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1198 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365839 ""}  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 62 2 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1198 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_2) " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365839 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6515 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2) " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL2E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365839 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6515 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365839 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6515 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_2) " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365839 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6515 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365839 ""}  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 17803 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365840 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Destination node hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1219 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 9712 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565417365840 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1565417365840 ""}  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1219 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1246 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n  " "Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365840 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|comb~0 " "Destination node hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|comb~0" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 8501 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565417365840 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r " "Destination node hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1992 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565417365840 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1565417365840 ""}  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1130 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1263 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365840 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 25232 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565417365840 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 18633 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565417365840 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1565417365840 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 21855 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|comb~0  " "Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365843 ""}  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 8501 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365843 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|sys_rst_n  " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|sys_rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|comb~0 " "Destination node hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|comb~0" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 8501 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565417365843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n~0 " "Destination node hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n~0" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1197 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 9770 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565417365843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|_~0 " "Destination node hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|_~0" {  } { { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 10760 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565417365843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_load_r1~0 " "Destination node hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_load_r1~0" {  } { { "../rtl/hsc_ddr2_fifoctl.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_fifoctl.v" 49 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_load_r1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 13682 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565417365843 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1565417365843 ""}  } { { "../rtl/sys_ctrl.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/sys_ctrl.v" 17 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6537 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365843 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n~0  " "Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365845 ""}  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1197 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 9770 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable  " "Automatically promoted node hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365845 ""}  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 12783 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2281 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|rst_r2  " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|rst_r2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565417365845 ""}  } { { "../rtl/sys_ctrl.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/sys_ctrl.v" 29 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|rst_r2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6539 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565417365845 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X14_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2553 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X14_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2554 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X14_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2555 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf IOIBUF_X14_Y0_N8 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X14_Y0_N8 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[0\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2696 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[0\] PIN R6 " "Node \"mem_dq\[0\]\" is constrained to location PIN R6 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[0\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 607 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6862 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6864 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6866 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf IOIBUF_X16_Y0_N22 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[1\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2695 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[1\] PIN L7 " "Node \"mem_dq\[1\]\" is constrained to location PIN L7 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[1\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 608 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X5_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6856 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X5_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6858 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X5_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6860 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf IOIBUF_X5_Y0_N8 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X5_Y0_N8 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[2\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2694 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[2\] PIN N5 " "Node \"mem_dq\[2\]\" is constrained to location PIN N5 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[2\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 609 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X7_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6850 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X7_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6852 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X7_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6854 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf IOIBUF_X7_Y0_N8 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X7_Y0_N8 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[3\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2693 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[3\] PIN M6 " "Node \"mem_dq\[3\]\" is constrained to location PIN M6 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[3\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 610 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6844 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6846 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6848 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf IOIBUF_X16_Y0_N15 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[4\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2692 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[4\] PIN R7 " "Node \"mem_dq\[4\]\" is constrained to location PIN R7 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[4\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 611 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X14_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6838 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X14_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6840 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X14_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6842 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf IOIBUF_X14_Y0_N22 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X14_Y0_N22 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[5\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2691 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[5\] PIN R5 " "Node \"mem_dq\[5\]\" is constrained to location PIN R5 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[5\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 612 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X18_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6832 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X18_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6834 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X18_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6836 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf IOIBUF_X18_Y0_N8 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X18_Y0_N8 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[6\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2690 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[6\] PIN L8 " "Node \"mem_dq\[6\]\" is constrained to location PIN L8 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[6\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 613 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X5_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6826 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X5_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6828 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X5_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6830 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf IOIBUF_X5_Y0_N1 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X5_Y0_N1 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[7\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2689 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[7\] PIN N6 " "Node \"mem_dq\[7\]\" is constrained to location PIN N6 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[7\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 614 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X52_Y9_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6820 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X52_Y9_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6822 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X52_Y9_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6824 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf IOIBUF_X53_Y9_N15 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X53_Y9_N15 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[8\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2688 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[8\] PIN N15 " "Node \"mem_dq\[8\]\" is constrained to location PIN N15 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[8\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 615 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X52_Y12_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y12_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6814 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X52_Y12_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y12_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6816 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X52_Y12_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y12_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6818 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf IOIBUF_X53_Y12_N1 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X53_Y12_N1 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[9\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2687 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[9\] PIN K16 " "Node \"mem_dq\[9\]\" is constrained to location PIN K16 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[9\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 616 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X52_Y8_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6808 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X52_Y8_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6810 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X52_Y8_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6812 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf IOIBUF_X53_Y8_N22 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X53_Y8_N22 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[10\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2686 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[10\] PIN R16 " "Node \"mem_dq\[10\]\" is constrained to location PIN R16 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[10] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[10\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 617 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X52_Y11_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y11_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6802 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X52_Y11_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y11_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6804 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X52_Y11_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y11_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6806 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf IOIBUF_X53_Y11_N8 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X53_Y11_N8 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[11\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2685 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[11\] PIN L16 " "Node \"mem_dq\[11\]\" is constrained to location PIN L16 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[11] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[11\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 618 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X52_Y10_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y10_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6796 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X52_Y10_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y10_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6798 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X52_Y10_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y10_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6800 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf IOIBUF_X53_Y10_N15 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X53_Y10_N15 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[12\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2684 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[12\] PIN L13 " "Node \"mem_dq\[12\]\" is constrained to location PIN L13 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[12] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[12\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 619 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X52_Y6_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y6_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6790 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X52_Y6_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y6_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6792 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X52_Y6_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y6_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6794 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf IOIBUF_X53_Y6_N15 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X53_Y6_N15 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[13\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2683 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[13\] PIN P15 " "Node \"mem_dq\[13\]\" is constrained to location PIN P15 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[13] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[13\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 620 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X52_Y15_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y15_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6784 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X52_Y15_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y15_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6786 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X52_Y15_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y15_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6788 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf IOIBUF_X53_Y15_N8 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X53_Y15_N8 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[14\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2682 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[14\] PIN J14 " "Node \"mem_dq\[14\]\" is constrained to location PIN J14 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[14] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[14\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 621 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X52_Y9_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6778 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X52_Y9_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6780 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X52_Y9_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 6782 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf IOIBUF_X53_Y9_N22 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X53_Y9_N22 to improve DDIO timing" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[15\]" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dq_datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 2681 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[15\] PIN N16 " "Node \"mem_dq\[15\]\" is constrained to location PIN N16 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dq[15] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[15\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 622 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\] LAB_X45_Y1_N0 " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_bidir_n5h.tdf" 41 14 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 1170 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_clk\[0\]~input IOIBUF_X45_Y0_N22 " "Node \"mem_clk\[0\]~input\" is constrained to location IOIBUF_X45_Y0_N22 to improve DDIO timing" {  } { { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 43 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 34186 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_clk\[0\] PIN T14 " "Node \"mem_clk\[0\]\" is constrained to location PIN T14 to improve DDIO timing" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_clk[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk\[0\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 43 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 605 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1565417366018 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1565417366018 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1565417368130 ""}
{ "Info" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Fitter" 0 0 1565417368131 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1565417368141 ""}
{ "Warning" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "Fitter" 0 0 1565417368142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565417369064 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565417369091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565417369093 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565417369121 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565417369166 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1565417369194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1565417369195 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565417369221 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1565417370803 ""}
{ "Info" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Fitter" 0 0 1565417370803 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1565417370817 ""}
{ "Warning" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "Fitter" 0 0 1565417370818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565417372636 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "34 EC " "Packed 34 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1565417372665 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Output Buffer " "Packed 16 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1565417372665 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565417372665 ""}
{ "Critical Warning" "WFCUDA_DQ_PLACEMENT_OP_CRITICAL_WARNING" "" "altmemphy pin placement has critical warnings" { { "Critical Warning" "WFCUDA_DQ_PLACEMENT_DQS_PIN_FREQUENCY_WARNING" "mem_dqs\[0\] 167.0 MHz PIN M7 " "The DQS pin \"mem_dqs\[0\]\" has a frequency of 167.0 MHz which is not supported at location PIN M7" { { "Info" "IFCUDA_DQ_PLACEMENT_MAX_DQS_GID_FREQUENCY" "PIN M7 125.0 MHz " "Location PIN M7 can support a maximum DQS frequency of 125.0 MHz" {  } {  } 0 165017 "Location %1!s! can support a maximum DQS frequency of %2!s!" 0 0 "Quartus II" 0 -1 1565417372907 ""}  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dqs[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs\[0\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 623 9662 10382 0}  }  } }  } 1 165040 "The DQS pin \"%1!s!\" has a frequency of %2!s! which is not supported at location %3!s!" 0 0 "Quartus II" 0 -1 1565417372907 ""} { "Critical Warning" "WFCUDA_DQ_PLACEMENT_DQS_PIN_FREQUENCY_WARNING" "mem_dqs\[1\] 167.0 MHz PIN K15 " "The DQS pin \"mem_dqs\[1\]\" has a frequency of 167.0 MHz which is not supported at location PIN K15" { { "Info" "IFCUDA_DQ_PLACEMENT_MAX_DQS_GID_FREQUENCY" "PIN K15 125.0 MHz " "Location PIN K15 can support a maximum DQS frequency of 125.0 MHz" {  } {  } 0 165017 "Location %1!s! can support a maximum DQS frequency of %2!s!" 0 0 "Quartus II" 0 -1 1565417372907 ""}  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_dqs[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs\[1\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 624 9662 10382 0}  }  } }  } 1 165040 "The DQS pin \"%1!s!\" has a frequency of %2!s! which is not supported at location %3!s!" 0 0 "Quartus II" 0 -1 1565417372907 ""}  } {  } 1 165010 "altmemphy pin placement has critical warnings" 0 0 "Fitter" 0 -1 1565417372907 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1 0 " "PLL \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1 driven by sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\]~clkctrl which is OUTCLK output port of Clock control block type node sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\]~clkctrl " "Input port INCLK\[0\] of node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1\" is driven by sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\]~clkctrl which is OUTCLK output port of Clock control block type node sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\]~clkctrl" {  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1536 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/DDR2/ddr2_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy.v" 206 0 0 } } { "ddr2_controller_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_controller_phy.v" 381 0 0 } } { "ip_core/DDR2/ddr2_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller.v" 209 0 0 } } { "../rtl/hsc_ddr2_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_top.v" 132 0 0 } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 155 0 0 } } { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 50 -1 0 } } { "ip_core/PLL/pll_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/PLL/pll_controller.v" 119 0 0 } } { "../rtl/sys_ctrl.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/sys_ctrl.v" 52 0 0 } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 84 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1565417372932 ""}  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1536 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/DDR2/ddr2_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy.v" 206 0 0 } } { "ddr2_controller_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_controller_phy.v" 381 0 0 } } { "ip_core/DDR2/ddr2_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller.v" 209 0 0 } } { "../rtl/hsc_ddr2_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_top.v" 132 0 0 } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 155 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1565417372932 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvds_rxclk " "Node \"lvds_rxclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_rxclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvds_rxclk(n) " "Node \"lvds_rxclk(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_rxclk(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvds_rxdb " "Node \"lvds_rxdb\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_rxdb" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvds_rxdb(n) " "Node \"lvds_rxdb(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_rxdb(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvds_txclk " "Node \"lvds_txclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_txclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvds_txclk(n) " "Node \"lvds_txclk(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_txclk(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvds_txdb " "Node \"lvds_txdb\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_txdb" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvds_txdb(n) " "Node \"lvds_txdb(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_txdb(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvdsclk " "Node \"lvdsclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvdsclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvdsclk(n) " "Node \"lvdsclk(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvdsclk(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvdsdb\[0\] " "Node \"lvdsdb\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvdsdb\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvdsdb\[0\](n) " "Node \"lvdsdb\[0\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvdsdb\[0\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvdsdb\[1\] " "Node \"lvdsdb\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvdsdb\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvdsdb\[1\](n) " "Node \"lvdsdb\[1\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvdsdb\[1\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvdsdb\[2\] " "Node \"lvdsdb\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvdsdb\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lvdsdb\[2\](n) " "Node \"lvdsdb\[2\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvdsdb\[2\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vdb\[0\] " "Node \"vdb\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vdb\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vdb\[1\] " "Node \"vdb\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vdb\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vdb\[2\] " "Node \"vdb\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vdb\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vdb\[3\] " "Node \"vdb\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vdb\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vdb\[4\] " "Node \"vdb\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vdb\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vdb\[5\] " "Node \"vdb\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vdb\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vdb\[6\] " "Node \"vdb\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vdb\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vdb\[7\] " "Node \"vdb\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vdb\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vhref " "Node \"vhref\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vhref" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vpclk " "Node \"vpclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vpclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vscl " "Node \"vscl\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vscl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsda " "Node \"vsda\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vsda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vvsync " "Node \"vvsync\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vvsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vxclk " "Node \"vxclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vxclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1565417373310 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1565417373310 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565417373312 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1565417375834 ""}
{ "Info" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Fitter" 0 0 1565417375835 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1565417375845 ""}
{ "Warning" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "Fitter" 0 0 1565417375845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565417376665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565417382400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565417382533 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565417406265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565417406265 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1565417409061 ""}
{ "Info" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Fitter" 0 0 1565417409062 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1565417409072 ""}
{ "Warning" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "Fitter" 0 0 1565417409072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565417409861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.10 " "Router is attempting to preserve 0.10 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1565417411169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+02 ns 1.0% " "7e+02 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1565417421385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1565417422632 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565417422632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565417433093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1565417433099 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565417433099 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "24.57 " "Total time spent on timing analysis during the Fitter is 24.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1565417433671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565417433764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565417435585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565417436659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565417439102 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1565417439694 ""}
{ "Info" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Fitter" 0 0 1565417439694 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1565417439706 ""}
{ "Warning" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "Fitter" 0 0 1565417439706 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565417443638 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1565417444774 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_clk\[0\] a permanently enabled " "Pin mem_clk\[0\] has a permanently enabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_clk[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk\[0\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 43 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 605 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565417444892 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_clk_n\[0\] a permanently enabled " "Pin mem_clk_n\[0\] has a permanently enabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_clk_n[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk_n\[0\]" } } } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 44 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/" { { 0 { 0 ""} 0 606 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1565417444892 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1565417444892 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/output_files/hsc.fit.smsg " "Generated suppressed messages file D:/gitwork/FPFA_EXC/fpga_ddr2/prj/output_files/hsc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565417446248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 98 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565417449934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 14:10:49 2019 " "Processing ended: Sat Aug 10 14:10:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565417449934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565417449934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565417449934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565417449934 ""}
