{
    "devices": {
        "dev0": {
            "type": "Input",
            "net": "clk",
            "order": 0,
            "bits": 1
        },
        "dev1": {
            "type": "Input",
            "net": "addr",
            "order": 1,
            "bits": 4
        },
        "dev2": {
            "type": "Output",
            "net": "data",
            "order": 2,
            "bits": 4
        },
        "dev3": {
            "type": "Input",
            "net": "wraddr",
            "order": 3,
            "bits": 4
        },
        "dev4": {
            "type": "Input",
            "net": "wrdata",
            "order": 4,
            "bits": 4
        },
        "dev5": {
            "label": "mem",
            "type": "Memory",
            "source_positions": [
                {
                    "name": "ram.sv",
                    "from": {
                        "line": 13,
                        "column": 22
                    },
                    "to": {
                        "line": 13,
                        "column": 25
                    }
                }
            ],
            "bits": 4,
            "abits": 4,
            "words": 16,
            "offset": 0,
            "rdports": [
                {}
            ],
            "wrports": [
                {
                    "clock_polarity": true
                }
            ],
            "memdata": [
                "0000",
                "0001",
                "0010",
                "0011",
                "0100",
                "0101",
                "0110",
                "0111",
                "1000",
                "1001",
                "1010",
                "1011",
                "1100",
                "1101",
                "1110",
                "1111"
            ]
        }
    },
    "connectors": [
        {
            "to": {
                "id": "dev5",
                "port": "wr0clk"
            },
            "from": {
                "id": "dev0",
                "port": "out"
            },
            "name": "clk",
            "source_positions": [
                {
                    "name": "ram.sv",
                    "from": {
                        "line": 4,
                        "column": 9
                    },
                    "to": {
                        "line": 4,
                        "column": 12
                    }
                }
            ]
        },
        {
            "to": {
                "id": "dev5",
                "port": "rd0addr"
            },
            "from": {
                "id": "dev1",
                "port": "out"
            },
            "name": "addr",
            "source_positions": [
                {
                    "name": "ram.sv",
                    "from": {
                        "line": 5,
                        "column": 22
                    },
                    "to": {
                        "line": 5,
                        "column": 26
                    }
                }
            ]
        },
        {
            "to": {
                "id": "dev2",
                "port": "in"
            },
            "from": {
                "id": "dev5",
                "port": "rd0data"
            },
            "name": "data",
            "source_positions": [
                {
                    "name": "ram.sv",
                    "from": {
                        "line": 6,
                        "column": 23
                    },
                    "to": {
                        "line": 6,
                        "column": 27
                    }
                }
            ]
        },
        {
            "to": {
                "id": "dev5",
                "port": "wr0addr"
            },
            "from": {
                "id": "dev3",
                "port": "out"
            },
            "name": "wraddr",
            "source_positions": [
                {
                    "name": "ram.sv",
                    "from": {
                        "line": 7,
                        "column": 22
                    },
                    "to": {
                        "line": 7,
                        "column": 28
                    }
                }
            ]
        },
        {
            "to": {
                "id": "dev5",
                "port": "wr0data"
            },
            "from": {
                "id": "dev4",
                "port": "out"
            },
            "name": "wrdata",
            "source_positions": [
                {
                    "name": "ram.sv",
                    "from": {
                        "line": 8,
                        "column": 22
                    },
                    "to": {
                        "line": 8,
                        "column": 28
                    }
                }
            ]
        }
    ],
    "subcircuits": {}
}