|lab4
jump <= ControlUnit:inst.jump
clk => ControlUnit:inst.clk
clk => Registers:inst2.clk
clk => Memory:inst1.clk
data[0] <= data~9.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data~8.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data~7.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data~6.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data~5.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data~4.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data~3.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data~2.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data~1.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data~0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ControlUnit:inst.address[0]
address[1] <= ControlUnit:inst.address[1]
address[2] <= ControlUnit:inst.address[2]
address[3] <= ControlUnit:inst.address[3]
address[4] <= ControlUnit:inst.address[4]
address[5] <= ControlUnit:inst.address[5]
address[6] <= ControlUnit:inst.address[6]
address[7] <= ControlUnit:inst.address[7]
ctrl[0] <= ControlUnit:inst.ctrl[0]
ctrl[1] <= ControlUnit:inst.ctrl[1]
ctrl[2] <= ControlUnit:inst.ctrl[2]
ctrl[3] <= ControlUnit:inst.ctrl[3]
ctrl[4] <= ControlUnit:inst.ctrl[4]
js_addr[0] <= ControlUnit:inst.js_addr[0]
js_addr[1] <= ControlUnit:inst.js_addr[1]
js_addr[2] <= ControlUnit:inst.js_addr[2]
js_addr[3] <= ControlUnit:inst.js_addr[3]
js_addr[4] <= ControlUnit:inst.js_addr[4]
js_addr[5] <= ControlUnit:inst.js_addr[5]
js_addr[6] <= ControlUnit:inst.js_addr[6]
js_addr[7] <= ControlUnit:inst.js_addr[7]
OP_Code[0] <= ControlUnit:inst.OP_Code[0]
OP_Code[1] <= ControlUnit:inst.OP_Code[1]
reg0[0] <= Registers:inst2.reg0[0]
reg0[1] <= Registers:inst2.reg0[1]
reg0[2] <= Registers:inst2.reg0[2]
reg0[3] <= Registers:inst2.reg0[3]
reg0[4] <= Registers:inst2.reg0[4]
reg0[5] <= Registers:inst2.reg0[5]
reg0[6] <= Registers:inst2.reg0[6]
reg0[7] <= Registers:inst2.reg0[7]
reg0[8] <= Registers:inst2.reg0[8]
reg0[9] <= Registers:inst2.reg0[9]
reg1[0] <= Registers:inst2.reg1[0]
reg1[1] <= Registers:inst2.reg1[1]
reg1[2] <= Registers:inst2.reg1[2]
reg1[3] <= Registers:inst2.reg1[3]
reg1[4] <= Registers:inst2.reg1[4]
reg1[5] <= Registers:inst2.reg1[5]
reg1[6] <= Registers:inst2.reg1[6]
reg1[7] <= Registers:inst2.reg1[7]
reg1[8] <= Registers:inst2.reg1[8]
reg1[9] <= Registers:inst2.reg1[9]
reg2[0] <= Registers:inst2.reg2[0]
reg2[1] <= Registers:inst2.reg2[1]
reg2[2] <= Registers:inst2.reg2[2]
reg2[3] <= Registers:inst2.reg2[3]
reg2[4] <= Registers:inst2.reg2[4]
reg2[5] <= Registers:inst2.reg2[5]
reg2[6] <= Registers:inst2.reg2[6]
reg2[7] <= Registers:inst2.reg2[7]
reg2[8] <= Registers:inst2.reg2[8]
reg2[9] <= Registers:inst2.reg2[9]
reg3[0] <= Registers:inst2.reg3[0]
reg3[1] <= Registers:inst2.reg3[1]
reg3[2] <= Registers:inst2.reg3[2]
reg3[3] <= Registers:inst2.reg3[3]
reg3[4] <= Registers:inst2.reg3[4]
reg3[5] <= Registers:inst2.reg3[5]
reg3[6] <= Registers:inst2.reg3[6]
reg3[7] <= Registers:inst2.reg3[7]
reg3[8] <= Registers:inst2.reg3[8]
reg3[9] <= Registers:inst2.reg3[9]
reg4[0] <= Registers:inst2.reg4[0]
reg4[1] <= Registers:inst2.reg4[1]
reg4[2] <= Registers:inst2.reg4[2]
reg4[3] <= Registers:inst2.reg4[3]
reg4[4] <= Registers:inst2.reg4[4]
reg4[5] <= Registers:inst2.reg4[5]
reg4[6] <= Registers:inst2.reg4[6]
reg4[7] <= Registers:inst2.reg4[7]
reg4[8] <= Registers:inst2.reg4[8]
reg4[9] <= Registers:inst2.reg4[9]
reg5[0] <= Registers:inst2.reg5[0]
reg5[1] <= Registers:inst2.reg5[1]
reg5[2] <= Registers:inst2.reg5[2]
reg5[3] <= Registers:inst2.reg5[3]
reg5[4] <= Registers:inst2.reg5[4]
reg5[5] <= Registers:inst2.reg5[5]
reg5[6] <= Registers:inst2.reg5[6]
reg5[7] <= Registers:inst2.reg5[7]
reg5[8] <= Registers:inst2.reg5[8]
reg5[9] <= Registers:inst2.reg5[9]
reg6[0] <= Registers:inst2.reg6[0]
reg6[1] <= Registers:inst2.reg6[1]
reg6[2] <= Registers:inst2.reg6[2]
reg6[3] <= Registers:inst2.reg6[3]
reg6[4] <= Registers:inst2.reg6[4]
reg6[5] <= Registers:inst2.reg6[5]
reg6[6] <= Registers:inst2.reg6[6]
reg6[7] <= Registers:inst2.reg6[7]
reg6[8] <= Registers:inst2.reg6[8]
reg6[9] <= Registers:inst2.reg6[9]
reg7[0] <= Registers:inst2.reg7[0]
reg7[1] <= Registers:inst2.reg7[1]
reg7[2] <= Registers:inst2.reg7[2]
reg7[3] <= Registers:inst2.reg7[3]
reg7[4] <= Registers:inst2.reg7[4]
reg7[5] <= Registers:inst2.reg7[5]
reg7[6] <= Registers:inst2.reg7[6]
reg7[7] <= Registers:inst2.reg7[7]
reg7[8] <= Registers:inst2.reg7[8]
reg7[9] <= Registers:inst2.reg7[9]


|lab4|ControlUnit:inst
jump <= execution:inst5.jmp
clk => execution:inst5.clk
clk => inst9.IN0
clk => OperandRetrieval:inst2.clk
clk => InstructionDecoder:inst1.clk
data[0] => OperandRetrieval:inst2.data[0]
data[0] => CommandRetrieval:inst.data[0]
data[0] => execution:inst5.indata[0]
data[1] => OperandRetrieval:inst2.data[1]
data[1] => CommandRetrieval:inst.data[1]
data[1] => execution:inst5.indata[1]
data[2] => OperandRetrieval:inst2.data[2]
data[2] => CommandRetrieval:inst.data[2]
data[2] => execution:inst5.indata[2]
data[3] => OperandRetrieval:inst2.data[3]
data[3] => CommandRetrieval:inst.data[3]
data[3] => execution:inst5.indata[3]
data[4] => OperandRetrieval:inst2.data[4]
data[4] => CommandRetrieval:inst.data[4]
data[4] => execution:inst5.indata[4]
data[5] => OperandRetrieval:inst2.data[5]
data[5] => CommandRetrieval:inst.data[5]
data[5] => execution:inst5.indata[5]
data[6] => OperandRetrieval:inst2.data[6]
data[6] => CommandRetrieval:inst.data[6]
data[6] => execution:inst5.indata[6]
data[7] => OperandRetrieval:inst2.data[7]
data[7] => CommandRetrieval:inst.data[7]
data[7] => execution:inst5.indata[7]
data[8] => OperandRetrieval:inst2.data[8]
data[8] => CommandRetrieval:inst.data[8]
data[8] => execution:inst5.indata[8]
data[9] => OperandRetrieval:inst2.data[9]
data[9] => CommandRetrieval:inst.data[9]
data[9] => execution:inst5.indata[9]
js_addr[0] <= execution:inst5.js_addr[0]
js_addr[1] <= execution:inst5.js_addr[1]
js_addr[2] <= execution:inst5.js_addr[2]
js_addr[3] <= execution:inst5.js_addr[3]
js_addr[4] <= execution:inst5.js_addr[4]
js_addr[5] <= execution:inst5.js_addr[5]
js_addr[6] <= execution:inst5.js_addr[6]
js_addr[7] <= execution:inst5.js_addr[7]
address[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] <= ctrl~4.DB_MAX_OUTPUT_PORT_TYPE
ctrl[1] <= ctrl~3.DB_MAX_OUTPUT_PORT_TYPE
ctrl[2] <= ctrl~2.DB_MAX_OUTPUT_PORT_TYPE
ctrl[3] <= ctrl~1.DB_MAX_OUTPUT_PORT_TYPE
ctrl[4] <= ctrl~0.DB_MAX_OUTPUT_PORT_TYPE
OP_Code[0] <= op_c[0].DB_MAX_OUTPUT_PORT_TYPE
OP_Code[1] <= op_c[1].DB_MAX_OUTPUT_PORT_TYPE
output[0] <= execution:inst5.data[0]
output[1] <= execution:inst5.data[1]
output[2] <= execution:inst5.data[2]
output[3] <= execution:inst5.data[3]
output[4] <= execution:inst5.data[4]
output[5] <= execution:inst5.data[5]
output[6] <= execution:inst5.data[6]
output[7] <= execution:inst5.data[7]
output[8] <= execution:inst5.data[8]
output[9] <= execution:inst5.data[9]


|lab4|ControlUnit:inst|execution:inst5
jmp <= inst9.DB_MAX_OUTPUT_PORT_TYPE
clk => counter4:inst18.clock
clk => R-M_exec:inst10.clk
clk => lpm_dff0:inst11.clock
enable => counter4:inst18.clk_en
enable => decoder4:inst.enable
enable => lpm_dff0:inst11.enable
enable => lpm_bustri0:inst6.enabledt
enable => lpm_bustri2:inst14.enabledt
op_c[0] => decoder4:inst.data[0]
op_c[1] => decoder4:inst.data[1]
first_op[0] => sub:inst12.dataa[0]
first_op[0] => lpm_bustri0:inst6.data[0]
first_op[1] => sub:inst12.dataa[1]
first_op[1] => lpm_bustri0:inst6.data[1]
first_op[2] => sub:inst12.dataa[2]
first_op[2] => lpm_bustri0:inst6.data[2]
first_op[3] => lpm_bustri0:inst6.data[3]
first_op[4] => lpm_bustri0:inst6.data[4]
second_op[0] => sub:inst12.datab[0]
second_op[0] => lpm_bustri7:inst8.data[0]
second_op[0] => R-M_exec:inst10.second_op[0]
second_op[0] => lpm_bustri2:inst14.data[0]
second_op[1] => sub:inst12.datab[1]
second_op[1] => lpm_bustri7:inst8.data[1]
second_op[1] => R-M_exec:inst10.second_op[1]
second_op[1] => lpm_bustri2:inst14.data[1]
second_op[2] => sub:inst12.datab[2]
second_op[2] => lpm_bustri7:inst8.data[2]
second_op[2] => R-M_exec:inst10.second_op[2]
second_op[2] => lpm_bustri2:inst14.data[2]
address[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
first_data[0] => R-M_exec:inst10.first_data[0]
first_data[0] => lpm_bustri1:inst4.data[0]
first_data[1] => R-M_exec:inst10.first_data[1]
first_data[1] => lpm_bustri1:inst4.data[1]
first_data[2] => R-M_exec:inst10.first_data[2]
first_data[2] => lpm_bustri1:inst4.data[2]
first_data[3] => R-M_exec:inst10.first_data[3]
first_data[3] => lpm_bustri1:inst4.data[3]
first_data[4] => R-M_exec:inst10.first_data[4]
first_data[4] => lpm_bustri1:inst4.data[4]
first_data[5] => R-M_exec:inst10.first_data[5]
first_data[5] => lpm_bustri1:inst4.data[5]
first_data[6] => R-M_exec:inst10.first_data[6]
first_data[6] => lpm_bustri1:inst4.data[6]
first_data[7] => R-M_exec:inst10.first_data[7]
first_data[7] => lpm_bustri1:inst4.data[7]
first_data[8] => R-M_exec:inst10.first_data[8]
first_data[8] => lpm_bustri1:inst4.data[8]
first_data[9] => R-M_exec:inst10.first_data[9]
first_data[9] => lpm_bustri1:inst4.data[9]
indata[0] => R-M_exec:inst10.indata[0]
indata[1] => R-M_exec:inst10.indata[1]
indata[2] => R-M_exec:inst10.indata[2]
indata[3] => R-M_exec:inst10.indata[3]
indata[4] => R-M_exec:inst10.indata[4]
indata[5] => R-M_exec:inst10.indata[5]
indata[6] => R-M_exec:inst10.indata[6]
indata[7] => R-M_exec:inst10.indata[7]
indata[8] => R-M_exec:inst10.indata[8]
indata[9] => R-M_exec:inst10.indata[9]
ctrl[0] <= ctrl~4.DB_MAX_OUTPUT_PORT_TYPE
ctrl[1] <= ctrl~3.DB_MAX_OUTPUT_PORT_TYPE
ctrl[2] <= ctrl~2.DB_MAX_OUTPUT_PORT_TYPE
ctrl[3] <= ctrl~1.DB_MAX_OUTPUT_PORT_TYPE
ctrl[4] <= ctrl~0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data~9.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data~8.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data~7.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data~6.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data~5.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data~4.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data~3.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data~2.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data~1.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data~0.DB_MAX_OUTPUT_PORT_TYPE
js_addr[0] <= jump[0].DB_MAX_OUTPUT_PORT_TYPE
js_addr[1] <= jump[1].DB_MAX_OUTPUT_PORT_TYPE
js_addr[2] <= jump[2].DB_MAX_OUTPUT_PORT_TYPE
js_addr[3] <= jump[3].DB_MAX_OUTPUT_PORT_TYPE
js_addr[4] <= jump[4].DB_MAX_OUTPUT_PORT_TYPE
js_addr[5] <= jump[5].DB_MAX_OUTPUT_PORT_TYPE
js_addr[6] <= jump[6].DB_MAX_OUTPUT_PORT_TYPE
js_addr[7] <= jump[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|decoder5:inst23
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab4|ControlUnit:inst|execution:inst5|decoder5:inst23|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|lab4|ControlUnit:inst|execution:inst5|decoder5:inst23|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|counter4:inst18
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|lab4|ControlUnit:inst|execution:inst5|counter4:inst18|lpm_counter:lpm_counter_component
clock => cntr_9vj:auto_generated.clock
clk_en => cntr_9vj:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_9vj:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9vj:auto_generated.q[0]
q[1] <= cntr_9vj:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab4|ControlUnit:inst|execution:inst5|counter4:inst18|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated
clk_en => counter_reg_bit1a[1]~2.IN0
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~6.IN1
sset => counter_reg_bit1a[1]~3.IN0


|lab4|ControlUnit:inst|execution:inst5|decoder4:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|sub:inst12
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]


|lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_7fh:auto_generated.dataa[0]
dataa[1] => add_sub_7fh:auto_generated.dataa[1]
dataa[2] => add_sub_7fh:auto_generated.dataa[2]
datab[0] => add_sub_7fh:auto_generated.datab[0]
datab[1] => add_sub_7fh:auto_generated.datab[1]
datab[2] => add_sub_7fh:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7fh:auto_generated.result[0]
result[1] <= add_sub_7fh:auto_generated.result[1]
result[2] <= add_sub_7fh:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated
dataa[0] => op_1.IN5
dataa[1] => op_1.IN3
dataa[2] => op_1.IN1
datab[0] => op_1.IN6
datab[1] => op_1.IN4
datab[2] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|constant00000:inst7
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|lab4|ControlUnit:inst|execution:inst5|constant00000:inst7|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10
address[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
enable => JKFFRE:inst8.K
enable => JKFFRE:inst8.J
enable => inst14.IN1
enable => inst13.IN1
clk => inst2.IN0
indata[0] => lpm_dff1:inst6.data[0]
indata[1] => lpm_dff1:inst6.data[1]
indata[2] => lpm_dff1:inst6.data[2]
indata[3] => lpm_dff1:inst6.data[3]
indata[4] => lpm_dff1:inst6.data[4]
indata[5] => lpm_dff1:inst6.data[5]
indata[6] => lpm_dff1:inst6.data[6]
indata[7] => lpm_dff1:inst6.data[7]
indata[8] => lpm_dff1:inst6.data[8]
indata[9] => lpm_dff1:inst6.data[9]
second_op[0] => lpm_bustri7:inst10.data[0]
second_op[1] => lpm_bustri7:inst10.data[1]
second_op[2] => lpm_bustri7:inst10.data[2]
ctrl[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= lpm_bustri1:inst11.tridata[0]
data[1] <= lpm_bustri1:inst11.tridata[1]
data[2] <= lpm_bustri1:inst11.tridata[2]
data[3] <= lpm_bustri1:inst11.tridata[3]
data[4] <= lpm_bustri1:inst11.tridata[4]
data[5] <= lpm_bustri1:inst11.tridata[5]
data[6] <= lpm_bustri1:inst11.tridata[6]
data[7] <= lpm_bustri1:inst11.tridata[7]
data[8] <= lpm_bustri1:inst11.tridata[8]
data[9] <= lpm_bustri1:inst11.tridata[9]
first_data[0] => lpm_bustri1:inst11.data[0]
first_data[1] => lpm_bustri1:inst11.data[1]
first_data[2] => lpm_bustri1:inst11.data[2]
first_data[3] => lpm_bustri1:inst11.data[3]
first_data[4] => lpm_bustri1:inst11.data[4]
first_data[5] => lpm_bustri1:inst11.data[5]
first_data[6] => lpm_bustri1:inst11.data[6]
first_data[7] => lpm_bustri1:inst11.data[7]
first_data[8] => lpm_bustri1:inst11.data[8]
first_data[9] => lpm_bustri1:inst11.data[9]


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|JKFFRE:inst8
QN <= 9.DB_MAX_OUTPUT_PORT_TYPE
S => 7.IN0
R => 8.IN0
K => 6~1.IN0
J => 6~0.IN1
CK => 6.CLK
Q <= 6.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|constant00000:inst9
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|constant00000:inst9|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|constant6:inst17
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|constant6:inst17|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|constant9:inst15
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|constant9:inst15|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]


|lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~6.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~4.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~3.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~2.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|constant5:inst2
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|lab4|ControlUnit:inst|execution:inst5|constant5:inst2|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>


|lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]


|lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~6.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~4.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~3.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~2.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|decoder_dca:inst4
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]


|lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|counter_dca:inst3
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component
clock => cntr_d4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_d4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_d4i:auto_generated.q[0]
q[1] <= cntr_d4i:auto_generated.q[1]
q[2] <= cntr_d4i:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab4|ControlUnit:inst|OperandRetrieval:inst2
ctrl[0] <= ctrl~4.DB_MAX_OUTPUT_PORT_TYPE
ctrl[1] <= ctrl~3.DB_MAX_OUTPUT_PORT_TYPE
ctrl[2] <= ctrl~2.DB_MAX_OUTPUT_PORT_TYPE
ctrl[3] <= ctrl~1.DB_MAX_OUTPUT_PORT_TYPE
ctrl[4] <= ctrl~0.DB_MAX_OUTPUT_PORT_TYPE
enable => decoder4:inst6.enable
enable => M-R_Operation:inst9.enable
enable => inst3.IN0
enable => lpm_dff1:inst5.enable
enable => lpm_bustri7:inst4.enabledt
OP_Code[0] => decoder4:inst6.data[0]
OP_Code[1] => decoder4:inst6.data[1]
First_Operand[0] => M-R_Operation:inst9.First_Operand[0]
First_Operand[0] => R-M_Operation:inst1.First_Operand[0]
First_Operand[1] => M-R_Operation:inst9.First_Operand[1]
First_Operand[1] => R-M_Operation:inst1.First_Operand[1]
First_Operand[2] => M-R_Operation:inst9.First_Operand[2]
First_Operand[2] => R-M_Operation:inst1.First_Operand[2]
First_Operand[3] => M-R_Operation:inst9.First_Operand[3]
First_Operand[3] => R-M_Operation:inst1.First_Operand[3]
First_Operand[4] => M-R_Operation:inst9.First_Operand[4]
First_Operand[4] => R-M_Operation:inst1.First_Operand[4]
clk => R-M_Operation:inst1.clk
clk => inst.IN0
First_data[0] <= lpm_dff1:inst5.q[0]
First_data[1] <= lpm_dff1:inst5.q[1]
First_data[2] <= lpm_dff1:inst5.q[2]
First_data[3] <= lpm_dff1:inst5.q[3]
First_data[4] <= lpm_dff1:inst5.q[4]
First_data[5] <= lpm_dff1:inst5.q[5]
First_data[6] <= lpm_dff1:inst5.q[6]
First_data[7] <= lpm_dff1:inst5.q[7]
First_data[8] <= lpm_dff1:inst5.q[8]
First_data[9] <= lpm_dff1:inst5.q[9]
data[0] => lpm_dff1:inst5.data[0]
data[1] => lpm_dff1:inst5.data[1]
data[2] => lpm_dff1:inst5.data[2]
data[3] => lpm_dff1:inst5.data[3]
data[4] => lpm_dff1:inst5.data[4]
data[5] => lpm_dff1:inst5.data[5]
data[6] => lpm_dff1:inst5.data[6]
data[7] => lpm_dff1:inst5.data[7]
data[8] => lpm_dff1:inst5.data[8]
data[9] => lpm_dff1:inst5.data[9]
First_addr[0] <= lpm_bustri7:inst4.tridata[0]
First_addr[1] <= lpm_bustri7:inst4.tridata[1]
First_addr[2] <= lpm_bustri7:inst4.tridata[2]
First_addr[3] <= lpm_bustri7:inst4.tridata[3]
First_addr[4] <= lpm_bustri7:inst4.tridata[4]
First_addr[5] <= lpm_bustri7:inst4.tridata[5]
First_addr[6] <= lpm_bustri7:inst4.tridata[6]
First_addr[7] <= lpm_bustri7:inst4.tridata[7]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9
ctrl[0] <= lpm_bustri0:inst3.tridata[0]
ctrl[1] <= lpm_bustri0:inst3.tridata[1]
ctrl[2] <= lpm_bustri0:inst3.tridata[2]
ctrl[3] <= lpm_bustri0:inst3.tridata[3]
ctrl[4] <= lpm_bustri0:inst3.tridata[4]
allow => inst4.IN0
enable => inst4.IN1
First_addr[0] <= lpm_bustri0:inst2.tridata[0]
First_addr[1] <= lpm_bustri0:inst2.tridata[1]
First_addr[2] <= lpm_bustri0:inst2.tridata[2]
First_addr[3] <= lpm_bustri0:inst2.tridata[3]
First_addr[4] <= lpm_bustri0:inst2.tridata[4]
First_addr[5] <= lpm_bustri2:inst9.tridata[0]
First_addr[6] <= lpm_bustri2:inst9.tridata[1]
First_addr[7] <= lpm_bustri2:inst9.tridata[2]
First_Operand[0] => lpm_bustri0:inst2.data[0]
First_Operand[1] => lpm_bustri0:inst2.data[1]
First_Operand[2] => lpm_bustri0:inst2.data[2]
First_Operand[3] => lpm_bustri0:inst2.data[3]
First_Operand[4] => lpm_bustri0:inst2.data[4]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|constant10:inst1
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|constant10:inst1|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>


|lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst2
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri2:inst9
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|constant00:inst7
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|constant00:inst7|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>


|lab4|ControlUnit:inst|OperandRetrieval:inst2|decoder4:inst6
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|decoder4:inst6|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|decoder4:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1
ctrl[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
enable => JKFFRE:inst8.K
enable => JKFFRE:inst8.J
enable => inst13.IN1
enable => inst14.IN1
clk => inst2.IN0
First_addr[0] <= First_addr~7.DB_MAX_OUTPUT_PORT_TYPE
First_addr[1] <= First_addr~6.DB_MAX_OUTPUT_PORT_TYPE
First_addr[2] <= First_addr~5.DB_MAX_OUTPUT_PORT_TYPE
First_addr[3] <= First_addr~4.DB_MAX_OUTPUT_PORT_TYPE
First_addr[4] <= First_addr~3.DB_MAX_OUTPUT_PORT_TYPE
First_addr[5] <= First_addr~2.DB_MAX_OUTPUT_PORT_TYPE
First_addr[6] <= First_addr~1.DB_MAX_OUTPUT_PORT_TYPE
First_addr[7] <= First_addr~0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => lpm_bustri7:inst15.data[0]
data[1] => lpm_bustri7:inst15.data[1]
data[2] => lpm_bustri7:inst15.data[2]
data[3] => lpm_bustri7:inst15.data[3]
data[4] => lpm_bustri7:inst15.data[4]
data[5] => lpm_bustri7:inst15.data[5]
data[6] => lpm_bustri7:inst15.data[6]
data[7] => lpm_bustri7:inst15.data[7]
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
First_Operand[0] => lpm_bustri7:inst16.data[0]
First_Operand[1] => lpm_bustri7:inst16.data[1]
First_Operand[2] => lpm_bustri7:inst16.data[2]
First_Operand[3] => lpm_bustri7:inst16.data[3]
First_Operand[4] => lpm_bustri7:inst16.data[4]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|JKFFRE:inst8
QN <= 9.DB_MAX_OUTPUT_PORT_TYPE
S => 7.IN0
R => 8.IN0
K => 6~1.IN0
J => 6~0.IN1
CK => 6.CLK
Q <= 6.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|constant6:inst17
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|constant6:inst17|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|constant10:inst6
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|constant10:inst6|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|constant00:inst7
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|constant00:inst7|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>


|lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|InstructionDecoder:inst1
First_Operand[0] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
First_Operand[1] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
First_Operand[2] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
First_Operand[3] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
First_Operand[4] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
clk => lpm_dff1:inst.clock
enable => lpm_dff1:inst.enable
instruction[0] => lpm_dff1:inst.data[0]
instruction[1] => lpm_dff1:inst.data[1]
instruction[2] => lpm_dff1:inst.data[2]
instruction[3] => lpm_dff1:inst.data[3]
instruction[4] => lpm_dff1:inst.data[4]
instruction[5] => lpm_dff1:inst.data[5]
instruction[6] => lpm_dff1:inst.data[6]
instruction[7] => lpm_dff1:inst.data[7]
instruction[8] => lpm_dff1:inst.data[8]
instruction[9] => lpm_dff1:inst.data[9]
OP_Code[0] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
OP_Code[1] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
Second_Operand[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
Second_Operand[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
Second_Operand[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]


|lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|CommandRetrieval:inst
addr[0] <= lpm_bustri7:inst6.tridata[0]
addr[1] <= lpm_bustri7:inst6.tridata[1]
addr[2] <= lpm_bustri7:inst6.tridata[2]
addr[3] <= lpm_bustri7:inst6.tridata[3]
addr[4] <= lpm_bustri7:inst6.tridata[4]
addr[5] <= lpm_bustri7:inst6.tridata[5]
addr[6] <= lpm_bustri7:inst6.tridata[6]
addr[7] <= lpm_bustri7:inst6.tridata[7]
enable => lpm_bustri7:inst6.enabledt
enable => counter:inst7.clock
enable => lpm_bustri0:inst2.enabledt
enable => inst4.IN0
jump => counter:inst7.sload
js_addr[0] => counter:inst7.data[0]
js_addr[1] => counter:inst7.data[1]
js_addr[2] => counter:inst7.data[2]
js_addr[3] => counter:inst7.data[3]
js_addr[4] => counter:inst7.data[4]
js_addr[5] => counter:inst7.data[5]
js_addr[6] => counter:inst7.data[6]
js_addr[7] => counter:inst7.data[7]
ctrl[0] <= lpm_bustri0:inst2.tridata[0]
ctrl[1] <= lpm_bustri0:inst2.tridata[1]
ctrl[2] <= lpm_bustri0:inst2.tridata[2]
ctrl[3] <= lpm_bustri0:inst2.tridata[3]
ctrl[4] <= lpm_bustri0:inst2.tridata[4]
result_instuction[0] <= output_data[0].DB_MAX_OUTPUT_PORT_TYPE
result_instuction[1] <= output_data[1].DB_MAX_OUTPUT_PORT_TYPE
result_instuction[2] <= output_data[2].DB_MAX_OUTPUT_PORT_TYPE
result_instuction[3] <= output_data[3].DB_MAX_OUTPUT_PORT_TYPE
result_instuction[4] <= output_data[4].DB_MAX_OUTPUT_PORT_TYPE
result_instuction[5] <= output_data[5].DB_MAX_OUTPUT_PORT_TYPE
result_instuction[6] <= output_data[6].DB_MAX_OUTPUT_PORT_TYPE
result_instuction[7] <= output_data[7].DB_MAX_OUTPUT_PORT_TYPE
result_instuction[8] <= output_data[8].DB_MAX_OUTPUT_PORT_TYPE
result_instuction[9] <= output_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[0] => lpm_dff1:inst3.data[0]
data[1] => lpm_dff1:inst3.data[1]
data[2] => lpm_dff1:inst3.data[2]
data[3] => lpm_dff1:inst3.data[3]
data[4] => lpm_dff1:inst3.data[4]
data[5] => lpm_dff1:inst3.data[5]
data[6] => lpm_dff1:inst3.data[6]
data[7] => lpm_dff1:inst3.data[7]
data[8] => lpm_dff1:inst3.data[8]
data[9] => lpm_dff1:inst3.data[9]


|lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7
clock => lpm_counter:lpm_counter_component.clock
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component
clock => cntr_bli:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_bli:auto_generated.sload
data[0] => cntr_bli:auto_generated.data[0]
data[1] => cntr_bli:auto_generated.data[1]
data[2] => cntr_bli:auto_generated.data[2]
data[3] => cntr_bli:auto_generated.data[3]
data[4] => cntr_bli:auto_generated.data[4]
data[5] => cntr_bli:auto_generated.data[5]
data[6] => cntr_bli:auto_generated.data[6]
data[7] => cntr_bli:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_bli:auto_generated.q[0]
q[1] <= cntr_bli:auto_generated.q[1]
q[2] <= cntr_bli:auto_generated.q[2]
q[3] <= cntr_bli:auto_generated.q[3]
q[4] <= cntr_bli:auto_generated.q[4]
q[5] <= cntr_bli:auto_generated.q[5]
q[6] <= cntr_bli:auto_generated.q[6]
q[7] <= cntr_bli:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
data[0] => _~16.IN1
data[1] => _~15.IN1
data[2] => _~14.IN1
data[3] => _~13.IN1
data[4] => _~12.IN1
data[5] => _~11.IN1
data[6] => _~10.IN1
data[7] => _~9.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sload => _~19.IN1
sload => counter_reg_bit1a[7]~9.IN1


|lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri0:inst2
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ControlUnit:inst|CommandRetrieval:inst|constant0:inst
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|lab4|ControlUnit:inst|CommandRetrieval:inst|constant0:inst|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>


|lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]


|lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2
output[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => inst18.IN0
ctrl[0] => inst20.IN0
ctrl[0] => inst21.IN0
ctrl[0] => inst22.IN0
ctrl[0] => inst23.IN0
ctrl[0] => inst24.IN0
ctrl[0] => inst25.IN0
ctrl[0] => inst26.IN0
ctrl[1] => inst27.IN0
ctrl[1] => inst28.IN0
ctrl[1] => inst29.IN0
ctrl[1] => inst30.IN0
ctrl[1] => inst31.IN0
ctrl[1] => inst32.IN0
ctrl[1] => inst33.IN0
ctrl[1] => inst34.IN0
ctrl[2] => inst10.IN0
ctrl[2] => inst11.IN0
ctrl[2] => inst12.IN0
ctrl[2] => inst13.IN0
ctrl[2] => inst14.IN0
ctrl[2] => inst15.IN0
ctrl[2] => inst16.IN0
ctrl[2] => inst17.IN0
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
addr[0] => decoder_rg:inst8.data[0]
addr[1] => decoder_rg:inst8.data[1]
addr[2] => decoder_rg:inst8.data[2]
addr[3] => decoder_rg:inst8.data[3]
addr[4] => decoder_rg:inst8.data[4]
addr[5] => decoder_rg:inst8.data[5]
addr[6] => decoder_rg:inst8.data[6]
addr[7] => decoder_rg:inst8.data[7]
reg0[0] <= lpm_dff1:inst.q[0]
reg0[1] <= lpm_dff1:inst.q[1]
reg0[2] <= lpm_dff1:inst.q[2]
reg0[3] <= lpm_dff1:inst.q[3]
reg0[4] <= lpm_dff1:inst.q[4]
reg0[5] <= lpm_dff1:inst.q[5]
reg0[6] <= lpm_dff1:inst.q[6]
reg0[7] <= lpm_dff1:inst.q[7]
reg0[8] <= lpm_dff1:inst.q[8]
reg0[9] <= lpm_dff1:inst.q[9]
clk => lpm_dff1:inst.clock
clk => lpm_dff1:inst1.clock
clk => lpm_dff1:inst2.clock
clk => lpm_dff1:inst3.clock
clk => lpm_dff1:inst4.clock
clk => lpm_dff1:inst5.clock
clk => lpm_dff1:inst6.clock
clk => lpm_dff1:inst7.clock
data[0] => lpm_dff1:inst.data[0]
data[0] => lpm_dff1:inst1.data[0]
data[0] => lpm_dff1:inst2.data[0]
data[0] => lpm_dff1:inst3.data[0]
data[0] => lpm_dff1:inst4.data[0]
data[0] => lpm_dff1:inst5.data[0]
data[0] => lpm_dff1:inst6.data[0]
data[0] => lpm_dff1:inst7.data[0]
data[1] => lpm_dff1:inst.data[1]
data[1] => lpm_dff1:inst1.data[1]
data[1] => lpm_dff1:inst2.data[1]
data[1] => lpm_dff1:inst3.data[1]
data[1] => lpm_dff1:inst4.data[1]
data[1] => lpm_dff1:inst5.data[1]
data[1] => lpm_dff1:inst6.data[1]
data[1] => lpm_dff1:inst7.data[1]
data[2] => lpm_dff1:inst.data[2]
data[2] => lpm_dff1:inst1.data[2]
data[2] => lpm_dff1:inst2.data[2]
data[2] => lpm_dff1:inst3.data[2]
data[2] => lpm_dff1:inst4.data[2]
data[2] => lpm_dff1:inst5.data[2]
data[2] => lpm_dff1:inst6.data[2]
data[2] => lpm_dff1:inst7.data[2]
data[3] => lpm_dff1:inst.data[3]
data[3] => lpm_dff1:inst1.data[3]
data[3] => lpm_dff1:inst2.data[3]
data[3] => lpm_dff1:inst3.data[3]
data[3] => lpm_dff1:inst4.data[3]
data[3] => lpm_dff1:inst5.data[3]
data[3] => lpm_dff1:inst6.data[3]
data[3] => lpm_dff1:inst7.data[3]
data[4] => lpm_dff1:inst.data[4]
data[4] => lpm_dff1:inst1.data[4]
data[4] => lpm_dff1:inst2.data[4]
data[4] => lpm_dff1:inst3.data[4]
data[4] => lpm_dff1:inst4.data[4]
data[4] => lpm_dff1:inst5.data[4]
data[4] => lpm_dff1:inst6.data[4]
data[4] => lpm_dff1:inst7.data[4]
data[5] => lpm_dff1:inst.data[5]
data[5] => lpm_dff1:inst1.data[5]
data[5] => lpm_dff1:inst2.data[5]
data[5] => lpm_dff1:inst3.data[5]
data[5] => lpm_dff1:inst4.data[5]
data[5] => lpm_dff1:inst5.data[5]
data[5] => lpm_dff1:inst6.data[5]
data[5] => lpm_dff1:inst7.data[5]
data[6] => lpm_dff1:inst.data[6]
data[6] => lpm_dff1:inst1.data[6]
data[6] => lpm_dff1:inst2.data[6]
data[6] => lpm_dff1:inst3.data[6]
data[6] => lpm_dff1:inst4.data[6]
data[6] => lpm_dff1:inst5.data[6]
data[6] => lpm_dff1:inst6.data[6]
data[6] => lpm_dff1:inst7.data[6]
data[7] => lpm_dff1:inst.data[7]
data[7] => lpm_dff1:inst1.data[7]
data[7] => lpm_dff1:inst2.data[7]
data[7] => lpm_dff1:inst3.data[7]
data[7] => lpm_dff1:inst4.data[7]
data[7] => lpm_dff1:inst5.data[7]
data[7] => lpm_dff1:inst6.data[7]
data[7] => lpm_dff1:inst7.data[7]
data[8] => lpm_dff1:inst.data[8]
data[8] => lpm_dff1:inst1.data[8]
data[8] => lpm_dff1:inst2.data[8]
data[8] => lpm_dff1:inst3.data[8]
data[8] => lpm_dff1:inst4.data[8]
data[8] => lpm_dff1:inst5.data[8]
data[8] => lpm_dff1:inst6.data[8]
data[8] => lpm_dff1:inst7.data[8]
data[9] => lpm_dff1:inst.data[9]
data[9] => lpm_dff1:inst1.data[9]
data[9] => lpm_dff1:inst2.data[9]
data[9] => lpm_dff1:inst3.data[9]
data[9] => lpm_dff1:inst4.data[9]
data[9] => lpm_dff1:inst5.data[9]
data[9] => lpm_dff1:inst6.data[9]
data[9] => lpm_dff1:inst7.data[9]
reg1[0] <= lpm_dff1:inst1.q[0]
reg1[1] <= lpm_dff1:inst1.q[1]
reg1[2] <= lpm_dff1:inst1.q[2]
reg1[3] <= lpm_dff1:inst1.q[3]
reg1[4] <= lpm_dff1:inst1.q[4]
reg1[5] <= lpm_dff1:inst1.q[5]
reg1[6] <= lpm_dff1:inst1.q[6]
reg1[7] <= lpm_dff1:inst1.q[7]
reg1[8] <= lpm_dff1:inst1.q[8]
reg1[9] <= lpm_dff1:inst1.q[9]
reg2[0] <= lpm_dff1:inst2.q[0]
reg2[1] <= lpm_dff1:inst2.q[1]
reg2[2] <= lpm_dff1:inst2.q[2]
reg2[3] <= lpm_dff1:inst2.q[3]
reg2[4] <= lpm_dff1:inst2.q[4]
reg2[5] <= lpm_dff1:inst2.q[5]
reg2[6] <= lpm_dff1:inst2.q[6]
reg2[7] <= lpm_dff1:inst2.q[7]
reg2[8] <= lpm_dff1:inst2.q[8]
reg2[9] <= lpm_dff1:inst2.q[9]
reg3[0] <= lpm_dff1:inst3.q[0]
reg3[1] <= lpm_dff1:inst3.q[1]
reg3[2] <= lpm_dff1:inst3.q[2]
reg3[3] <= lpm_dff1:inst3.q[3]
reg3[4] <= lpm_dff1:inst3.q[4]
reg3[5] <= lpm_dff1:inst3.q[5]
reg3[6] <= lpm_dff1:inst3.q[6]
reg3[7] <= lpm_dff1:inst3.q[7]
reg3[8] <= lpm_dff1:inst3.q[8]
reg3[9] <= lpm_dff1:inst3.q[9]
reg4[0] <= lpm_dff1:inst4.q[0]
reg4[1] <= lpm_dff1:inst4.q[1]
reg4[2] <= lpm_dff1:inst4.q[2]
reg4[3] <= lpm_dff1:inst4.q[3]
reg4[4] <= lpm_dff1:inst4.q[4]
reg4[5] <= lpm_dff1:inst4.q[5]
reg4[6] <= lpm_dff1:inst4.q[6]
reg4[7] <= lpm_dff1:inst4.q[7]
reg4[8] <= lpm_dff1:inst4.q[8]
reg4[9] <= lpm_dff1:inst4.q[9]
reg5[0] <= lpm_dff1:inst5.q[0]
reg5[1] <= lpm_dff1:inst5.q[1]
reg5[2] <= lpm_dff1:inst5.q[2]
reg5[3] <= lpm_dff1:inst5.q[3]
reg5[4] <= lpm_dff1:inst5.q[4]
reg5[5] <= lpm_dff1:inst5.q[5]
reg5[6] <= lpm_dff1:inst5.q[6]
reg5[7] <= lpm_dff1:inst5.q[7]
reg5[8] <= lpm_dff1:inst5.q[8]
reg5[9] <= lpm_dff1:inst5.q[9]
reg6[0] <= lpm_dff1:inst6.q[0]
reg6[1] <= lpm_dff1:inst6.q[1]
reg6[2] <= lpm_dff1:inst6.q[2]
reg6[3] <= lpm_dff1:inst6.q[3]
reg6[4] <= lpm_dff1:inst6.q[4]
reg6[5] <= lpm_dff1:inst6.q[5]
reg6[6] <= lpm_dff1:inst6.q[6]
reg6[7] <= lpm_dff1:inst6.q[7]
reg6[8] <= lpm_dff1:inst6.q[8]
reg6[9] <= lpm_dff1:inst6.q[9]
reg7[0] <= lpm_dff1:inst7.q[0]
reg7[1] <= lpm_dff1:inst7.q[1]
reg7[2] <= lpm_dff1:inst7.q[2]
reg7[3] <= lpm_dff1:inst7.q[3]
reg7[4] <= lpm_dff1:inst7.q[4]
reg7[5] <= lpm_dff1:inst7.q[5]
reg7[6] <= lpm_dff1:inst7.q[6]
reg7[7] <= lpm_dff1:inst7.q[7]
reg7[8] <= lpm_dff1:inst7.q[8]
reg7[9] <= lpm_dff1:inst7.q[9]


|lab4|Registers:inst2|lpm_bustri1:inst19
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]


|lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~6.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~4.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~3.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~2.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|decoder_rg:inst8
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
data[5] => lpm_decode:lpm_decode_component.data[5]
data[6] => lpm_decode:lpm_decode_component.data[6]
data[7] => lpm_decode:lpm_decode_component.data[7]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component
data[0] => decode_8bf:auto_generated.data[0]
data[1] => decode_8bf:auto_generated.data[1]
data[2] => decode_8bf:auto_generated.data[2]
data[3] => decode_8bf:auto_generated.data[3]
data[4] => decode_8bf:auto_generated.data[4]
data[5] => decode_8bf:auto_generated.data[5]
data[6] => decode_8bf:auto_generated.data[6]
data[7] => decode_8bf:auto_generated.data[7]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_8bf:auto_generated.eq[0]
eq[1] <= decode_8bf:auto_generated.eq[1]
eq[2] <= decode_8bf:auto_generated.eq[2]
eq[3] <= decode_8bf:auto_generated.eq[3]
eq[4] <= decode_8bf:auto_generated.eq[4]
eq[5] <= decode_8bf:auto_generated.eq[5]
eq[6] <= decode_8bf:auto_generated.eq[6]
eq[7] <= decode_8bf:auto_generated.eq[7]
eq[8] <= decode_8bf:auto_generated.eq[8]
eq[9] <= decode_8bf:auto_generated.eq[9]
eq[10] <= decode_8bf:auto_generated.eq[10]
eq[11] <= decode_8bf:auto_generated.eq[11]
eq[12] <= decode_8bf:auto_generated.eq[12]
eq[13] <= decode_8bf:auto_generated.eq[13]
eq[14] <= decode_8bf:auto_generated.eq[14]
eq[15] <= decode_8bf:auto_generated.eq[15]
eq[16] <= decode_8bf:auto_generated.eq[16]
eq[17] <= decode_8bf:auto_generated.eq[17]
eq[18] <= decode_8bf:auto_generated.eq[18]
eq[19] <= decode_8bf:auto_generated.eq[19]
eq[20] <= decode_8bf:auto_generated.eq[20]
eq[21] <= decode_8bf:auto_generated.eq[21]
eq[22] <= decode_8bf:auto_generated.eq[22]
eq[23] <= decode_8bf:auto_generated.eq[23]
eq[24] <= decode_8bf:auto_generated.eq[24]
eq[25] <= decode_8bf:auto_generated.eq[25]
eq[26] <= decode_8bf:auto_generated.eq[26]
eq[27] <= decode_8bf:auto_generated.eq[27]
eq[28] <= decode_8bf:auto_generated.eq[28]
eq[29] <= decode_8bf:auto_generated.eq[29]
eq[30] <= decode_8bf:auto_generated.eq[30]
eq[31] <= decode_8bf:auto_generated.eq[31]
eq[32] <= decode_8bf:auto_generated.eq[32]
eq[33] <= decode_8bf:auto_generated.eq[33]
eq[34] <= decode_8bf:auto_generated.eq[34]
eq[35] <= decode_8bf:auto_generated.eq[35]
eq[36] <= decode_8bf:auto_generated.eq[36]
eq[37] <= decode_8bf:auto_generated.eq[37]
eq[38] <= decode_8bf:auto_generated.eq[38]
eq[39] <= decode_8bf:auto_generated.eq[39]
eq[40] <= decode_8bf:auto_generated.eq[40]
eq[41] <= decode_8bf:auto_generated.eq[41]
eq[42] <= decode_8bf:auto_generated.eq[42]
eq[43] <= decode_8bf:auto_generated.eq[43]
eq[44] <= decode_8bf:auto_generated.eq[44]
eq[45] <= decode_8bf:auto_generated.eq[45]
eq[46] <= decode_8bf:auto_generated.eq[46]
eq[47] <= decode_8bf:auto_generated.eq[47]
eq[48] <= decode_8bf:auto_generated.eq[48]
eq[49] <= decode_8bf:auto_generated.eq[49]
eq[50] <= decode_8bf:auto_generated.eq[50]
eq[51] <= decode_8bf:auto_generated.eq[51]
eq[52] <= decode_8bf:auto_generated.eq[52]
eq[53] <= decode_8bf:auto_generated.eq[53]
eq[54] <= decode_8bf:auto_generated.eq[54]
eq[55] <= decode_8bf:auto_generated.eq[55]
eq[56] <= decode_8bf:auto_generated.eq[56]
eq[57] <= decode_8bf:auto_generated.eq[57]
eq[58] <= decode_8bf:auto_generated.eq[58]
eq[59] <= decode_8bf:auto_generated.eq[59]
eq[60] <= decode_8bf:auto_generated.eq[60]
eq[61] <= decode_8bf:auto_generated.eq[61]
eq[62] <= decode_8bf:auto_generated.eq[62]
eq[63] <= decode_8bf:auto_generated.eq[63]
eq[64] <= decode_8bf:auto_generated.eq[64]
eq[65] <= decode_8bf:auto_generated.eq[65]
eq[66] <= decode_8bf:auto_generated.eq[66]
eq[67] <= decode_8bf:auto_generated.eq[67]
eq[68] <= decode_8bf:auto_generated.eq[68]
eq[69] <= decode_8bf:auto_generated.eq[69]
eq[70] <= decode_8bf:auto_generated.eq[70]
eq[71] <= decode_8bf:auto_generated.eq[71]
eq[72] <= decode_8bf:auto_generated.eq[72]
eq[73] <= decode_8bf:auto_generated.eq[73]
eq[74] <= decode_8bf:auto_generated.eq[74]
eq[75] <= decode_8bf:auto_generated.eq[75]
eq[76] <= decode_8bf:auto_generated.eq[76]
eq[77] <= decode_8bf:auto_generated.eq[77]
eq[78] <= decode_8bf:auto_generated.eq[78]
eq[79] <= decode_8bf:auto_generated.eq[79]
eq[80] <= decode_8bf:auto_generated.eq[80]
eq[81] <= decode_8bf:auto_generated.eq[81]
eq[82] <= decode_8bf:auto_generated.eq[82]
eq[83] <= decode_8bf:auto_generated.eq[83]
eq[84] <= decode_8bf:auto_generated.eq[84]
eq[85] <= decode_8bf:auto_generated.eq[85]
eq[86] <= decode_8bf:auto_generated.eq[86]
eq[87] <= decode_8bf:auto_generated.eq[87]
eq[88] <= decode_8bf:auto_generated.eq[88]
eq[89] <= decode_8bf:auto_generated.eq[89]
eq[90] <= decode_8bf:auto_generated.eq[90]
eq[91] <= decode_8bf:auto_generated.eq[91]
eq[92] <= decode_8bf:auto_generated.eq[92]
eq[93] <= decode_8bf:auto_generated.eq[93]
eq[94] <= decode_8bf:auto_generated.eq[94]
eq[95] <= decode_8bf:auto_generated.eq[95]
eq[96] <= decode_8bf:auto_generated.eq[96]
eq[97] <= decode_8bf:auto_generated.eq[97]
eq[98] <= decode_8bf:auto_generated.eq[98]
eq[99] <= decode_8bf:auto_generated.eq[99]
eq[100] <= decode_8bf:auto_generated.eq[100]
eq[101] <= decode_8bf:auto_generated.eq[101]
eq[102] <= decode_8bf:auto_generated.eq[102]
eq[103] <= decode_8bf:auto_generated.eq[103]
eq[104] <= decode_8bf:auto_generated.eq[104]
eq[105] <= decode_8bf:auto_generated.eq[105]
eq[106] <= decode_8bf:auto_generated.eq[106]
eq[107] <= decode_8bf:auto_generated.eq[107]
eq[108] <= decode_8bf:auto_generated.eq[108]
eq[109] <= decode_8bf:auto_generated.eq[109]
eq[110] <= decode_8bf:auto_generated.eq[110]
eq[111] <= decode_8bf:auto_generated.eq[111]
eq[112] <= decode_8bf:auto_generated.eq[112]
eq[113] <= decode_8bf:auto_generated.eq[113]
eq[114] <= decode_8bf:auto_generated.eq[114]
eq[115] <= decode_8bf:auto_generated.eq[115]
eq[116] <= decode_8bf:auto_generated.eq[116]
eq[117] <= decode_8bf:auto_generated.eq[117]
eq[118] <= decode_8bf:auto_generated.eq[118]
eq[119] <= decode_8bf:auto_generated.eq[119]
eq[120] <= decode_8bf:auto_generated.eq[120]
eq[121] <= decode_8bf:auto_generated.eq[121]
eq[122] <= decode_8bf:auto_generated.eq[122]
eq[123] <= decode_8bf:auto_generated.eq[123]
eq[124] <= decode_8bf:auto_generated.eq[124]
eq[125] <= decode_8bf:auto_generated.eq[125]
eq[126] <= decode_8bf:auto_generated.eq[126]
eq[127] <= decode_8bf:auto_generated.eq[127]
eq[128] <= decode_8bf:auto_generated.eq[128]
eq[129] <= decode_8bf:auto_generated.eq[129]
eq[130] <= decode_8bf:auto_generated.eq[130]
eq[131] <= decode_8bf:auto_generated.eq[131]
eq[132] <= decode_8bf:auto_generated.eq[132]
eq[133] <= decode_8bf:auto_generated.eq[133]
eq[134] <= decode_8bf:auto_generated.eq[134]
eq[135] <= decode_8bf:auto_generated.eq[135]
eq[136] <= decode_8bf:auto_generated.eq[136]
eq[137] <= decode_8bf:auto_generated.eq[137]
eq[138] <= decode_8bf:auto_generated.eq[138]
eq[139] <= decode_8bf:auto_generated.eq[139]
eq[140] <= decode_8bf:auto_generated.eq[140]
eq[141] <= decode_8bf:auto_generated.eq[141]
eq[142] <= decode_8bf:auto_generated.eq[142]
eq[143] <= decode_8bf:auto_generated.eq[143]
eq[144] <= decode_8bf:auto_generated.eq[144]
eq[145] <= decode_8bf:auto_generated.eq[145]
eq[146] <= decode_8bf:auto_generated.eq[146]
eq[147] <= decode_8bf:auto_generated.eq[147]
eq[148] <= decode_8bf:auto_generated.eq[148]
eq[149] <= decode_8bf:auto_generated.eq[149]
eq[150] <= decode_8bf:auto_generated.eq[150]
eq[151] <= decode_8bf:auto_generated.eq[151]
eq[152] <= decode_8bf:auto_generated.eq[152]
eq[153] <= decode_8bf:auto_generated.eq[153]
eq[154] <= decode_8bf:auto_generated.eq[154]
eq[155] <= decode_8bf:auto_generated.eq[155]
eq[156] <= decode_8bf:auto_generated.eq[156]
eq[157] <= decode_8bf:auto_generated.eq[157]
eq[158] <= decode_8bf:auto_generated.eq[158]
eq[159] <= decode_8bf:auto_generated.eq[159]
eq[160] <= decode_8bf:auto_generated.eq[160]
eq[161] <= decode_8bf:auto_generated.eq[161]
eq[162] <= decode_8bf:auto_generated.eq[162]
eq[163] <= decode_8bf:auto_generated.eq[163]
eq[164] <= decode_8bf:auto_generated.eq[164]
eq[165] <= decode_8bf:auto_generated.eq[165]
eq[166] <= decode_8bf:auto_generated.eq[166]
eq[167] <= decode_8bf:auto_generated.eq[167]
eq[168] <= decode_8bf:auto_generated.eq[168]
eq[169] <= decode_8bf:auto_generated.eq[169]
eq[170] <= decode_8bf:auto_generated.eq[170]
eq[171] <= decode_8bf:auto_generated.eq[171]
eq[172] <= decode_8bf:auto_generated.eq[172]
eq[173] <= decode_8bf:auto_generated.eq[173]
eq[174] <= decode_8bf:auto_generated.eq[174]
eq[175] <= decode_8bf:auto_generated.eq[175]
eq[176] <= decode_8bf:auto_generated.eq[176]
eq[177] <= decode_8bf:auto_generated.eq[177]
eq[178] <= decode_8bf:auto_generated.eq[178]
eq[179] <= decode_8bf:auto_generated.eq[179]
eq[180] <= decode_8bf:auto_generated.eq[180]
eq[181] <= decode_8bf:auto_generated.eq[181]
eq[182] <= decode_8bf:auto_generated.eq[182]
eq[183] <= decode_8bf:auto_generated.eq[183]
eq[184] <= decode_8bf:auto_generated.eq[184]
eq[185] <= decode_8bf:auto_generated.eq[185]
eq[186] <= decode_8bf:auto_generated.eq[186]
eq[187] <= decode_8bf:auto_generated.eq[187]
eq[188] <= decode_8bf:auto_generated.eq[188]
eq[189] <= decode_8bf:auto_generated.eq[189]
eq[190] <= decode_8bf:auto_generated.eq[190]
eq[191] <= decode_8bf:auto_generated.eq[191]
eq[192] <= decode_8bf:auto_generated.eq[192]
eq[193] <= decode_8bf:auto_generated.eq[193]
eq[194] <= decode_8bf:auto_generated.eq[194]
eq[195] <= decode_8bf:auto_generated.eq[195]
eq[196] <= decode_8bf:auto_generated.eq[196]
eq[197] <= decode_8bf:auto_generated.eq[197]
eq[198] <= decode_8bf:auto_generated.eq[198]
eq[199] <= decode_8bf:auto_generated.eq[199]
eq[200] <= decode_8bf:auto_generated.eq[200]
eq[201] <= decode_8bf:auto_generated.eq[201]
eq[202] <= decode_8bf:auto_generated.eq[202]
eq[203] <= decode_8bf:auto_generated.eq[203]
eq[204] <= decode_8bf:auto_generated.eq[204]
eq[205] <= decode_8bf:auto_generated.eq[205]
eq[206] <= decode_8bf:auto_generated.eq[206]
eq[207] <= decode_8bf:auto_generated.eq[207]
eq[208] <= decode_8bf:auto_generated.eq[208]
eq[209] <= decode_8bf:auto_generated.eq[209]
eq[210] <= decode_8bf:auto_generated.eq[210]
eq[211] <= decode_8bf:auto_generated.eq[211]
eq[212] <= decode_8bf:auto_generated.eq[212]
eq[213] <= decode_8bf:auto_generated.eq[213]
eq[214] <= decode_8bf:auto_generated.eq[214]
eq[215] <= decode_8bf:auto_generated.eq[215]
eq[216] <= decode_8bf:auto_generated.eq[216]
eq[217] <= decode_8bf:auto_generated.eq[217]
eq[218] <= decode_8bf:auto_generated.eq[218]
eq[219] <= decode_8bf:auto_generated.eq[219]
eq[220] <= decode_8bf:auto_generated.eq[220]
eq[221] <= decode_8bf:auto_generated.eq[221]
eq[222] <= decode_8bf:auto_generated.eq[222]
eq[223] <= decode_8bf:auto_generated.eq[223]
eq[224] <= decode_8bf:auto_generated.eq[224]
eq[225] <= decode_8bf:auto_generated.eq[225]
eq[226] <= decode_8bf:auto_generated.eq[226]
eq[227] <= decode_8bf:auto_generated.eq[227]
eq[228] <= decode_8bf:auto_generated.eq[228]
eq[229] <= decode_8bf:auto_generated.eq[229]
eq[230] <= decode_8bf:auto_generated.eq[230]
eq[231] <= decode_8bf:auto_generated.eq[231]
eq[232] <= decode_8bf:auto_generated.eq[232]
eq[233] <= decode_8bf:auto_generated.eq[233]
eq[234] <= decode_8bf:auto_generated.eq[234]
eq[235] <= decode_8bf:auto_generated.eq[235]
eq[236] <= decode_8bf:auto_generated.eq[236]
eq[237] <= decode_8bf:auto_generated.eq[237]
eq[238] <= decode_8bf:auto_generated.eq[238]
eq[239] <= decode_8bf:auto_generated.eq[239]
eq[240] <= decode_8bf:auto_generated.eq[240]
eq[241] <= decode_8bf:auto_generated.eq[241]
eq[242] <= decode_8bf:auto_generated.eq[242]
eq[243] <= decode_8bf:auto_generated.eq[243]
eq[244] <= decode_8bf:auto_generated.eq[244]
eq[245] <= decode_8bf:auto_generated.eq[245]
eq[246] <= decode_8bf:auto_generated.eq[246]
eq[247] <= decode_8bf:auto_generated.eq[247]
eq[248] <= decode_8bf:auto_generated.eq[248]
eq[249] <= decode_8bf:auto_generated.eq[249]
eq[250] <= decode_8bf:auto_generated.eq[250]
eq[251] <= decode_8bf:auto_generated.eq[251]
eq[252] <= decode_8bf:auto_generated.eq[252]
eq[253] <= decode_8bf:auto_generated.eq[253]
eq[254] <= decode_8bf:auto_generated.eq[254]
eq[255] <= decode_8bf:auto_generated.eq[255]


|lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated
data[0] => w_anode1563w[1]~2.IN0
data[0] => w_anode1580w[1].IN1
data[0] => w_anode1590w[1]~1.IN0
data[0] => w_anode1600w[1].IN1
data[0] => w_anode1610w[1]~1.IN0
data[0] => w_anode1620w[1].IN1
data[0] => w_anode1630w[1]~0.IN0
data[0] => w_anode1640w[1].IN1
data[0] => w_anode1663w[1]~2.IN0
data[0] => w_anode1674w[1].IN1
data[0] => w_anode1684w[1]~1.IN0
data[0] => w_anode1694w[1].IN1
data[0] => w_anode1704w[1]~1.IN0
data[0] => w_anode1714w[1].IN1
data[0] => w_anode1724w[1]~0.IN0
data[0] => w_anode1734w[1].IN1
data[0] => w_anode1756w[1]~2.IN0
data[0] => w_anode1767w[1].IN1
data[0] => w_anode1777w[1]~1.IN0
data[0] => w_anode1787w[1].IN1
data[0] => w_anode1797w[1]~1.IN0
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1817w[1]~0.IN0
data[0] => w_anode1827w[1].IN1
data[0] => w_anode1849w[1]~2.IN0
data[0] => w_anode1860w[1].IN1
data[0] => w_anode1870w[1]~1.IN0
data[0] => w_anode1880w[1].IN1
data[0] => w_anode1890w[1]~1.IN0
data[0] => w_anode1900w[1].IN1
data[0] => w_anode1910w[1]~0.IN0
data[0] => w_anode1920w[1].IN1
data[0] => w_anode1942w[1]~2.IN0
data[0] => w_anode1953w[1].IN1
data[0] => w_anode1963w[1]~1.IN0
data[0] => w_anode1973w[1].IN1
data[0] => w_anode1983w[1]~1.IN0
data[0] => w_anode1993w[1].IN1
data[0] => w_anode2003w[1]~0.IN0
data[0] => w_anode2013w[1].IN1
data[0] => w_anode2035w[1]~2.IN0
data[0] => w_anode2046w[1].IN1
data[0] => w_anode2056w[1]~1.IN0
data[0] => w_anode2066w[1].IN1
data[0] => w_anode2076w[1]~1.IN0
data[0] => w_anode2086w[1].IN1
data[0] => w_anode2096w[1]~0.IN0
data[0] => w_anode2106w[1].IN1
data[0] => w_anode2128w[1]~2.IN0
data[0] => w_anode2139w[1].IN1
data[0] => w_anode2149w[1]~1.IN0
data[0] => w_anode2159w[1].IN1
data[0] => w_anode2169w[1]~1.IN0
data[0] => w_anode2179w[1].IN1
data[0] => w_anode2189w[1]~0.IN0
data[0] => w_anode2199w[1].IN1
data[0] => w_anode2221w[1]~2.IN0
data[0] => w_anode2232w[1].IN1
data[0] => w_anode2242w[1]~1.IN0
data[0] => w_anode2252w[1].IN1
data[0] => w_anode2262w[1]~1.IN0
data[0] => w_anode2272w[1].IN1
data[0] => w_anode2282w[1]~0.IN0
data[0] => w_anode2292w[1].IN1
data[0] => w_anode103w[1]~0.IN0
data[0] => w_anode113w[1].IN1
data[0] => w_anode136w[1]~2.IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1]~1.IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1]~1.IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode197w[1]~0.IN0
data[0] => w_anode207w[1].IN1
data[0] => w_anode229w[1]~2.IN0
data[0] => w_anode240w[1].IN1
data[0] => w_anode250w[1]~1.IN0
data[0] => w_anode260w[1].IN1
data[0] => w_anode270w[1]~1.IN0
data[0] => w_anode280w[1].IN1
data[0] => w_anode290w[1]~0.IN0
data[0] => w_anode300w[1].IN1
data[0] => w_anode322w[1]~2.IN0
data[0] => w_anode333w[1].IN1
data[0] => w_anode343w[1]~1.IN0
data[0] => w_anode353w[1].IN1
data[0] => w_anode363w[1]~1.IN0
data[0] => w_anode36w[1]~2.IN0
data[0] => w_anode373w[1].IN1
data[0] => w_anode383w[1]~0.IN0
data[0] => w_anode393w[1].IN1
data[0] => w_anode415w[1]~2.IN0
data[0] => w_anode426w[1].IN1
data[0] => w_anode436w[1]~1.IN0
data[0] => w_anode446w[1].IN1
data[0] => w_anode456w[1]~1.IN0
data[0] => w_anode466w[1].IN1
data[0] => w_anode476w[1]~0.IN0
data[0] => w_anode486w[1].IN1
data[0] => w_anode508w[1]~2.IN0
data[0] => w_anode519w[1].IN1
data[0] => w_anode529w[1]~1.IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode53w[1].IN1
data[0] => w_anode549w[1]~1.IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1]~0.IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode601w[1]~2.IN0
data[0] => w_anode612w[1].IN1
data[0] => w_anode622w[1]~1.IN0
data[0] => w_anode632w[1].IN1
data[0] => w_anode63w[1]~1.IN0
data[0] => w_anode642w[1]~1.IN0
data[0] => w_anode652w[1].IN1
data[0] => w_anode662w[1]~0.IN0
data[0] => w_anode672w[1].IN1
data[0] => w_anode694w[1]~2.IN0
data[0] => w_anode705w[1].IN1
data[0] => w_anode715w[1]~1.IN0
data[0] => w_anode725w[1].IN1
data[0] => w_anode735w[1]~1.IN0
data[0] => w_anode73w[1].IN1
data[0] => w_anode745w[1].IN1
data[0] => w_anode755w[1]~0.IN0
data[0] => w_anode765w[1].IN1
data[0] => w_anode83w[1]~1.IN0
data[0] => w_anode93w[1].IN1
data[0] => w_anode2326w[1]~2.IN0
data[0] => w_anode2343w[1].IN1
data[0] => w_anode2353w[1]~1.IN0
data[0] => w_anode2363w[1].IN1
data[0] => w_anode2373w[1]~1.IN0
data[0] => w_anode2383w[1].IN1
data[0] => w_anode2393w[1]~0.IN0
data[0] => w_anode2403w[1].IN1
data[0] => w_anode2426w[1]~2.IN0
data[0] => w_anode2437w[1].IN1
data[0] => w_anode2447w[1]~1.IN0
data[0] => w_anode2457w[1].IN1
data[0] => w_anode2467w[1]~1.IN0
data[0] => w_anode2477w[1].IN1
data[0] => w_anode2487w[1]~0.IN0
data[0] => w_anode2497w[1].IN1
data[0] => w_anode2519w[1]~2.IN0
data[0] => w_anode2530w[1].IN1
data[0] => w_anode2540w[1]~1.IN0
data[0] => w_anode2550w[1].IN1
data[0] => w_anode2560w[1]~1.IN0
data[0] => w_anode2570w[1].IN1
data[0] => w_anode2580w[1]~0.IN0
data[0] => w_anode2590w[1].IN1
data[0] => w_anode2612w[1]~2.IN0
data[0] => w_anode2623w[1].IN1
data[0] => w_anode2633w[1]~1.IN0
data[0] => w_anode2643w[1].IN1
data[0] => w_anode2653w[1]~1.IN0
data[0] => w_anode2663w[1].IN1
data[0] => w_anode2673w[1]~0.IN0
data[0] => w_anode2683w[1].IN1
data[0] => w_anode2705w[1]~2.IN0
data[0] => w_anode2716w[1].IN1
data[0] => w_anode2726w[1]~1.IN0
data[0] => w_anode2736w[1].IN1
data[0] => w_anode2746w[1]~1.IN0
data[0] => w_anode2756w[1].IN1
data[0] => w_anode2766w[1]~0.IN0
data[0] => w_anode2776w[1].IN1
data[0] => w_anode2798w[1]~2.IN0
data[0] => w_anode2809w[1].IN1
data[0] => w_anode2819w[1]~1.IN0
data[0] => w_anode2829w[1].IN1
data[0] => w_anode2839w[1]~1.IN0
data[0] => w_anode2849w[1].IN1
data[0] => w_anode2859w[1]~0.IN0
data[0] => w_anode2869w[1].IN1
data[0] => w_anode2891w[1]~2.IN0
data[0] => w_anode2902w[1].IN1
data[0] => w_anode2912w[1]~1.IN0
data[0] => w_anode2922w[1].IN1
data[0] => w_anode2932w[1]~1.IN0
data[0] => w_anode2942w[1].IN1
data[0] => w_anode2952w[1]~0.IN0
data[0] => w_anode2962w[1].IN1
data[0] => w_anode2984w[1]~2.IN0
data[0] => w_anode2995w[1].IN1
data[0] => w_anode3005w[1]~1.IN0
data[0] => w_anode3015w[1].IN1
data[0] => w_anode3025w[1]~1.IN0
data[0] => w_anode3035w[1].IN1
data[0] => w_anode3045w[1]~0.IN0
data[0] => w_anode3055w[1].IN1
data[0] => w_anode1004w[1].IN1
data[0] => w_anode1014w[1]~1.IN0
data[0] => w_anode1024w[1].IN1
data[0] => w_anode1034w[1]~1.IN0
data[0] => w_anode1044w[1].IN1
data[0] => w_anode1054w[1]~0.IN0
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1086w[1]~2.IN0
data[0] => w_anode1097w[1].IN1
data[0] => w_anode1107w[1]~1.IN0
data[0] => w_anode1117w[1].IN1
data[0] => w_anode1127w[1]~1.IN0
data[0] => w_anode1137w[1].IN1
data[0] => w_anode1147w[1]~0.IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1179w[1]~2.IN0
data[0] => w_anode1190w[1].IN1
data[0] => w_anode1200w[1]~1.IN0
data[0] => w_anode1210w[1].IN1
data[0] => w_anode1220w[1]~1.IN0
data[0] => w_anode1230w[1].IN1
data[0] => w_anode1240w[1]~0.IN0
data[0] => w_anode1250w[1].IN1
data[0] => w_anode1272w[1]~2.IN0
data[0] => w_anode1283w[1].IN1
data[0] => w_anode1293w[1]~1.IN0
data[0] => w_anode1303w[1].IN1
data[0] => w_anode1313w[1]~1.IN0
data[0] => w_anode1323w[1].IN1
data[0] => w_anode1333w[1]~0.IN0
data[0] => w_anode1343w[1].IN1
data[0] => w_anode1365w[1]~2.IN0
data[0] => w_anode1376w[1].IN1
data[0] => w_anode1386w[1]~1.IN0
data[0] => w_anode1396w[1].IN1
data[0] => w_anode1406w[1]~1.IN0
data[0] => w_anode1416w[1].IN1
data[0] => w_anode1426w[1]~0.IN0
data[0] => w_anode1436w[1].IN1
data[0] => w_anode1458w[1]~2.IN0
data[0] => w_anode1469w[1].IN1
data[0] => w_anode1479w[1]~1.IN0
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1499w[1]~1.IN0
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1519w[1]~0.IN0
data[0] => w_anode1529w[1].IN1
data[0] => w_anode800w[1]~2.IN0
data[0] => w_anode817w[1].IN1
data[0] => w_anode827w[1]~1.IN0
data[0] => w_anode837w[1].IN1
data[0] => w_anode847w[1]~1.IN0
data[0] => w_anode857w[1].IN1
data[0] => w_anode867w[1]~0.IN0
data[0] => w_anode877w[1].IN1
data[0] => w_anode900w[1]~2.IN0
data[0] => w_anode911w[1].IN1
data[0] => w_anode921w[1]~1.IN0
data[0] => w_anode931w[1].IN1
data[0] => w_anode941w[1]~1.IN0
data[0] => w_anode951w[1].IN1
data[0] => w_anode961w[1]~0.IN0
data[0] => w_anode971w[1].IN1
data[0] => w_anode993w[1]~2.IN0
data[1] => w_anode1563w[2]~1.IN0
data[1] => w_anode1580w[2]~1.IN0
data[1] => w_anode1590w[2].IN1
data[1] => w_anode1600w[2].IN1
data[1] => w_anode1610w[2]~0.IN0
data[1] => w_anode1620w[2]~0.IN0
data[1] => w_anode1630w[2].IN1
data[1] => w_anode1640w[2].IN1
data[1] => w_anode1663w[2]~1.IN0
data[1] => w_anode1674w[2]~1.IN0
data[1] => w_anode1684w[2].IN1
data[1] => w_anode1694w[2].IN1
data[1] => w_anode1704w[2]~0.IN0
data[1] => w_anode1714w[2]~0.IN0
data[1] => w_anode1724w[2].IN1
data[1] => w_anode1734w[2].IN1
data[1] => w_anode1756w[2]~1.IN0
data[1] => w_anode1767w[2]~1.IN0
data[1] => w_anode1777w[2].IN1
data[1] => w_anode1787w[2].IN1
data[1] => w_anode1797w[2]~0.IN0
data[1] => w_anode1807w[2]~0.IN0
data[1] => w_anode1817w[2].IN1
data[1] => w_anode1827w[2].IN1
data[1] => w_anode1849w[2]~1.IN0
data[1] => w_anode1860w[2]~1.IN0
data[1] => w_anode1870w[2].IN1
data[1] => w_anode1880w[2].IN1
data[1] => w_anode1890w[2]~0.IN0
data[1] => w_anode1900w[2]~0.IN0
data[1] => w_anode1910w[2].IN1
data[1] => w_anode1920w[2].IN1
data[1] => w_anode1942w[2]~1.IN0
data[1] => w_anode1953w[2]~1.IN0
data[1] => w_anode1963w[2].IN1
data[1] => w_anode1973w[2].IN1
data[1] => w_anode1983w[2]~0.IN0
data[1] => w_anode1993w[2]~0.IN0
data[1] => w_anode2003w[2].IN1
data[1] => w_anode2013w[2].IN1
data[1] => w_anode2035w[2]~1.IN0
data[1] => w_anode2046w[2]~1.IN0
data[1] => w_anode2056w[2].IN1
data[1] => w_anode2066w[2].IN1
data[1] => w_anode2076w[2]~0.IN0
data[1] => w_anode2086w[2]~0.IN0
data[1] => w_anode2096w[2].IN1
data[1] => w_anode2106w[2].IN1
data[1] => w_anode2128w[2]~1.IN0
data[1] => w_anode2139w[2]~1.IN0
data[1] => w_anode2149w[2].IN1
data[1] => w_anode2159w[2].IN1
data[1] => w_anode2169w[2]~0.IN0
data[1] => w_anode2179w[2]~0.IN0
data[1] => w_anode2189w[2].IN1
data[1] => w_anode2199w[2].IN1
data[1] => w_anode2221w[2]~1.IN0
data[1] => w_anode2232w[2]~1.IN0
data[1] => w_anode2242w[2].IN1
data[1] => w_anode2252w[2].IN1
data[1] => w_anode2262w[2]~0.IN0
data[1] => w_anode2272w[2]~0.IN0
data[1] => w_anode2282w[2].IN1
data[1] => w_anode2292w[2].IN1
data[1] => w_anode103w[2].IN1
data[1] => w_anode113w[2].IN1
data[1] => w_anode136w[2]~1.IN0
data[1] => w_anode147w[2]~1.IN0
data[1] => w_anode157w[2].IN1
data[1] => w_anode167w[2].IN1
data[1] => w_anode177w[2]~0.IN0
data[1] => w_anode187w[2]~0.IN0
data[1] => w_anode197w[2].IN1
data[1] => w_anode207w[2].IN1
data[1] => w_anode229w[2]~1.IN0
data[1] => w_anode240w[2]~1.IN0
data[1] => w_anode250w[2].IN1
data[1] => w_anode260w[2].IN1
data[1] => w_anode270w[2]~0.IN0
data[1] => w_anode280w[2]~0.IN0
data[1] => w_anode290w[2].IN1
data[1] => w_anode300w[2].IN1
data[1] => w_anode322w[2]~1.IN0
data[1] => w_anode333w[2]~1.IN0
data[1] => w_anode343w[2].IN1
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2]~0.IN0
data[1] => w_anode36w[2]~1.IN0
data[1] => w_anode373w[2]~0.IN0
data[1] => w_anode383w[2].IN1
data[1] => w_anode393w[2].IN1
data[1] => w_anode415w[2]~1.IN0
data[1] => w_anode426w[2]~1.IN0
data[1] => w_anode436w[2].IN1
data[1] => w_anode446w[2].IN1
data[1] => w_anode456w[2]~0.IN0
data[1] => w_anode466w[2]~0.IN0
data[1] => w_anode476w[2].IN1
data[1] => w_anode486w[2].IN1
data[1] => w_anode508w[2]~1.IN0
data[1] => w_anode519w[2]~1.IN0
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode53w[2]~1.IN0
data[1] => w_anode549w[2]~0.IN0
data[1] => w_anode559w[2]~0.IN0
data[1] => w_anode569w[2].IN1
data[1] => w_anode579w[2].IN1
data[1] => w_anode601w[2]~1.IN0
data[1] => w_anode612w[2]~1.IN0
data[1] => w_anode622w[2].IN1
data[1] => w_anode632w[2].IN1
data[1] => w_anode63w[2].IN1
data[1] => w_anode642w[2]~0.IN0
data[1] => w_anode652w[2]~0.IN0
data[1] => w_anode662w[2].IN1
data[1] => w_anode672w[2].IN1
data[1] => w_anode694w[2]~1.IN0
data[1] => w_anode705w[2]~1.IN0
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2]~0.IN0
data[1] => w_anode73w[2].IN1
data[1] => w_anode745w[2]~0.IN0
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode83w[2]~0.IN0
data[1] => w_anode93w[2]~0.IN0
data[1] => w_anode2326w[2]~1.IN0
data[1] => w_anode2343w[2]~1.IN0
data[1] => w_anode2353w[2].IN1
data[1] => w_anode2363w[2].IN1
data[1] => w_anode2373w[2]~0.IN0
data[1] => w_anode2383w[2]~0.IN0
data[1] => w_anode2393w[2].IN1
data[1] => w_anode2403w[2].IN1
data[1] => w_anode2426w[2]~1.IN0
data[1] => w_anode2437w[2]~1.IN0
data[1] => w_anode2447w[2].IN1
data[1] => w_anode2457w[2].IN1
data[1] => w_anode2467w[2]~0.IN0
data[1] => w_anode2477w[2]~0.IN0
data[1] => w_anode2487w[2].IN1
data[1] => w_anode2497w[2].IN1
data[1] => w_anode2519w[2]~1.IN0
data[1] => w_anode2530w[2]~1.IN0
data[1] => w_anode2540w[2].IN1
data[1] => w_anode2550w[2].IN1
data[1] => w_anode2560w[2]~0.IN0
data[1] => w_anode2570w[2]~0.IN0
data[1] => w_anode2580w[2].IN1
data[1] => w_anode2590w[2].IN1
data[1] => w_anode2612w[2]~1.IN0
data[1] => w_anode2623w[2]~1.IN0
data[1] => w_anode2633w[2].IN1
data[1] => w_anode2643w[2].IN1
data[1] => w_anode2653w[2]~0.IN0
data[1] => w_anode2663w[2]~0.IN0
data[1] => w_anode2673w[2].IN1
data[1] => w_anode2683w[2].IN1
data[1] => w_anode2705w[2]~1.IN0
data[1] => w_anode2716w[2]~1.IN0
data[1] => w_anode2726w[2].IN1
data[1] => w_anode2736w[2].IN1
data[1] => w_anode2746w[2]~0.IN0
data[1] => w_anode2756w[2]~0.IN0
data[1] => w_anode2766w[2].IN1
data[1] => w_anode2776w[2].IN1
data[1] => w_anode2798w[2]~1.IN0
data[1] => w_anode2809w[2]~1.IN0
data[1] => w_anode2819w[2].IN1
data[1] => w_anode2829w[2].IN1
data[1] => w_anode2839w[2]~0.IN0
data[1] => w_anode2849w[2]~0.IN0
data[1] => w_anode2859w[2].IN1
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2891w[2]~1.IN0
data[1] => w_anode2902w[2]~1.IN0
data[1] => w_anode2912w[2].IN1
data[1] => w_anode2922w[2].IN1
data[1] => w_anode2932w[2]~0.IN0
data[1] => w_anode2942w[2]~0.IN0
data[1] => w_anode2952w[2].IN1
data[1] => w_anode2962w[2].IN1
data[1] => w_anode2984w[2]~1.IN0
data[1] => w_anode2995w[2]~1.IN0
data[1] => w_anode3005w[2].IN1
data[1] => w_anode3015w[2].IN1
data[1] => w_anode3025w[2]~0.IN0
data[1] => w_anode3035w[2]~0.IN0
data[1] => w_anode3045w[2].IN1
data[1] => w_anode3055w[2].IN1
data[1] => w_anode1004w[2]~1.IN0
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1024w[2].IN1
data[1] => w_anode1034w[2]~0.IN0
data[1] => w_anode1044w[2]~0.IN0
data[1] => w_anode1054w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1086w[2]~1.IN0
data[1] => w_anode1097w[2]~1.IN0
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1117w[2].IN1
data[1] => w_anode1127w[2]~0.IN0
data[1] => w_anode1137w[2]~0.IN0
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1157w[2].IN1
data[1] => w_anode1179w[2]~1.IN0
data[1] => w_anode1190w[2]~1.IN0
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1210w[2].IN1
data[1] => w_anode1220w[2]~0.IN0
data[1] => w_anode1230w[2]~0.IN0
data[1] => w_anode1240w[2].IN1
data[1] => w_anode1250w[2].IN1
data[1] => w_anode1272w[2]~1.IN0
data[1] => w_anode1283w[2]~1.IN0
data[1] => w_anode1293w[2].IN1
data[1] => w_anode1303w[2].IN1
data[1] => w_anode1313w[2]~0.IN0
data[1] => w_anode1323w[2]~0.IN0
data[1] => w_anode1333w[2].IN1
data[1] => w_anode1343w[2].IN1
data[1] => w_anode1365w[2]~1.IN0
data[1] => w_anode1376w[2]~1.IN0
data[1] => w_anode1386w[2].IN1
data[1] => w_anode1396w[2].IN1
data[1] => w_anode1406w[2]~0.IN0
data[1] => w_anode1416w[2]~0.IN0
data[1] => w_anode1426w[2].IN1
data[1] => w_anode1436w[2].IN1
data[1] => w_anode1458w[2]~1.IN0
data[1] => w_anode1469w[2]~1.IN0
data[1] => w_anode1479w[2].IN1
data[1] => w_anode1489w[2].IN1
data[1] => w_anode1499w[2]~0.IN0
data[1] => w_anode1509w[2]~0.IN0
data[1] => w_anode1519w[2].IN1
data[1] => w_anode1529w[2].IN1
data[1] => w_anode800w[2]~1.IN0
data[1] => w_anode817w[2]~1.IN0
data[1] => w_anode827w[2].IN1
data[1] => w_anode837w[2].IN1
data[1] => w_anode847w[2]~0.IN0
data[1] => w_anode857w[2]~0.IN0
data[1] => w_anode867w[2].IN1
data[1] => w_anode877w[2].IN1
data[1] => w_anode900w[2]~1.IN0
data[1] => w_anode911w[2]~1.IN0
data[1] => w_anode921w[2].IN1
data[1] => w_anode931w[2].IN1
data[1] => w_anode941w[2]~0.IN0
data[1] => w_anode951w[2]~0.IN0
data[1] => w_anode961w[2].IN1
data[1] => w_anode971w[2].IN1
data[1] => w_anode993w[2]~1.IN0
data[2] => w_anode1563w[3]~0.IN0
data[2] => w_anode1580w[3]~0.IN0
data[2] => w_anode1590w[3]~0.IN0
data[2] => w_anode1600w[3]~0.IN0
data[2] => w_anode1610w[3].IN1
data[2] => w_anode1620w[3].IN1
data[2] => w_anode1630w[3].IN1
data[2] => w_anode1640w[3].IN1
data[2] => w_anode1663w[3]~0.IN0
data[2] => w_anode1674w[3]~0.IN0
data[2] => w_anode1684w[3]~0.IN0
data[2] => w_anode1694w[3]~0.IN0
data[2] => w_anode1704w[3].IN1
data[2] => w_anode1714w[3].IN1
data[2] => w_anode1724w[3].IN1
data[2] => w_anode1734w[3].IN1
data[2] => w_anode1756w[3]~0.IN0
data[2] => w_anode1767w[3]~0.IN0
data[2] => w_anode1777w[3]~0.IN0
data[2] => w_anode1787w[3]~0.IN0
data[2] => w_anode1797w[3].IN1
data[2] => w_anode1807w[3].IN1
data[2] => w_anode1817w[3].IN1
data[2] => w_anode1827w[3].IN1
data[2] => w_anode1849w[3]~0.IN0
data[2] => w_anode1860w[3]~0.IN0
data[2] => w_anode1870w[3]~0.IN0
data[2] => w_anode1880w[3]~0.IN0
data[2] => w_anode1890w[3].IN1
data[2] => w_anode1900w[3].IN1
data[2] => w_anode1910w[3].IN1
data[2] => w_anode1920w[3].IN1
data[2] => w_anode1942w[3]~0.IN0
data[2] => w_anode1953w[3]~0.IN0
data[2] => w_anode1963w[3]~0.IN0
data[2] => w_anode1973w[3]~0.IN0
data[2] => w_anode1983w[3].IN1
data[2] => w_anode1993w[3].IN1
data[2] => w_anode2003w[3].IN1
data[2] => w_anode2013w[3].IN1
data[2] => w_anode2035w[3]~0.IN0
data[2] => w_anode2046w[3]~0.IN0
data[2] => w_anode2056w[3]~0.IN0
data[2] => w_anode2066w[3]~0.IN0
data[2] => w_anode2076w[3].IN1
data[2] => w_anode2086w[3].IN1
data[2] => w_anode2096w[3].IN1
data[2] => w_anode2106w[3].IN1
data[2] => w_anode2128w[3]~0.IN0
data[2] => w_anode2139w[3]~0.IN0
data[2] => w_anode2149w[3]~0.IN0
data[2] => w_anode2159w[3]~0.IN0
data[2] => w_anode2169w[3].IN1
data[2] => w_anode2179w[3].IN1
data[2] => w_anode2189w[3].IN1
data[2] => w_anode2199w[3].IN1
data[2] => w_anode2221w[3]~0.IN0
data[2] => w_anode2232w[3]~0.IN0
data[2] => w_anode2242w[3]~0.IN0
data[2] => w_anode2252w[3]~0.IN0
data[2] => w_anode2262w[3].IN1
data[2] => w_anode2272w[3].IN1
data[2] => w_anode2282w[3].IN1
data[2] => w_anode2292w[3].IN1
data[2] => w_anode103w[3].IN1
data[2] => w_anode113w[3].IN1
data[2] => w_anode136w[3]~0.IN0
data[2] => w_anode147w[3]~0.IN0
data[2] => w_anode157w[3]~0.IN0
data[2] => w_anode167w[3]~0.IN0
data[2] => w_anode177w[3].IN1
data[2] => w_anode187w[3].IN1
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode229w[3]~0.IN0
data[2] => w_anode240w[3]~0.IN0
data[2] => w_anode250w[3]~0.IN0
data[2] => w_anode260w[3]~0.IN0
data[2] => w_anode270w[3].IN1
data[2] => w_anode280w[3].IN1
data[2] => w_anode290w[3].IN1
data[2] => w_anode300w[3].IN1
data[2] => w_anode322w[3]~0.IN0
data[2] => w_anode333w[3]~0.IN0
data[2] => w_anode343w[3]~0.IN0
data[2] => w_anode353w[3]~0.IN0
data[2] => w_anode363w[3].IN1
data[2] => w_anode36w[3]~0.IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode415w[3]~0.IN0
data[2] => w_anode426w[3]~0.IN0
data[2] => w_anode436w[3]~0.IN0
data[2] => w_anode446w[3]~0.IN0
data[2] => w_anode456w[3].IN1
data[2] => w_anode466w[3].IN1
data[2] => w_anode476w[3].IN1
data[2] => w_anode486w[3].IN1
data[2] => w_anode508w[3]~0.IN0
data[2] => w_anode519w[3]~0.IN0
data[2] => w_anode529w[3]~0.IN0
data[2] => w_anode539w[3]~0.IN0
data[2] => w_anode53w[3]~0.IN0
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode601w[3]~0.IN0
data[2] => w_anode612w[3]~0.IN0
data[2] => w_anode622w[3]~0.IN0
data[2] => w_anode632w[3]~0.IN0
data[2] => w_anode63w[3]~0.IN0
data[2] => w_anode642w[3].IN1
data[2] => w_anode652w[3].IN1
data[2] => w_anode662w[3].IN1
data[2] => w_anode672w[3].IN1
data[2] => w_anode694w[3]~0.IN0
data[2] => w_anode705w[3]~0.IN0
data[2] => w_anode715w[3]~0.IN0
data[2] => w_anode725w[3]~0.IN0
data[2] => w_anode735w[3].IN1
data[2] => w_anode73w[3]~0.IN0
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[2] => w_anode2326w[3]~0.IN0
data[2] => w_anode2343w[3]~0.IN0
data[2] => w_anode2353w[3]~0.IN0
data[2] => w_anode2363w[3]~0.IN0
data[2] => w_anode2373w[3].IN1
data[2] => w_anode2383w[3].IN1
data[2] => w_anode2393w[3].IN1
data[2] => w_anode2403w[3].IN1
data[2] => w_anode2426w[3]~0.IN0
data[2] => w_anode2437w[3]~0.IN0
data[2] => w_anode2447w[3]~0.IN0
data[2] => w_anode2457w[3]~0.IN0
data[2] => w_anode2467w[3].IN1
data[2] => w_anode2477w[3].IN1
data[2] => w_anode2487w[3].IN1
data[2] => w_anode2497w[3].IN1
data[2] => w_anode2519w[3]~0.IN0
data[2] => w_anode2530w[3]~0.IN0
data[2] => w_anode2540w[3]~0.IN0
data[2] => w_anode2550w[3]~0.IN0
data[2] => w_anode2560w[3].IN1
data[2] => w_anode2570w[3].IN1
data[2] => w_anode2580w[3].IN1
data[2] => w_anode2590w[3].IN1
data[2] => w_anode2612w[3]~0.IN0
data[2] => w_anode2623w[3]~0.IN0
data[2] => w_anode2633w[3]~0.IN0
data[2] => w_anode2643w[3]~0.IN0
data[2] => w_anode2653w[3].IN1
data[2] => w_anode2663w[3].IN1
data[2] => w_anode2673w[3].IN1
data[2] => w_anode2683w[3].IN1
data[2] => w_anode2705w[3]~0.IN0
data[2] => w_anode2716w[3]~0.IN0
data[2] => w_anode2726w[3]~0.IN0
data[2] => w_anode2736w[3]~0.IN0
data[2] => w_anode2746w[3].IN1
data[2] => w_anode2756w[3].IN1
data[2] => w_anode2766w[3].IN1
data[2] => w_anode2776w[3].IN1
data[2] => w_anode2798w[3]~0.IN0
data[2] => w_anode2809w[3]~0.IN0
data[2] => w_anode2819w[3]~0.IN0
data[2] => w_anode2829w[3]~0.IN0
data[2] => w_anode2839w[3].IN1
data[2] => w_anode2849w[3].IN1
data[2] => w_anode2859w[3].IN1
data[2] => w_anode2869w[3].IN1
data[2] => w_anode2891w[3]~0.IN0
data[2] => w_anode2902w[3]~0.IN0
data[2] => w_anode2912w[3]~0.IN0
data[2] => w_anode2922w[3]~0.IN0
data[2] => w_anode2932w[3].IN1
data[2] => w_anode2942w[3].IN1
data[2] => w_anode2952w[3].IN1
data[2] => w_anode2962w[3].IN1
data[2] => w_anode2984w[3]~0.IN0
data[2] => w_anode2995w[3]~0.IN0
data[2] => w_anode3005w[3]~0.IN0
data[2] => w_anode3015w[3]~0.IN0
data[2] => w_anode3025w[3].IN1
data[2] => w_anode3035w[3].IN1
data[2] => w_anode3045w[3].IN1
data[2] => w_anode3055w[3].IN1
data[2] => w_anode1004w[3]~0.IN0
data[2] => w_anode1014w[3]~0.IN0
data[2] => w_anode1024w[3]~0.IN0
data[2] => w_anode1034w[3].IN1
data[2] => w_anode1044w[3].IN1
data[2] => w_anode1054w[3].IN1
data[2] => w_anode1064w[3].IN1
data[2] => w_anode1086w[3]~0.IN0
data[2] => w_anode1097w[3]~0.IN0
data[2] => w_anode1107w[3]~0.IN0
data[2] => w_anode1117w[3]~0.IN0
data[2] => w_anode1127w[3].IN1
data[2] => w_anode1137w[3].IN1
data[2] => w_anode1147w[3].IN1
data[2] => w_anode1157w[3].IN1
data[2] => w_anode1179w[3]~0.IN0
data[2] => w_anode1190w[3]~0.IN0
data[2] => w_anode1200w[3]~0.IN0
data[2] => w_anode1210w[3]~0.IN0
data[2] => w_anode1220w[3].IN1
data[2] => w_anode1230w[3].IN1
data[2] => w_anode1240w[3].IN1
data[2] => w_anode1250w[3].IN1
data[2] => w_anode1272w[3]~0.IN0
data[2] => w_anode1283w[3]~0.IN0
data[2] => w_anode1293w[3]~0.IN0
data[2] => w_anode1303w[3]~0.IN0
data[2] => w_anode1313w[3].IN1
data[2] => w_anode1323w[3].IN1
data[2] => w_anode1333w[3].IN1
data[2] => w_anode1343w[3].IN1
data[2] => w_anode1365w[3]~0.IN0
data[2] => w_anode1376w[3]~0.IN0
data[2] => w_anode1386w[3]~0.IN0
data[2] => w_anode1396w[3]~0.IN0
data[2] => w_anode1406w[3].IN1
data[2] => w_anode1416w[3].IN1
data[2] => w_anode1426w[3].IN1
data[2] => w_anode1436w[3].IN1
data[2] => w_anode1458w[3]~0.IN0
data[2] => w_anode1469w[3]~0.IN0
data[2] => w_anode1479w[3]~0.IN0
data[2] => w_anode1489w[3]~0.IN0
data[2] => w_anode1499w[3].IN1
data[2] => w_anode1509w[3].IN1
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode800w[3]~0.IN0
data[2] => w_anode817w[3]~0.IN0
data[2] => w_anode827w[3]~0.IN0
data[2] => w_anode837w[3]~0.IN0
data[2] => w_anode847w[3].IN1
data[2] => w_anode857w[3].IN1
data[2] => w_anode867w[3].IN1
data[2] => w_anode877w[3].IN1
data[2] => w_anode900w[3]~0.IN0
data[2] => w_anode911w[3]~0.IN0
data[2] => w_anode921w[3]~0.IN0
data[2] => w_anode931w[3]~0.IN0
data[2] => w_anode941w[3].IN1
data[2] => w_anode951w[3].IN1
data[2] => w_anode961w[3].IN1
data[2] => w_anode971w[3].IN1
data[2] => w_anode993w[3]~0.IN0
data[3] => w_anode1075w[1].IN1
data[3] => w_anode1168w[1]~1.IN0
data[3] => w_anode125w[1].IN1
data[3] => w_anode1261w[1].IN1
data[3] => w_anode1354w[1]~0.IN0
data[3] => w_anode1447w[1].IN1
data[3] => w_anode1552w[1]~2.IN0
data[3] => w_anode1652w[1].IN1
data[3] => w_anode1745w[1]~1.IN0
data[3] => w_anode1838w[1].IN1
data[3] => w_anode1931w[1]~1.IN0
data[3] => w_anode19w[1]~2.IN0
data[3] => w_anode2024w[1].IN1
data[3] => w_anode2117w[1]~0.IN0
data[3] => w_anode218w[1]~1.IN0
data[3] => w_anode2210w[1].IN1
data[3] => w_anode2315w[1]~2.IN0
data[3] => w_anode2415w[1].IN1
data[3] => w_anode2508w[1]~1.IN0
data[3] => w_anode2601w[1].IN1
data[3] => w_anode2694w[1]~1.IN0
data[3] => w_anode2787w[1].IN1
data[3] => w_anode2880w[1]~0.IN0
data[3] => w_anode2973w[1].IN1
data[3] => w_anode311w[1].IN1
data[3] => w_anode404w[1]~1.IN0
data[3] => w_anode497w[1].IN1
data[3] => w_anode590w[1]~0.IN0
data[3] => w_anode683w[1].IN1
data[3] => w_anode789w[1]~2.IN0
data[3] => w_anode889w[1].IN1
data[3] => w_anode982w[1]~1.IN0
data[4] => w_anode1075w[2].IN1
data[4] => w_anode1168w[2]~0.IN0
data[4] => w_anode125w[2]~1.IN0
data[4] => w_anode1261w[2]~0.IN0
data[4] => w_anode1354w[2].IN1
data[4] => w_anode1447w[2].IN1
data[4] => w_anode1552w[2]~1.IN0
data[4] => w_anode1652w[2]~1.IN0
data[4] => w_anode1745w[2].IN1
data[4] => w_anode1838w[2].IN1
data[4] => w_anode1931w[2]~0.IN0
data[4] => w_anode19w[2]~1.IN0
data[4] => w_anode2024w[2]~0.IN0
data[4] => w_anode2117w[2].IN1
data[4] => w_anode218w[2].IN1
data[4] => w_anode2210w[2].IN1
data[4] => w_anode2315w[2]~1.IN0
data[4] => w_anode2415w[2]~1.IN0
data[4] => w_anode2508w[2].IN1
data[4] => w_anode2601w[2].IN1
data[4] => w_anode2694w[2]~0.IN0
data[4] => w_anode2787w[2]~0.IN0
data[4] => w_anode2880w[2].IN1
data[4] => w_anode2973w[2].IN1
data[4] => w_anode311w[2].IN1
data[4] => w_anode404w[2]~0.IN0
data[4] => w_anode497w[2]~0.IN0
data[4] => w_anode590w[2].IN1
data[4] => w_anode683w[2].IN1
data[4] => w_anode789w[2]~1.IN0
data[4] => w_anode889w[2]~1.IN0
data[4] => w_anode982w[2].IN1
data[5] => w_anode1075w[3]~0.IN0
data[5] => w_anode1168w[3].IN1
data[5] => w_anode125w[3]~0.IN0
data[5] => w_anode1261w[3].IN1
data[5] => w_anode1354w[3].IN1
data[5] => w_anode1447w[3].IN1
data[5] => w_anode1552w[3]~0.IN0
data[5] => w_anode1652w[3]~0.IN0
data[5] => w_anode1745w[3]~0.IN0
data[5] => w_anode1838w[3]~0.IN0
data[5] => w_anode1931w[3].IN1
data[5] => w_anode19w[3]~0.IN0
data[5] => w_anode2024w[3].IN1
data[5] => w_anode2117w[3].IN1
data[5] => w_anode218w[3]~0.IN0
data[5] => w_anode2210w[3].IN1
data[5] => w_anode2315w[3]~0.IN0
data[5] => w_anode2415w[3]~0.IN0
data[5] => w_anode2508w[3]~0.IN0
data[5] => w_anode2601w[3]~0.IN0
data[5] => w_anode2694w[3].IN1
data[5] => w_anode2787w[3].IN1
data[5] => w_anode2880w[3].IN1
data[5] => w_anode2973w[3].IN1
data[5] => w_anode311w[3]~0.IN0
data[5] => w_anode404w[3].IN1
data[5] => w_anode497w[3].IN1
data[5] => w_anode590w[3].IN1
data[5] => w_anode683w[3].IN1
data[5] => w_anode789w[3]~0.IN0
data[5] => w_anode889w[3]~0.IN0
data[5] => w_anode982w[3]~0.IN0
data[6] => w_anode1541w[1]~0.IN0
data[6] => w_anode2304w[1].IN1
data[6] => w_anode3w[1]~1.IN0
data[6] => w_anode778w[1].IN1
data[7] => w_anode1541w[2].IN1
data[7] => w_anode2304w[2].IN1
data[7] => w_anode3w[2]~0.IN0
data[7] => w_anode778w[2]~0.IN0
eq[0] <= w_anode36w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode260w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode280w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode290w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode446w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode466w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode476w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode486w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode632w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode642w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode652w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode662w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode672w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode800w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode837w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode847w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode857w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode867w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode877w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode941w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode1004w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode1014w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode1024w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1044w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1054w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1064w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1107w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1117w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1293w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1303w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1313w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1386w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1406w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1416w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1469w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1479w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[128] <= w_anode1563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[129] <= w_anode1580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[130] <= w_anode1590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[131] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[132] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[133] <= w_anode1620w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[134] <= w_anode1630w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[135] <= w_anode1640w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[136] <= w_anode1663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[137] <= w_anode1674w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[138] <= w_anode1684w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[139] <= w_anode1694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[140] <= w_anode1704w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[141] <= w_anode1714w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[142] <= w_anode1724w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[143] <= w_anode1734w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[144] <= w_anode1756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[145] <= w_anode1767w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[146] <= w_anode1777w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[147] <= w_anode1787w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[148] <= w_anode1797w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[149] <= w_anode1807w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[150] <= w_anode1817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[151] <= w_anode1827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[152] <= w_anode1849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[153] <= w_anode1860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[154] <= w_anode1870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[155] <= w_anode1880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[156] <= w_anode1890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[157] <= w_anode1900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[158] <= w_anode1910w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[159] <= w_anode1920w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[160] <= w_anode1942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[161] <= w_anode1953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[162] <= w_anode1963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[163] <= w_anode1973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[164] <= w_anode1983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[165] <= w_anode1993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[166] <= w_anode2003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[167] <= w_anode2013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[168] <= w_anode2035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[169] <= w_anode2046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[170] <= w_anode2056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[171] <= w_anode2066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[172] <= w_anode2076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[173] <= w_anode2086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[174] <= w_anode2096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[175] <= w_anode2106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[176] <= w_anode2128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[177] <= w_anode2139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[178] <= w_anode2149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[179] <= w_anode2159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[180] <= w_anode2169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[181] <= w_anode2179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[182] <= w_anode2189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[183] <= w_anode2199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[184] <= w_anode2221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[185] <= w_anode2232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[186] <= w_anode2242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[187] <= w_anode2252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[188] <= w_anode2262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[189] <= w_anode2272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[190] <= w_anode2282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[191] <= w_anode2292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[192] <= w_anode2326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[193] <= w_anode2343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[194] <= w_anode2353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[195] <= w_anode2363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[196] <= w_anode2373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[197] <= w_anode2383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[198] <= w_anode2393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[199] <= w_anode2403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[200] <= w_anode2426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[201] <= w_anode2437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[202] <= w_anode2447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[203] <= w_anode2457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[204] <= w_anode2467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[205] <= w_anode2477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[206] <= w_anode2487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[207] <= w_anode2497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[208] <= w_anode2519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[209] <= w_anode2530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[210] <= w_anode2540w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[211] <= w_anode2550w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[212] <= w_anode2560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[213] <= w_anode2570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[214] <= w_anode2580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[215] <= w_anode2590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[216] <= w_anode2612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[217] <= w_anode2623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[218] <= w_anode2633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[219] <= w_anode2643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[220] <= w_anode2653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[221] <= w_anode2663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[222] <= w_anode2673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[223] <= w_anode2683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[224] <= w_anode2705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[225] <= w_anode2716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[226] <= w_anode2726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[227] <= w_anode2736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[228] <= w_anode2746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[229] <= w_anode2756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[230] <= w_anode2766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[231] <= w_anode2776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[232] <= w_anode2798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[233] <= w_anode2809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[234] <= w_anode2819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[235] <= w_anode2829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[236] <= w_anode2839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[237] <= w_anode2849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[238] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[239] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[240] <= w_anode2891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[241] <= w_anode2902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[242] <= w_anode2912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[243] <= w_anode2922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[244] <= w_anode2932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[245] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[246] <= w_anode2952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[247] <= w_anode2962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[248] <= w_anode2984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[249] <= w_anode2995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[250] <= w_anode3005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[251] <= w_anode3015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[252] <= w_anode3025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[253] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[254] <= w_anode3045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[255] <= w_anode3055w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]


|lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_bustri1:inst35
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]


|lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~6.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~4.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~3.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~2.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_dff1:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]


|lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_bustri1:inst36
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]


|lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~6.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~4.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~3.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~2.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_dff1:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]


|lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_bustri1:inst37
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]


|lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~6.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~4.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~3.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~2.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_dff1:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]


|lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_bustri1:inst38
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]


|lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~6.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~4.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~3.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~2.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_dff1:inst4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]


|lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_bustri1:inst39
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]


|lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~6.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~4.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~3.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~2.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_dff1:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]


|lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_bustri1:inst40
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]


|lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~6.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~4.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~3.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~2.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_dff1:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]


|lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_bustri1:inst41
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]


|lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~6.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~4.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~3.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~2.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_dff1:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]


|lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Memory:inst1
data[0] <> lpm_bustri1:inst9.tridata[0]
data[0] <> lpm_bustri8:inst10.tridata[0]
data[1] <> lpm_bustri1:inst9.tridata[1]
data[1] <> lpm_bustri8:inst10.tridata[1]
data[2] <> lpm_bustri1:inst9.tridata[2]
data[2] <> lpm_bustri8:inst10.tridata[2]
data[3] <> lpm_bustri1:inst9.tridata[3]
data[3] <> lpm_bustri8:inst10.tridata[3]
data[4] <> lpm_bustri1:inst9.tridata[4]
data[4] <> lpm_bustri8:inst10.tridata[4]
data[5] <> lpm_bustri1:inst9.tridata[5]
data[5] <> lpm_bustri8:inst10.tridata[5]
data[6] <> lpm_bustri1:inst9.tridata[6]
data[6] <> lpm_bustri8:inst10.tridata[6]
data[7] <> lpm_bustri1:inst9.tridata[7]
data[7] <> lpm_bustri8:inst10.tridata[7]
data[8] <> lpm_bustri1:inst9.tridata[8]
data[8] <> lpm_bustri8:inst10.tridata[8]
data[9] <> lpm_bustri1:inst9.tridata[9]
data[9] <> lpm_bustri8:inst10.tridata[9]
control[0] => inst12.IN0
control[0] => LPM_RAM_IO:inst1.we
control[1] => inst14.IN1
control[1] => LPM_RAM_IO:inst1.outenab
control[2] => inst2.IN0
control[3] => inst15.IN0
control[3] => LPM_RAM_IO:inst1.memenab
control[4] => inst16.IN1
control[4] => LPM_ROM:inst.memenab
control[4] => inst11.IN0
clk => LPM_ROM:inst.inclock
clk => LPM_RAM_IO:inst1.inclock
address[0] => LPM_ROM:inst.address[0]
address[0] => LPM_RAM_IO:inst1.address[0]
address[1] => LPM_ROM:inst.address[1]
address[1] => LPM_RAM_IO:inst1.address[1]
address[2] => LPM_ROM:inst.address[2]
address[2] => LPM_RAM_IO:inst1.address[2]
address[3] => LPM_ROM:inst.address[3]
address[3] => LPM_RAM_IO:inst1.address[3]
address[4] => LPM_ROM:inst.address[4]
address[4] => LPM_RAM_IO:inst1.address[4]
address[5] => LPM_ROM:inst.address[5]
address[5] => LPM_RAM_IO:inst1.address[5]
address[6] => LPM_ROM:inst.address[6]
address[6] => LPM_RAM_IO:inst1.address[6]
address[7] => LPM_ROM:inst.address[7]
address[7] => LPM_RAM_IO:inst1.address[7]


|lab4|Memory:inst1|lpm_bustri1:inst9
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]


|lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~6.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~4.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~3.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~2.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|Memory:inst1|LPM_ROM:inst
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Memory:inst1|LPM_ROM:inst|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]


|lab4|Memory:inst1|LPM_ROM:inst|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0tv:auto_generated.address_a[0]
address_a[1] => altsyncram_0tv:auto_generated.address_a[1]
address_a[2] => altsyncram_0tv:auto_generated.address_a[2]
address_a[3] => altsyncram_0tv:auto_generated.address_a[3]
address_a[4] => altsyncram_0tv:auto_generated.address_a[4]
address_a[5] => altsyncram_0tv:auto_generated.address_a[5]
address_a[6] => altsyncram_0tv:auto_generated.address_a[6]
address_a[7] => altsyncram_0tv:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0tv:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0tv:auto_generated.q_a[0]
q_a[1] <= altsyncram_0tv:auto_generated.q_a[1]
q_a[2] <= altsyncram_0tv:auto_generated.q_a[2]
q_a[3] <= altsyncram_0tv:auto_generated.q_a[3]
q_a[4] <= altsyncram_0tv:auto_generated.q_a[4]
q_a[5] <= altsyncram_0tv:auto_generated.q_a[5]
q_a[6] <= altsyncram_0tv:auto_generated.q_a[6]
q_a[7] <= altsyncram_0tv:auto_generated.q_a[7]
q_a[8] <= altsyncram_0tv:auto_generated.q_a[8]
q_a[9] <= altsyncram_0tv:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab4|Memory:inst1|LPM_ROM:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT


|lab4|Memory:inst1|lpm_bustri8:inst10
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]


|lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Memory:inst1|LPM_RAM_IO:inst1
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
dio[5] <> datatri[5]
dio[6] <> datatri[6]
dio[7] <> datatri[7]
dio[8] <> datatri[8]
dio[9] <> datatri[9]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
outenab => _~0.IN0
outenab => datatri[9]~0.IN0
memenab => _~2.IN1
memenab => datatri[9]~0.IN1
we => _~1.IN0


|lab4|Memory:inst1|LPM_RAM_IO:inst1|altram:sram
we => _~0.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _~0.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]


|lab4|Memory:inst1|LPM_RAM_IO:inst1|altram:sram|altsyncram:ram_block
wren_a => altsyncram_af91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_af91:auto_generated.data_a[0]
data_a[1] => altsyncram_af91:auto_generated.data_a[1]
data_a[2] => altsyncram_af91:auto_generated.data_a[2]
data_a[3] => altsyncram_af91:auto_generated.data_a[3]
data_a[4] => altsyncram_af91:auto_generated.data_a[4]
data_a[5] => altsyncram_af91:auto_generated.data_a[5]
data_a[6] => altsyncram_af91:auto_generated.data_a[6]
data_a[7] => altsyncram_af91:auto_generated.data_a[7]
data_a[8] => altsyncram_af91:auto_generated.data_a[8]
data_a[9] => altsyncram_af91:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_af91:auto_generated.address_a[0]
address_a[1] => altsyncram_af91:auto_generated.address_a[1]
address_a[2] => altsyncram_af91:auto_generated.address_a[2]
address_a[3] => altsyncram_af91:auto_generated.address_a[3]
address_a[4] => altsyncram_af91:auto_generated.address_a[4]
address_a[5] => altsyncram_af91:auto_generated.address_a[5]
address_a[6] => altsyncram_af91:auto_generated.address_a[6]
address_a[7] => altsyncram_af91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_af91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_af91:auto_generated.q_a[0]
q_a[1] <= altsyncram_af91:auto_generated.q_a[1]
q_a[2] <= altsyncram_af91:auto_generated.q_a[2]
q_a[3] <= altsyncram_af91:auto_generated.q_a[3]
q_a[4] <= altsyncram_af91:auto_generated.q_a[4]
q_a[5] <= altsyncram_af91:auto_generated.q_a[5]
q_a[6] <= altsyncram_af91:auto_generated.q_a[6]
q_a[7] <= altsyncram_af91:auto_generated.q_a[7]
q_a[8] <= altsyncram_af91:auto_generated.q_a[8]
q_a[9] <= altsyncram_af91:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab4|Memory:inst1|LPM_RAM_IO:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE


