-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_operator_Pipeline_VITIS_LOOP_167_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    num_aux_0_03_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    num_aux_1_04_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    num_aux_2_05_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    aux_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    aux_1_ce0 : OUT STD_LOGIC;
    aux_1_we0 : OUT STD_LOGIC;
    aux_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_778_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_778_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_778_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_778_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_778_p_ce : OUT STD_LOGIC;
    grp_fu_782_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_782_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_782_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_782_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_782_p_ce : OUT STD_LOGIC;
    grp_fu_786_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_786_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_786_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_786_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_786_p_ce : OUT STD_LOGIC;
    grp_fu_790_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_790_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_790_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_790_p_ce : OUT STD_LOGIC;
    grp_fu_794_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_794_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_794_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_794_p_ce : OUT STD_LOGIC;
    grp_fu_798_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_798_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_798_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_798_p_ce : OUT STD_LOGIC );
end;


architecture behav of main_operator_Pipeline_VITIS_LOOP_167_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln167_fu_142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_reg_294 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter9_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter10_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter11_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter12_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter13_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter14_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_294_pp0_iter15_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln170_2_fu_154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_2_reg_305 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_2_reg_305_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_2_reg_305_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_2_reg_305_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_2_reg_305_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_2_reg_305_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_2_reg_305_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln171_fu_160_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln171_reg_310 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln171_reg_310_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln171_reg_310_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln171_reg_310_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln171_reg_310_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln171_reg_310_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln171_reg_310_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln171_reg_310_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_164_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_316 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_i_reg_321 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln170_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_326 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_326_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_326_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_326_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_326_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_326_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_326_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_197_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_reg_331 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_206_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_336_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_336_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_336_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_i_i_reg_342 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln170_3_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_3_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_3_reg_347_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_3_reg_347_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_3_reg_347_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_3_reg_347_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_3_reg_347_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_3_reg_347_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_229_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_reg_352 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_238_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_reg_357 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_reg_357_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_reg_357_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_reg_357_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_i_reg_363 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_244_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_reg_368 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln170_1_cast_fu_250_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_2_fu_56 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln167_fu_148_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_164_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln170_fu_181_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_18_fu_197_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln170_2_fu_213_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_19_fu_229_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component main_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_32_32_1_1_U168 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => p_read,
        din1 => p_read1,
        din2 => p_read2,
        din3 => tmp_s_fu_164_p4,
        dout => tmp_s_fu_164_p5);

    mux_32_32_1_1_U169 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => p_read,
        din1 => p_read1,
        din2 => p_read2,
        din3 => tmp_18_fu_197_p4,
        dout => tmp_18_fu_197_p5);

    mux_32_32_1_1_U170 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => p_read,
        din1 => p_read1,
        din2 => p_read2,
        din3 => tmp_19_fu_229_p4,
        dout => tmp_19_fu_229_p5);

    flow_control_loop_pipe_sequential_init_U : component main_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln167_fu_142_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_2_fu_56 <= add_ln167_fu_148_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_2_fu_56 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                i_reg_294_pp0_iter10_reg <= i_reg_294_pp0_iter9_reg;
                i_reg_294_pp0_iter11_reg <= i_reg_294_pp0_iter10_reg;
                i_reg_294_pp0_iter12_reg <= i_reg_294_pp0_iter11_reg;
                i_reg_294_pp0_iter13_reg <= i_reg_294_pp0_iter12_reg;
                i_reg_294_pp0_iter14_reg <= i_reg_294_pp0_iter13_reg;
                i_reg_294_pp0_iter15_reg <= i_reg_294_pp0_iter14_reg;
                i_reg_294_pp0_iter2_reg <= i_reg_294_pp0_iter1_reg;
                i_reg_294_pp0_iter3_reg <= i_reg_294_pp0_iter2_reg;
                i_reg_294_pp0_iter4_reg <= i_reg_294_pp0_iter3_reg;
                i_reg_294_pp0_iter5_reg <= i_reg_294_pp0_iter4_reg;
                i_reg_294_pp0_iter6_reg <= i_reg_294_pp0_iter5_reg;
                i_reg_294_pp0_iter7_reg <= i_reg_294_pp0_iter6_reg;
                i_reg_294_pp0_iter8_reg <= i_reg_294_pp0_iter7_reg;
                i_reg_294_pp0_iter9_reg <= i_reg_294_pp0_iter8_reg;
                icmp_ln170_2_reg_305_pp0_iter2_reg <= icmp_ln170_2_reg_305_pp0_iter1_reg;
                icmp_ln170_2_reg_305_pp0_iter3_reg <= icmp_ln170_2_reg_305_pp0_iter2_reg;
                icmp_ln170_2_reg_305_pp0_iter4_reg <= icmp_ln170_2_reg_305_pp0_iter3_reg;
                icmp_ln170_2_reg_305_pp0_iter5_reg <= icmp_ln170_2_reg_305_pp0_iter4_reg;
                icmp_ln170_2_reg_305_pp0_iter6_reg <= icmp_ln170_2_reg_305_pp0_iter5_reg;
                icmp_ln170_3_reg_347 <= icmp_ln170_3_fu_218_p2;
                icmp_ln170_3_reg_347_pp0_iter10_reg <= icmp_ln170_3_reg_347_pp0_iter9_reg;
                icmp_ln170_3_reg_347_pp0_iter11_reg <= icmp_ln170_3_reg_347_pp0_iter10_reg;
                icmp_ln170_3_reg_347_pp0_iter12_reg <= icmp_ln170_3_reg_347_pp0_iter11_reg;
                icmp_ln170_3_reg_347_pp0_iter13_reg <= icmp_ln170_3_reg_347_pp0_iter12_reg;
                icmp_ln170_3_reg_347_pp0_iter14_reg <= icmp_ln170_3_reg_347_pp0_iter13_reg;
                icmp_ln170_3_reg_347_pp0_iter9_reg <= icmp_ln170_3_reg_347;
                icmp_ln170_reg_326 <= icmp_ln170_fu_186_p2;
                icmp_ln170_reg_326_pp0_iter10_reg <= icmp_ln170_reg_326_pp0_iter9_reg;
                icmp_ln170_reg_326_pp0_iter5_reg <= icmp_ln170_reg_326;
                icmp_ln170_reg_326_pp0_iter6_reg <= icmp_ln170_reg_326_pp0_iter5_reg;
                icmp_ln170_reg_326_pp0_iter7_reg <= icmp_ln170_reg_326_pp0_iter6_reg;
                icmp_ln170_reg_326_pp0_iter8_reg <= icmp_ln170_reg_326_pp0_iter7_reg;
                icmp_ln170_reg_326_pp0_iter9_reg <= icmp_ln170_reg_326_pp0_iter8_reg;
                tmp_18_reg_331 <= tmp_18_fu_197_p5;
                tmp_19_reg_352 <= tmp_19_fu_229_p5;
                tmp_25_reg_336 <= tmp_25_fu_206_p3;
                tmp_25_reg_336_pp0_iter10_reg <= tmp_25_reg_336_pp0_iter9_reg;
                tmp_25_reg_336_pp0_iter8_reg <= tmp_25_reg_336;
                tmp_25_reg_336_pp0_iter9_reg <= tmp_25_reg_336_pp0_iter8_reg;
                tmp_27_reg_357 <= tmp_27_fu_238_p3;
                tmp_27_reg_357_pp0_iter12_reg <= tmp_27_reg_357;
                tmp_27_reg_357_pp0_iter13_reg <= tmp_27_reg_357_pp0_iter12_reg;
                tmp_27_reg_357_pp0_iter14_reg <= tmp_27_reg_357_pp0_iter13_reg;
                tmp_29_reg_368 <= tmp_29_fu_244_p3;
                trunc_ln171_reg_310_pp0_iter2_reg <= trunc_ln171_reg_310_pp0_iter1_reg;
                trunc_ln171_reg_310_pp0_iter3_reg <= trunc_ln171_reg_310_pp0_iter2_reg;
                trunc_ln171_reg_310_pp0_iter4_reg <= trunc_ln171_reg_310_pp0_iter3_reg;
                trunc_ln171_reg_310_pp0_iter5_reg <= trunc_ln171_reg_310_pp0_iter4_reg;
                trunc_ln171_reg_310_pp0_iter6_reg <= trunc_ln171_reg_310_pp0_iter5_reg;
                trunc_ln171_reg_310_pp0_iter7_reg <= trunc_ln171_reg_310_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_reg_294 <= ap_sig_allocacmp_i;
                i_reg_294_pp0_iter1_reg <= i_reg_294;
                icmp_ln170_2_reg_305_pp0_iter1_reg <= icmp_ln170_2_reg_305;
                trunc_ln171_reg_310_pp0_iter1_reg <= trunc_ln171_reg_310;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln167_fu_142_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln170_2_reg_305 <= icmp_ln170_2_fu_154_p2;
                tmp_s_reg_316 <= tmp_s_fu_164_p5;
                trunc_ln171_reg_310 <= trunc_ln171_fu_160_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln170_reg_326_pp0_iter6_reg = ap_const_lv1_1))) then
                mul_1_i_i_reg_342 <= grp_fu_794_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln170_3_reg_347_pp0_iter10_reg = ap_const_lv1_1))) then
                mul_2_i_i_reg_363 <= grp_fu_798_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln170_2_reg_305_pp0_iter2_reg = ap_const_lv1_1))) then
                mul_i_i_reg_321 <= grp_fu_790_p_dout0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln167_fu_148_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv3_1));
    add_ln170_2_fu_213_p2 <= std_logic_vector(unsigned(i_reg_294_pp0_iter7_reg) + unsigned(ap_const_lv3_6));
    add_ln170_fu_181_p2 <= std_logic_vector(unsigned(i_reg_294_pp0_iter3_reg) + unsigned(ap_const_lv3_7));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln167_fu_142_p2)
    begin
        if (((icmp_ln167_fu_142_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_2_fu_56, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_i <= i_2_fu_56;
        end if; 
    end process;

    aux_1_address0 <= trunc_ln170_1_cast_fu_250_p1(3 - 1 downto 0);

    aux_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            aux_1_ce0 <= ap_const_logic_1;
        else 
            aux_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    aux_1_d0 <= tmp_29_reg_368;

    aux_1_we0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            aux_1_we0 <= ap_const_logic_1;
        else 
            aux_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_778_p_ce <= ap_const_logic_1;
    grp_fu_778_p_din0 <= mul_i_i_reg_321;
    grp_fu_778_p_din1 <= ap_const_lv32_0;
    grp_fu_778_p_opcode <= ap_const_lv2_0;
    grp_fu_782_p_ce <= ap_const_logic_1;
    grp_fu_782_p_din0 <= tmp_25_reg_336;
    grp_fu_782_p_din1 <= mul_1_i_i_reg_342;
    grp_fu_782_p_opcode <= ap_const_lv2_0;
    grp_fu_786_p_ce <= ap_const_logic_1;
    grp_fu_786_p_din0 <= tmp_27_reg_357;
    grp_fu_786_p_din1 <= mul_2_i_i_reg_363;
    grp_fu_786_p_opcode <= ap_const_lv2_0;
    grp_fu_790_p_ce <= ap_const_logic_1;
    grp_fu_790_p_din0 <= tmp_s_reg_316;
    grp_fu_790_p_din1 <= num_aux_0_03_reload;
    grp_fu_794_p_ce <= ap_const_logic_1;
    grp_fu_794_p_din0 <= tmp_18_reg_331;
    grp_fu_794_p_din1 <= num_aux_1_04_reload;
    grp_fu_798_p_ce <= ap_const_logic_1;
    grp_fu_798_p_din0 <= tmp_19_reg_352;
    grp_fu_798_p_din1 <= num_aux_2_05_reload;
    icmp_ln167_fu_142_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv3_5) else "0";
    icmp_ln170_2_fu_154_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln170_3_fu_218_p2 <= "1" when (unsigned(add_ln170_2_fu_213_p2) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln170_fu_186_p2 <= "1" when (unsigned(add_ln170_fu_181_p2) < unsigned(ap_const_lv3_3)) else "0";
    tmp_18_fu_197_p4 <= std_logic_vector(unsigned(trunc_ln171_reg_310_pp0_iter3_reg) + unsigned(ap_const_lv2_3));
    tmp_19_fu_229_p4 <= (trunc_ln171_reg_310_pp0_iter7_reg xor ap_const_lv2_2);
    tmp_25_fu_206_p3 <= 
        grp_fu_778_p_dout0 when (icmp_ln170_2_reg_305_pp0_iter6_reg(0) = '1') else 
        ap_const_lv32_0;
    tmp_27_fu_238_p3 <= 
        grp_fu_782_p_dout0 when (icmp_ln170_reg_326_pp0_iter10_reg(0) = '1') else 
        tmp_25_reg_336_pp0_iter10_reg;
    tmp_29_fu_244_p3 <= 
        grp_fu_786_p_dout0 when (icmp_ln170_3_reg_347_pp0_iter14_reg(0) = '1') else 
        tmp_27_reg_357_pp0_iter14_reg;
    tmp_s_fu_164_p4 <= ap_sig_allocacmp_i(2 - 1 downto 0);
    trunc_ln170_1_cast_fu_250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_294_pp0_iter15_reg),64));
    trunc_ln171_fu_160_p1 <= ap_sig_allocacmp_i(2 - 1 downto 0);
end behav;
