{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 15:01:07 2013 " "Info: Processing started: Wed Dec 18 15:01:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk2 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk2\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk1 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk1\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register alu:inst15\|signedT\[0\] register alu:inst15\|d\[5\] 20.33 MHz 49.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 20.33 MHz between source register \"alu:inst15\|signedT\[0\]\" and destination register \"alu:inst15\|d\[5\]\" (period= 49.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "40.900 ns + Longest register register " "Info: + Longest register to register delay is 40.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst15\|signedT\[0\] 1 REG LC5_A43 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A43; Fanout = 40; REG Node = 'alu:inst15\|signedT\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst15|signedT[0] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.700 ns) 7.400 ns alu:inst15\|d~113 2 COMB LC1_A38 2 " "Info: 2: + IC(4.700 ns) + CELL(2.700 ns) = 7.400 ns; Loc. = LC1_A38; Fanout = 2; COMB Node = 'alu:inst15\|d~113'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { alu:inst15|signedT[0] alu:inst15|d~113 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 12.600 ns alu:inst15\|ShiftRight0~1 3 COMB LC6_A39 2 " "Info: 3: + IC(2.800 ns) + CELL(2.400 ns) = 12.600 ns; Loc. = LC6_A39; Fanout = 2; COMB Node = 'alu:inst15\|ShiftRight0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { alu:inst15|d~113 alu:inst15|ShiftRight0~1 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 15.800 ns alu:inst15\|d~114 4 COMB LC7_A39 1 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 15.800 ns; Loc. = LC7_A39; Fanout = 1; COMB Node = 'alu:inst15\|d~114'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst15|ShiftRight0~1 alu:inst15|d~114 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 19.000 ns alu:inst15\|d~115 5 COMB LC1_A39 1 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 19.000 ns; Loc. = LC1_A39; Fanout = 1; COMB Node = 'alu:inst15\|d~115'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst15|d~114 alu:inst15|d~115 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 24.200 ns alu:inst15\|d~116 6 COMB LC5_A40 1 " "Info: 6: + IC(2.800 ns) + CELL(2.400 ns) = 24.200 ns; Loc. = LC5_A40; Fanout = 1; COMB Node = 'alu:inst15\|d~116'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { alu:inst15|d~115 alu:inst15|d~116 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 29.800 ns alu:inst15\|Mux2~0 7 COMB LC3_A27 1 " "Info: 7: + IC(2.900 ns) + CELL(2.700 ns) = 29.800 ns; Loc. = LC3_A27; Fanout = 1; COMB Node = 'alu:inst15\|Mux2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { alu:inst15|d~116 alu:inst15|Mux2~0 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 33.000 ns alu:inst15\|Mux2~1 8 COMB LC1_A27 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 33.000 ns; Loc. = LC1_A27; Fanout = 1; COMB Node = 'alu:inst15\|Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst15|Mux2~0 alu:inst15|Mux2~1 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 38.400 ns alu:inst15\|Mux20~0 9 COMB LC1_A26 1 " "Info: 9: + IC(2.700 ns) + CELL(2.700 ns) = 38.400 ns; Loc. = LC1_A26; Fanout = 1; COMB Node = 'alu:inst15\|Mux20~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { alu:inst15|Mux2~1 alu:inst15|Mux20~0 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 40.900 ns alu:inst15\|d\[5\] 10 REG LC8_A26 4 " "Info: 10: + IC(0.500 ns) + CELL(2.000 ns) = 40.900 ns; Loc. = LC8_A26; Fanout = 4; REG Node = 'alu:inst15\|d\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst15|Mux20~0 alu:inst15|d[5] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.000 ns ( 56.23 % ) " "Info: Total cell delay = 23.000 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.900 ns ( 43.77 % ) " "Info: Total interconnect delay = 17.900 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.900 ns" { alu:inst15|signedT[0] alu:inst15|d~113 alu:inst15|ShiftRight0~1 alu:inst15|d~114 alu:inst15|d~115 alu:inst15|d~116 alu:inst15|Mux2~0 alu:inst15|Mux2~1 alu:inst15|Mux20~0 alu:inst15|d[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.900 ns" { alu:inst15|signedT[0] {} alu:inst15|d~113 {} alu:inst15|ShiftRight0~1 {} alu:inst15|d~114 {} alu:inst15|d~115 {} alu:inst15|d~116 {} alu:inst15|Mux2~0 {} alu:inst15|Mux2~1 {} alu:inst15|Mux20~0 {} alu:inst15|d[5] {} } { 0.000ns 4.700ns 2.800ns 0.500ns 0.500ns 2.800ns 2.900ns 0.500ns 2.700ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.300 ns - Smallest " "Info: - Smallest clock skew is -4.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 42.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 42.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC2_C5 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC2_C5; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_C26 17 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC8_C26; Fanout = 17; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 28.400 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 4 MEM EC1_C 1 " "Info: 4: + IC(2.800 ns) + CELL(12.600 ns) = 28.400 ns; Loc. = EC1_C; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 30.900 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 5 MEM EC1_C 12 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 30.900 ns; Loc. = EC1_C; Fanout = 12; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 38.700 ns controller:inst12\|aluFlag~3 6 COMB LC8_A21 33 " "Info: 6: + IC(5.100 ns) + CELL(2.700 ns) = 38.700 ns; Loc. = LC8_A21; Fanout = 33; COMB Node = 'controller:inst12\|aluFlag~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|aluFlag~3 } "NODE_NAME" } } { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(0.000 ns) 42.000 ns alu:inst15\|d\[5\] 7 REG LC8_A26 4 " "Info: 7: + IC(3.300 ns) + CELL(0.000 ns) = 42.000 ns; Loc. = LC8_A26; Fanout = 4; REG Node = 'alu:inst15\|d\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { controller:inst12|aluFlag~3 alu:inst15|d[5] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.500 ns ( 55.95 % ) " "Info: Total cell delay = 23.500 ns ( 55.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.500 ns ( 44.05 % ) " "Info: Total interconnect delay = 18.500 ns ( 44.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "42.000 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|aluFlag~3 alu:inst15|d[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "42.000 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|aluFlag~3 {} alu:inst15|d[5] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 2.800ns 0.000ns 5.100ns 3.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 46.300 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 46.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC2_C5 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC2_C5; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_C26 17 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC8_C26; Fanout = 17; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(12.600 ns) 29.800 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 4 MEM EC2_B 1 " "Info: 4: + IC(4.200 ns) + CELL(12.600 ns) = 29.800 ns; Loc. = EC2_B; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 32.300 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 5 MEM EC2_B 29 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 32.300 ns; Loc. = EC2_B; Fanout = 29; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(2.400 ns) 40.500 ns controller:inst12\|aluFlag~3 6 COMB LC8_A21 33 " "Info: 6: + IC(5.800 ns) + CELL(2.400 ns) = 40.500 ns; Loc. = LC8_A21; Fanout = 33; COMB Node = 'controller:inst12\|aluFlag~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] controller:inst12|aluFlag~3 } "NODE_NAME" } } { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(0.000 ns) 46.300 ns alu:inst15\|signedT\[0\] 7 REG LC5_A43 40 " "Info: 7: + IC(5.800 ns) + CELL(0.000 ns) = 46.300 ns; Loc. = LC5_A43; Fanout = 40; REG Node = 'alu:inst15\|signedT\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { controller:inst12|aluFlag~3 alu:inst15|signedT[0] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.200 ns ( 50.11 % ) " "Info: Total cell delay = 23.200 ns ( 50.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.100 ns ( 49.89 % ) " "Info: Total interconnect delay = 23.100 ns ( 49.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "46.300 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] controller:inst12|aluFlag~3 alu:inst15|signedT[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "46.300 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} controller:inst12|aluFlag~3 {} alu:inst15|signedT[0] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.200ns 0.000ns 5.800ns 5.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "42.000 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|aluFlag~3 alu:inst15|d[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "42.000 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|aluFlag~3 {} alu:inst15|d[5] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 2.800ns 0.000ns 5.100ns 3.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "46.300 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] controller:inst12|aluFlag~3 alu:inst15|signedT[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "46.300 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} controller:inst12|aluFlag~3 {} alu:inst15|signedT[0] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.200ns 0.000ns 5.800ns 5.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.900 ns" { alu:inst15|signedT[0] alu:inst15|d~113 alu:inst15|ShiftRight0~1 alu:inst15|d~114 alu:inst15|d~115 alu:inst15|d~116 alu:inst15|Mux2~0 alu:inst15|Mux2~1 alu:inst15|Mux20~0 alu:inst15|d[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.900 ns" { alu:inst15|signedT[0] {} alu:inst15|d~113 {} alu:inst15|ShiftRight0~1 {} alu:inst15|d~114 {} alu:inst15|d~115 {} alu:inst15|d~116 {} alu:inst15|Mux2~0 {} alu:inst15|Mux2~1 {} alu:inst15|Mux20~0 {} alu:inst15|d[5] {} } { 0.000ns 4.700ns 2.800ns 0.500ns 0.500ns 2.800ns 2.900ns 0.500ns 2.700ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "42.000 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|aluFlag~3 alu:inst15|d[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "42.000 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|aluFlag~3 {} alu:inst15|d[5] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 2.800ns 0.000ns 5.100ns 3.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "46.300 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] controller:inst12|aluFlag~3 alu:inst15|signedT[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "46.300 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} controller:inst12|aluFlag~3 {} alu:inst15|signedT[0] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.200ns 0.000ns 5.800ns 5.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_file:inst7\|8dffe:inst11\|33 alu:inst15\|signedT\[4\] clk 23.7 ns " "Info: Found hold time violation between source  pin or register \"reg_file:inst7\|8dffe:inst11\|33\" and destination pin or register \"alu:inst15\|signedT\[4\]\" for clock \"clk\" (Hold time is 23.7 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "30.700 ns + Largest " "Info: + Largest clock skew is 30.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 46.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 46.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC2_C5 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC2_C5; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_C26 17 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC8_C26; Fanout = 17; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(12.600 ns) 29.800 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 4 MEM EC2_B 1 " "Info: 4: + IC(4.200 ns) + CELL(12.600 ns) = 29.800 ns; Loc. = EC2_B; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 32.300 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 5 MEM EC2_B 29 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 32.300 ns; Loc. = EC2_B; Fanout = 29; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(2.400 ns) 40.500 ns controller:inst12\|aluFlag~3 6 COMB LC8_A21 33 " "Info: 6: + IC(5.800 ns) + CELL(2.400 ns) = 40.500 ns; Loc. = LC8_A21; Fanout = 33; COMB Node = 'controller:inst12\|aluFlag~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] controller:inst12|aluFlag~3 } "NODE_NAME" } } { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(0.000 ns) 46.400 ns alu:inst15\|signedT\[4\] 7 REG LC7_A45 7 " "Info: 7: + IC(5.900 ns) + CELL(0.000 ns) = 46.400 ns; Loc. = LC7_A45; Fanout = 7; REG Node = 'alu:inst15\|signedT\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { controller:inst12|aluFlag~3 alu:inst15|signedT[4] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.200 ns ( 50.00 % ) " "Info: Total cell delay = 23.200 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.200 ns ( 50.00 % ) " "Info: Total interconnect delay = 23.200 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "46.400 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] controller:inst12|aluFlag~3 alu:inst15|signedT[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "46.400 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} controller:inst12|aluFlag~3 {} alu:inst15|signedT[4] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.200ns 0.000ns 5.800ns 5.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.700 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 15.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk2 2 REG LC1_C5 208 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C5; Fanout = 208; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.300 ns) + CELL(0.000 ns) 15.700 ns reg_file:inst7\|8dffe:inst11\|33 3 REG LC3_B36 3 " "Info: 3: + IC(7.300 ns) + CELL(0.000 ns) = 15.700 ns; Loc. = LC3_B36; Fanout = 3; REG Node = 'reg_file:inst7\|8dffe:inst11\|33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { clock_splitter:inst2|out_clk2 reg_file:inst7|8dffe:inst11|33 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.39 % ) " "Info: Total cell delay = 4.300 ns ( 27.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.400 ns ( 72.61 % ) " "Info: Total interconnect delay = 11.400 ns ( 72.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { clk clock_splitter:inst2|out_clk2 reg_file:inst7|8dffe:inst11|33 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk2 {} reg_file:inst7|8dffe:inst11|33 {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "46.400 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] controller:inst12|aluFlag~3 alu:inst15|signedT[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "46.400 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} controller:inst12|aluFlag~3 {} alu:inst15|signedT[4] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.200ns 0.000ns 5.800ns 5.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { clk clock_splitter:inst2|out_clk2 reg_file:inst7|8dffe:inst11|33 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk2 {} reg_file:inst7|8dffe:inst11|33 {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns - Shortest register register " "Info: - Shortest register to register delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_file:inst7\|8dffe:inst11\|33 1 REG LC3_B36 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_B36; Fanout = 3; REG Node = 'reg_file:inst7\|8dffe:inst11\|33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_file:inst7|8dffe:inst11|33 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns reg_file:inst7\|mux_8:inst2\|Mux3~1 2 COMB LC5_B36 2 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC5_B36; Fanout = 2; COMB Node = 'reg_file:inst7\|mux_8:inst2\|Mux3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { reg_file:inst7|8dffe:inst11|33 reg_file:inst7|mux_8:inst2|Mux3~1 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.700 ns) 8.700 ns alu:inst15\|signedT\[4\] 3 REG LC7_A45 7 " "Info: 3: + IC(4.100 ns) + CELL(1.700 ns) = 8.700 ns; Loc. = LC7_A45; Fanout = 7; REG Node = 'alu:inst15\|signedT\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { reg_file:inst7|mux_8:inst2|Mux3~1 alu:inst15|signedT[4] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 47.13 % ) " "Info: Total cell delay = 4.100 ns ( 47.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 52.87 % ) " "Info: Total interconnect delay = 4.600 ns ( 52.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { reg_file:inst7|8dffe:inst11|33 reg_file:inst7|mux_8:inst2|Mux3~1 alu:inst15|signedT[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { reg_file:inst7|8dffe:inst11|33 {} reg_file:inst7|mux_8:inst2|Mux3~1 {} alu:inst15|signedT[4] {} } { 0.000ns 0.500ns 4.100ns } { 0.000ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "46.400 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] controller:inst12|aluFlag~3 alu:inst15|signedT[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "46.400 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} controller:inst12|aluFlag~3 {} alu:inst15|signedT[4] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.200ns 0.000ns 5.800ns 5.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { clk clock_splitter:inst2|out_clk2 reg_file:inst7|8dffe:inst11|33 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk2 {} reg_file:inst7|8dffe:inst11|33 {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { reg_file:inst7|8dffe:inst11|33 reg_file:inst7|mux_8:inst2|Mux3~1 alu:inst15|signedT[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { reg_file:inst7|8dffe:inst11|33 {} reg_file:inst7|mux_8:inst2|Mux3~1 {} alu:inst15|signedT[4] {} } { 0.000ns 0.500ns 4.100ns } { 0.000ns 2.400ns 1.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk write_data\[2\] alu:inst15\|d\[2\] 62.400 ns register " "Info: tco from clock \"clk\" to destination pin \"write_data\[2\]\" through register \"alu:inst15\|d\[2\]\" is 62.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 45.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 45.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC2_C5 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC2_C5; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_C26 17 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC8_C26; Fanout = 17; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(12.600 ns) 29.800 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 4 MEM EC2_B 1 " "Info: 4: + IC(4.200 ns) + CELL(12.600 ns) = 29.800 ns; Loc. = EC2_B; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 32.300 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 5 MEM EC2_B 29 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 32.300 ns; Loc. = EC2_B; Fanout = 29; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(2.400 ns) 40.500 ns controller:inst12\|aluFlag~3 6 COMB LC8_A21 33 " "Info: 6: + IC(5.800 ns) + CELL(2.400 ns) = 40.500 ns; Loc. = LC8_A21; Fanout = 33; COMB Node = 'controller:inst12\|aluFlag~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] controller:inst12|aluFlag~3 } "NODE_NAME" } } { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 45.600 ns alu:inst15\|d\[2\] 7 REG LC1_A35 4 " "Info: 7: + IC(5.100 ns) + CELL(0.000 ns) = 45.600 ns; Loc. = LC1_A35; Fanout = 4; REG Node = 'alu:inst15\|d\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { controller:inst12|aluFlag~3 alu:inst15|d[2] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.200 ns ( 50.88 % ) " "Info: Total cell delay = 23.200 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.400 ns ( 49.12 % ) " "Info: Total interconnect delay = 22.400 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "45.600 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] controller:inst12|aluFlag~3 alu:inst15|d[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "45.600 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} controller:inst12|aluFlag~3 {} alu:inst15|d[2] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.200ns 0.000ns 5.800ns 5.100ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.400 ns + Longest register pin " "Info: + Longest register to pin delay is 15.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst15\|d\[2\] 1 REG LC1_A35 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A35; Fanout = 4; REG Node = 'alu:inst15\|d\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst15|d[2] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(2.400 ns) 6.700 ns ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00013\|result_node~2 2 COMB LC2_B44 8 " "Info: 2: + IC(4.300 ns) + CELL(2.400 ns) = 6.700 ns; Loc. = LC2_B44; Fanout = 8; COMB Node = 'ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00013\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { alu:inst15|d[2] ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(5.000 ns) 15.400 ns write_data\[2\] 3 PIN PIN_168 0 " "Info: 3: + IC(3.700 ns) + CELL(5.000 ns) = 15.400 ns; Loc. = PIN_168; Fanout = 0; PIN Node = 'write_data\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~2 write_data[2] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 112 3264 3440 128 "write_data\[7..0\]" "" } { 160 1560 1635 176 "write_data\[7..0\]" "" } { 104 2968 3088 120 "write_data\[7..0\]" "" } { 104 3192 3275 120 "write_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 48.05 % ) " "Info: Total cell delay = 7.400 ns ( 48.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 51.95 % ) " "Info: Total interconnect delay = 8.000 ns ( 51.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { alu:inst15|d[2] ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~2 write_data[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { alu:inst15|d[2] {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~2 {} write_data[2] {} } { 0.000ns 4.300ns 3.700ns } { 0.000ns 2.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "45.600 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] controller:inst12|aluFlag~3 alu:inst15|d[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "45.600 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} controller:inst12|aluFlag~3 {} alu:inst15|d[2] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.200ns 0.000ns 5.800ns 5.100ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { alu:inst15|d[2] ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~2 write_data[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { alu:inst15|d[2] {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~2 {} write_data[2] {} } { 0.000ns 4.300ns 3.700ns } { 0.000ns 2.400ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LED_reg\[1\] display\[0\] 35.200 ns Longest " "Info: Longest tpd from source pin \"LED_reg\[1\]\" to destination pin \"display\[0\]\" is 35.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns LED_reg\[1\] 1 PIN PIN_210 28 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 28; PIN Node = 'LED_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_reg[1] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -248 1760 1928 -232 "LED_reg\[2..0\]" "" } { 176 1568 1644 192 "LED_reg\[2..0\]" "" } { -256 1928 2004 -240 "LED_reg\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.300 ns) + CELL(2.700 ns) 14.900 ns reg_file:inst7\|mux_8:inst3\|Mux7~2 2 COMB LC6_B28 1 " "Info: 2: + IC(9.300 ns) + CELL(2.700 ns) = 14.900 ns; Loc. = LC6_B28; Fanout = 1; COMB Node = 'reg_file:inst7\|mux_8:inst3\|Mux7~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { LED_reg[1] reg_file:inst7|mux_8:inst3|Mux7~2 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 17.800 ns reg_file:inst7\|mux_8:inst3\|Mux7~3 3 COMB LC2_B28 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 17.800 ns; Loc. = LC2_B28; Fanout = 1; COMB Node = 'reg_file:inst7\|mux_8:inst3\|Mux7~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { reg_file:inst7|mux_8:inst3|Mux7~2 reg_file:inst7|mux_8:inst3|Mux7~3 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.700 ns) 23.900 ns reg_file:inst7\|mux_8:inst3\|Mux7~4 4 COMB LC3_B14 1 " "Info: 4: + IC(3.400 ns) + CELL(2.700 ns) = 23.900 ns; Loc. = LC3_B14; Fanout = 1; COMB Node = 'reg_file:inst7\|mux_8:inst3\|Mux7~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { reg_file:inst7|mux_8:inst3|Mux7~3 reg_file:inst7|mux_8:inst3|Mux7~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(5.000 ns) 35.200 ns display\[0\] 5 PIN PIN_43 0 " "Info: 5: + IC(6.300 ns) + CELL(5.000 ns) = 35.200 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'display\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { reg_file:inst7|mux_8:inst3|Mux7~4 display[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -152 1864 2040 -136 "display\[7..0\]" "" } { 144 1888 1960 160 "display\[7..0\]" "" } { -160 1816 1885 -144 "display\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 44.60 % ) " "Info: Total cell delay = 15.700 ns ( 44.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.500 ns ( 55.40 % ) " "Info: Total interconnect delay = 19.500 ns ( 55.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.200 ns" { LED_reg[1] reg_file:inst7|mux_8:inst3|Mux7~2 reg_file:inst7|mux_8:inst3|Mux7~3 reg_file:inst7|mux_8:inst3|Mux7~4 display[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.200 ns" { LED_reg[1] {} LED_reg[1]~out {} reg_file:inst7|mux_8:inst3|Mux7~2 {} reg_file:inst7|mux_8:inst3|Mux7~3 {} reg_file:inst7|mux_8:inst3|Mux7~4 {} display[0] {} } { 0.000ns 0.000ns 9.300ns 0.500ns 3.400ns 6.300ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 15:01:08 2013 " "Info: Processing ended: Wed Dec 18 15:01:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
