-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    phaseClass_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cor_phaseClass15_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass15_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass15_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass15_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass14_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass14_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass14_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass14_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass13_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass13_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass13_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass13_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass12_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass12_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass12_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass12_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass11_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass11_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass11_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass11_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass10_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass10_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass10_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass10_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass9_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass9_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass9_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass9_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass8_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass8_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass8_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass8_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass7_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass7_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass7_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass7_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass6_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass6_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass6_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass6_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass5_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass5_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass5_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass5_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass4_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass4_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass4_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass4_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass3_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass3_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass3_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass3_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass2_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass2_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass2_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass2_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass1_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass1_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass1_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass1_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass0_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass0_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass0_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass0_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of correlator is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";

    signal phaseClass_V_read_read_fu_556_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal phaseClass_V_read_reg_3361 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp3_fu_680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_reg_3365 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_fu_686_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_reg_3370 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp6_fu_716_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp6_reg_3375 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp9_fu_722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp9_reg_3380 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp10_fu_738_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp10_reg_3385 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp15_fu_780_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp15_reg_3390 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp16_fu_786_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp16_reg_3395 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp18_fu_816_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp18_reg_3400 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp21_fu_822_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp21_reg_3405 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp22_fu_838_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp22_reg_3410 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp27_fu_880_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp27_reg_3415 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp28_fu_886_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp28_reg_3420 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp30_fu_916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp30_reg_3425 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp33_fu_922_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp33_reg_3430 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp34_fu_938_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp34_reg_3435 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp39_fu_980_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp39_reg_3440 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp40_fu_986_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp40_reg_3445 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp42_fu_1016_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp42_reg_3450 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp45_fu_1022_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp45_reg_3455 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp46_fu_1038_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp46_reg_3460 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp51_fu_1080_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp51_reg_3465 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp52_fu_1086_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp52_reg_3470 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp54_fu_1116_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp54_reg_3475 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp57_fu_1122_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp57_reg_3480 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp58_fu_1138_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp58_reg_3485 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp63_fu_1180_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp63_reg_3490 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp64_fu_1186_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp64_reg_3495 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp66_fu_1216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp66_reg_3500 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp69_fu_1222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp69_reg_3505 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp70_fu_1238_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp70_reg_3510 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp75_fu_1280_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp75_reg_3515 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp76_fu_1286_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp76_reg_3520 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp78_fu_1316_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp78_reg_3525 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp81_fu_1322_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp81_reg_3530 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp82_fu_1338_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp82_reg_3535 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp87_fu_1380_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp87_reg_3540 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp88_fu_1386_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp88_reg_3545 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp90_fu_1416_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp90_reg_3550 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp93_fu_1422_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp93_reg_3555 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp94_fu_1438_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp94_reg_3560 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp99_fu_1480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp99_reg_3565 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp100_fu_1486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp100_reg_3570 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp102_fu_1516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp102_reg_3575 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp105_fu_1522_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp105_reg_3580 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp106_fu_1538_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp106_reg_3585 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp111_fu_1580_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp111_reg_3590 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp112_fu_1586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp112_reg_3595 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp114_fu_1616_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp114_reg_3600 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp117_fu_1622_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp117_reg_3605 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp118_fu_1638_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp118_reg_3610 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp123_fu_1680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp123_reg_3615 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp124_fu_1686_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp124_reg_3620 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp126_fu_1716_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp126_reg_3625 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp129_fu_1722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp129_reg_3630 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp130_fu_1738_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp130_reg_3635 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp135_fu_1780_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp135_reg_3640 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp136_fu_1786_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp136_reg_3645 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp138_fu_1816_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp138_reg_3650 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp141_fu_1822_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp141_reg_3655 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp142_fu_1838_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp142_reg_3660 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp147_fu_1880_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp147_reg_3665 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp148_fu_1886_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp148_reg_3670 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp150_fu_1916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp150_reg_3675 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp153_fu_1922_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp153_reg_3680 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp154_fu_1938_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp154_reg_3685 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp159_fu_1980_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp159_reg_3690 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp160_fu_1986_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp160_reg_3695 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp162_fu_2016_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp162_reg_3700 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp165_fu_2022_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp165_reg_3705 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp166_fu_2038_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp166_reg_3710 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp171_fu_2080_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp171_reg_3715 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp172_fu_2086_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp172_reg_3720 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp174_fu_2116_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp174_reg_3725 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp177_fu_2122_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp177_reg_3730 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp178_fu_2138_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp178_reg_3735 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp183_fu_2180_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp183_reg_3740 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp184_fu_2186_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp184_reg_3745 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp186_fu_2216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp186_reg_3750 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp189_fu_2222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp189_reg_3755 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp190_fu_2238_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp190_reg_3760 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_96_s_fu_2280_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_96_s_reg_3765 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_93_7_fu_2305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_93_7_reg_3770 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_90_s_fu_2347_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_90_s_reg_3775 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_87_7_fu_2372_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_87_7_reg_3780 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_84_s_fu_2414_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_84_s_reg_3785 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_81_7_fu_2439_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_81_7_reg_3790 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_78_s_fu_2481_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_78_s_reg_3795 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_75_7_fu_2506_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_75_7_reg_3800 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_72_s_fu_2548_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_72_s_reg_3805 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_69_7_fu_2573_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_69_7_reg_3810 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_66_s_fu_2615_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_66_s_reg_3815 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_63_7_fu_2640_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_63_7_reg_3820 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_60_s_fu_2682_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_60_s_reg_3825 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_57_7_fu_2707_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_57_7_reg_3830 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_54_s_fu_2749_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_54_s_reg_3835 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_51_7_fu_2774_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_51_7_reg_3840 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_48_s_fu_2816_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_48_s_reg_3845 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_45_7_fu_2841_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_45_7_reg_3850 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_42_s_fu_2883_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_42_s_reg_3855 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_39_7_fu_2908_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_39_7_reg_3860 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_36_s_fu_2950_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_36_s_reg_3865 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_33_7_fu_2975_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_33_7_reg_3870 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_30_s_fu_3017_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_30_s_reg_3875 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_27_7_fu_3042_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_27_7_reg_3880 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_24_s_fu_3084_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_24_s_reg_3885 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_21_7_fu_3109_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_21_7_reg_3890 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_18_s_fu_3151_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_18_s_reg_3895 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_15_7_fu_3176_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_15_7_reg_3900 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_12_s_fu_3218_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_12_s_reg_3905 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_9_7_fu_3243_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_9_7_reg_3910 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_6_s_fu_3285_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_6_s_reg_3915 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_3_7_fu_3310_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_3_7_reg_3920 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_3334_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_3925 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP1_V_cast_fu_3342_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_Val2_s_reg_562 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_p_Val2_s_reg_562 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_p_Val2_s_reg_562 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_p_Val2_1_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_p_Val2_1_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_flag00000000 : BOOLEAN;
    signal extLd30_fu_676_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd46_cast_fu_712_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd45_cast_fu_704_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp11_fu_728_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd63_cast_fu_696_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp11_cast_cast_fu_734_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd29_fu_776_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd44_cast_fu_812_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd43_cast_fu_804_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp23_fu_828_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd61_cast_fu_796_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp23_cast_cast_fu_834_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd28_fu_876_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd42_cast_fu_912_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd41_cast_fu_904_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp35_fu_928_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd59_cast_fu_896_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp35_cast_cast_fu_934_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd27_fu_976_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd40_cast_fu_1012_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd39_cast_fu_1004_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp47_fu_1028_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd57_cast_fu_996_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp47_cast_cast_fu_1034_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd26_fu_1076_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd38_cast_fu_1112_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd37_cast_fu_1104_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp59_fu_1128_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd55_cast_fu_1096_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp59_cast_cast_fu_1134_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd25_fu_1176_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd36_cast_fu_1212_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd35_cast_fu_1204_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp71_fu_1228_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd53_cast_fu_1196_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp71_cast_cast_fu_1234_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd24_fu_1276_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd34_cast_fu_1312_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd33_cast_fu_1304_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp83_fu_1328_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd51_cast_fu_1296_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp83_cast_cast_fu_1334_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd23_fu_1376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd32_cast_fu_1412_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd31_cast_fu_1404_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp95_fu_1428_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd49_cast_fu_1396_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp95_cast_cast_fu_1434_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd22_fu_1476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd30_cast_fu_1512_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd29_cast_fu_1504_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp107_fu_1528_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd47_cast_fu_1496_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp107_cast_cast_fu_1534_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd21_fu_1576_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd28_cast_fu_1612_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd27_cast_fu_1604_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp119_fu_1628_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd14_cast_fu_1596_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp119_cast_cast_fu_1634_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd20_fu_1676_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd26_cast_fu_1712_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd25_cast_fu_1704_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp131_fu_1728_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd12_cast_fu_1696_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp131_cast_cast_fu_1734_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd19_fu_1776_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd24_cast_fu_1812_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd23_cast_fu_1804_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp143_fu_1828_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd10_cast_fu_1796_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp143_cast_cast_fu_1834_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd18_fu_1876_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd22_cast_fu_1912_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd21_cast_fu_1904_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp155_fu_1928_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd8_cast_fu_1896_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp155_cast_cast_fu_1934_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd17_fu_1976_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd20_cast_fu_2012_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd19_cast_fu_2004_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp167_fu_2028_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd6_cast_fu_1996_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp167_cast_cast_fu_2034_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd16_fu_2076_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd18_cast_fu_2112_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd17_cast_fu_2104_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp179_fu_2128_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd4_cast_fu_2096_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp179_cast_cast_fu_2134_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal extLd_fu_2176_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd_cast_fu_2212_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd16_cast_fu_2204_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp191_fu_2228_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd2_cast_fu_2196_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp191_cast_cast_fu_2234_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp1_fu_2264_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_2270_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_fu_2276_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp7_fu_2286_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp10_cast_fu_2297_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_fu_2292_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp8_fu_2300_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp13_fu_2331_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp12_fu_2337_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp14_fu_2343_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp19_fu_2353_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp22_cast_fu_2364_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp17_fu_2359_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp20_fu_2367_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp25_fu_2398_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp24_fu_2404_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp26_fu_2410_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp31_fu_2420_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp34_cast_fu_2431_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp29_fu_2426_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_fu_2434_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp37_fu_2465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp36_fu_2471_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp38_fu_2477_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp43_fu_2487_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp46_cast_fu_2498_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp41_fu_2493_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp44_fu_2501_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp49_fu_2532_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp48_fu_2538_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp50_fu_2544_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp55_fu_2554_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp58_cast_fu_2565_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp53_fu_2560_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp56_fu_2568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp61_fu_2599_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp60_fu_2605_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp62_fu_2611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp67_fu_2621_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp70_cast_fu_2632_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp65_fu_2627_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp68_fu_2635_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp73_fu_2666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp72_fu_2672_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp74_fu_2678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp79_fu_2688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp82_cast_fu_2699_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp77_fu_2694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp80_fu_2702_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp85_fu_2733_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp84_fu_2739_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp86_fu_2745_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp91_fu_2755_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp94_cast_fu_2766_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp89_fu_2761_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp92_fu_2769_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp97_fu_2800_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp96_fu_2806_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp98_fu_2812_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp103_fu_2822_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp106_cast_fu_2833_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp101_fu_2828_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp104_fu_2836_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp109_fu_2867_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp108_fu_2873_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp110_fu_2879_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp115_fu_2889_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp118_cast_fu_2900_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp113_fu_2895_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp116_fu_2903_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp121_fu_2934_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp120_fu_2940_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp122_fu_2946_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp127_fu_2956_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp130_cast_fu_2967_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp125_fu_2962_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp128_fu_2970_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp133_fu_3001_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp132_fu_3007_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp134_fu_3013_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp139_fu_3023_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp142_cast_fu_3034_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp137_fu_3029_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp140_fu_3037_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp145_fu_3068_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp144_fu_3074_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp146_fu_3080_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp151_fu_3090_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp154_cast_fu_3101_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp149_fu_3096_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp152_fu_3104_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp157_fu_3135_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp156_fu_3141_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp158_fu_3147_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp163_fu_3157_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp166_cast_fu_3168_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp161_fu_3163_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp164_fu_3171_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp169_fu_3202_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp168_fu_3208_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp170_fu_3214_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp175_fu_3224_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp178_cast_fu_3235_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp173_fu_3230_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp176_fu_3238_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp181_fu_3269_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp180_fu_3275_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp182_fu_3281_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp187_fu_3291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp190_cast_fu_3302_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp185_fu_3297_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp188_fu_3305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_3316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_fu_3328_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_4_fu_3322_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3345_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3345_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal grp_fu_3345_ce : STD_LOGIC;

    component correlateTop_mul_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;



begin
    correlateTop_mul_bkb_U259 : component correlateTop_mul_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 42)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3345_p0,
        din1 => grp_fu_3345_p1,
        ce => grp_fu_3345_ce,
        dout => grp_fu_3345_p2);





    ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_603_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_603 <= ap_const_lv32_0;
            elsif (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1))) then 
                ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_603 <= ap_phi_precharge_reg_pp0_iter0_p_Val2_1_reg_603;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_p_Val2_s_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                ap_phi_precharge_reg_pp0_iter1_p_Val2_s_reg_562 <= ap_const_lv32_0;
            elsif (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1))) then 
                ap_phi_precharge_reg_pp0_iter1_p_Val2_s_reg_562 <= ap_phi_precharge_reg_pp0_iter0_p_Val2_s_reg_562;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1))) then
                if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_0)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_6_s_reg_3915;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_1)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_12_s_reg_3905;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_2)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_18_s_reg_3895;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_3)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_24_s_reg_3885;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_4)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_30_s_reg_3875;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_5)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_36_s_reg_3865;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_6)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_42_s_reg_3855;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_7)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_48_s_reg_3845;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_8)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_54_s_reg_3835;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_9)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_60_s_reg_3825;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_A)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_66_s_reg_3815;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_B)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_72_s_reg_3805;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_C)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_78_s_reg_3795;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_D)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_84_s_reg_3785;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_E)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_90_s_reg_3775;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_F)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_96_s_reg_3765;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= ap_phi_precharge_reg_pp0_iter2_p_Val2_1_reg_603;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1))) then
                if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_0)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_3_7_reg_3920;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_1)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_9_7_reg_3910;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_2)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_15_7_reg_3900;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_3)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_21_7_reg_3890;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_4)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_27_7_reg_3880;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_5)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_33_7_reg_3870;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_6)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_39_7_reg_3860;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_7)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_45_7_reg_3850;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_8)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_51_7_reg_3840;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_9)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_57_7_reg_3830;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_A)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_63_7_reg_3820;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_B)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_69_7_reg_3810;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_C)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_75_7_reg_3800;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_D)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_81_7_reg_3790;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_E)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_87_7_reg_3780;
                elsif ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 = ap_const_lv4_F)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_93_7_reg_3770;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= ap_phi_precharge_reg_pp0_iter2_p_Val2_s_reg_562;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1))) then
                ap_phi_precharge_reg_pp0_iter2_p_Val2_1_reg_603 <= ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_603;
                ap_phi_precharge_reg_pp0_iter2_p_Val2_s_reg_562 <= ap_phi_precharge_reg_pp0_iter1_p_Val2_s_reg_562;
                ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 <= phaseClass_V_read_reg_3361;
                phaseClass_V_read_reg_3361 <= phaseClass_V;
                tmp_1_reg_3925 <= tmp_1_fu_3334_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_1))) then
                p_Val2_12_s_reg_3905 <= p_Val2_12_s_fu_3218_p2;
                p_Val2_9_7_reg_3910 <= p_Val2_9_7_fu_3243_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_2))) then
                p_Val2_15_7_reg_3900 <= p_Val2_15_7_fu_3176_p2;
                p_Val2_18_s_reg_3895 <= p_Val2_18_s_fu_3151_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_3))) then
                p_Val2_21_7_reg_3890 <= p_Val2_21_7_fu_3109_p2;
                p_Val2_24_s_reg_3885 <= p_Val2_24_s_fu_3084_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_4))) then
                p_Val2_27_7_reg_3880 <= p_Val2_27_7_fu_3042_p2;
                p_Val2_30_s_reg_3875 <= p_Val2_30_s_fu_3017_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_5))) then
                p_Val2_33_7_reg_3870 <= p_Val2_33_7_fu_2975_p2;
                p_Val2_36_s_reg_3865 <= p_Val2_36_s_fu_2950_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_6))) then
                p_Val2_39_7_reg_3860 <= p_Val2_39_7_fu_2908_p2;
                p_Val2_42_s_reg_3855 <= p_Val2_42_s_fu_2883_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_0))) then
                p_Val2_3_7_reg_3920 <= p_Val2_3_7_fu_3310_p2;
                p_Val2_6_s_reg_3915 <= p_Val2_6_s_fu_3285_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_7))) then
                p_Val2_45_7_reg_3850 <= p_Val2_45_7_fu_2841_p2;
                p_Val2_48_s_reg_3845 <= p_Val2_48_s_fu_2816_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_8))) then
                p_Val2_51_7_reg_3840 <= p_Val2_51_7_fu_2774_p2;
                p_Val2_54_s_reg_3835 <= p_Val2_54_s_fu_2749_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_9))) then
                p_Val2_57_7_reg_3830 <= p_Val2_57_7_fu_2707_p2;
                p_Val2_60_s_reg_3825 <= p_Val2_60_s_fu_2682_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_A))) then
                p_Val2_63_7_reg_3820 <= p_Val2_63_7_fu_2640_p2;
                p_Val2_66_s_reg_3815 <= p_Val2_66_s_fu_2615_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_B))) then
                p_Val2_69_7_reg_3810 <= p_Val2_69_7_fu_2573_p2;
                p_Val2_72_s_reg_3805 <= p_Val2_72_s_fu_2548_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_C))) then
                p_Val2_75_7_reg_3800 <= p_Val2_75_7_fu_2506_p2;
                p_Val2_78_s_reg_3795 <= p_Val2_78_s_fu_2481_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_D))) then
                p_Val2_81_7_reg_3790 <= p_Val2_81_7_fu_2439_p2;
                p_Val2_84_s_reg_3785 <= p_Val2_84_s_fu_2414_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_E))) then
                p_Val2_87_7_reg_3780 <= p_Val2_87_7_fu_2372_p2;
                p_Val2_90_s_reg_3775 <= p_Val2_90_s_fu_2347_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_reg_3361 = ap_const_lv4_F))) then
                p_Val2_93_7_reg_3770 <= p_Val2_93_7_fu_2305_p2;
                p_Val2_96_s_reg_3765 <= p_Val2_96_s_fu_2280_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_7))) then
                tmp100_reg_3570 <= tmp100_fu_1486_p2;
                tmp102_reg_3575 <= tmp102_fu_1516_p2;
                tmp105_reg_3580 <= tmp105_fu_1522_p2;
                tmp106_reg_3585 <= tmp106_fu_1538_p2;
                tmp99_reg_3565 <= tmp99_fu_1480_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_F))) then
                tmp10_reg_3385 <= tmp10_fu_738_p2;
                tmp3_reg_3365 <= tmp3_fu_680_p2;
                tmp4_reg_3370 <= tmp4_fu_686_p2;
                tmp6_reg_3375 <= tmp6_fu_716_p2;
                tmp9_reg_3380 <= tmp9_fu_722_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_6))) then
                tmp111_reg_3590 <= tmp111_fu_1580_p2;
                tmp112_reg_3595 <= tmp112_fu_1586_p2;
                tmp114_reg_3600 <= tmp114_fu_1616_p2;
                tmp117_reg_3605 <= tmp117_fu_1622_p2;
                tmp118_reg_3610 <= tmp118_fu_1638_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_5))) then
                tmp123_reg_3615 <= tmp123_fu_1680_p2;
                tmp124_reg_3620 <= tmp124_fu_1686_p2;
                tmp126_reg_3625 <= tmp126_fu_1716_p2;
                tmp129_reg_3630 <= tmp129_fu_1722_p2;
                tmp130_reg_3635 <= tmp130_fu_1738_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_4))) then
                tmp135_reg_3640 <= tmp135_fu_1780_p2;
                tmp136_reg_3645 <= tmp136_fu_1786_p2;
                tmp138_reg_3650 <= tmp138_fu_1816_p2;
                tmp141_reg_3655 <= tmp141_fu_1822_p2;
                tmp142_reg_3660 <= tmp142_fu_1838_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_3))) then
                tmp147_reg_3665 <= tmp147_fu_1880_p2;
                tmp148_reg_3670 <= tmp148_fu_1886_p2;
                tmp150_reg_3675 <= tmp150_fu_1916_p2;
                tmp153_reg_3680 <= tmp153_fu_1922_p2;
                tmp154_reg_3685 <= tmp154_fu_1938_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_2))) then
                tmp159_reg_3690 <= tmp159_fu_1980_p2;
                tmp160_reg_3695 <= tmp160_fu_1986_p2;
                tmp162_reg_3700 <= tmp162_fu_2016_p2;
                tmp165_reg_3705 <= tmp165_fu_2022_p2;
                tmp166_reg_3710 <= tmp166_fu_2038_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_E))) then
                tmp15_reg_3390 <= tmp15_fu_780_p2;
                tmp16_reg_3395 <= tmp16_fu_786_p2;
                tmp18_reg_3400 <= tmp18_fu_816_p2;
                tmp21_reg_3405 <= tmp21_fu_822_p2;
                tmp22_reg_3410 <= tmp22_fu_838_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_1))) then
                tmp171_reg_3715 <= tmp171_fu_2080_p2;
                tmp172_reg_3720 <= tmp172_fu_2086_p2;
                tmp174_reg_3725 <= tmp174_fu_2116_p2;
                tmp177_reg_3730 <= tmp177_fu_2122_p2;
                tmp178_reg_3735 <= tmp178_fu_2138_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_0))) then
                tmp183_reg_3740 <= tmp183_fu_2180_p2;
                tmp184_reg_3745 <= tmp184_fu_2186_p2;
                tmp186_reg_3750 <= tmp186_fu_2216_p2;
                tmp189_reg_3755 <= tmp189_fu_2222_p2;
                tmp190_reg_3760 <= tmp190_fu_2238_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_D))) then
                tmp27_reg_3415 <= tmp27_fu_880_p2;
                tmp28_reg_3420 <= tmp28_fu_886_p2;
                tmp30_reg_3425 <= tmp30_fu_916_p2;
                tmp33_reg_3430 <= tmp33_fu_922_p2;
                tmp34_reg_3435 <= tmp34_fu_938_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_C))) then
                tmp39_reg_3440 <= tmp39_fu_980_p2;
                tmp40_reg_3445 <= tmp40_fu_986_p2;
                tmp42_reg_3450 <= tmp42_fu_1016_p2;
                tmp45_reg_3455 <= tmp45_fu_1022_p2;
                tmp46_reg_3460 <= tmp46_fu_1038_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_B))) then
                tmp51_reg_3465 <= tmp51_fu_1080_p2;
                tmp52_reg_3470 <= tmp52_fu_1086_p2;
                tmp54_reg_3475 <= tmp54_fu_1116_p2;
                tmp57_reg_3480 <= tmp57_fu_1122_p2;
                tmp58_reg_3485 <= tmp58_fu_1138_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_A))) then
                tmp63_reg_3490 <= tmp63_fu_1180_p2;
                tmp64_reg_3495 <= tmp64_fu_1186_p2;
                tmp66_reg_3500 <= tmp66_fu_1216_p2;
                tmp69_reg_3505 <= tmp69_fu_1222_p2;
                tmp70_reg_3510 <= tmp70_fu_1238_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_9))) then
                tmp75_reg_3515 <= tmp75_fu_1280_p2;
                tmp76_reg_3520 <= tmp76_fu_1286_p2;
                tmp78_reg_3525 <= tmp78_fu_1316_p2;
                tmp81_reg_3530 <= tmp81_fu_1322_p2;
                tmp82_reg_3535 <= tmp82_fu_1338_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_ce = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_8))) then
                tmp87_reg_3540 <= tmp87_fu_1380_p2;
                tmp88_reg_3545 <= tmp88_fu_1386_p2;
                tmp90_reg_3550 <= tmp90_fu_1416_p2;
                tmp93_reg_3555 <= tmp93_fu_1422_p2;
                tmp94_reg_3560 <= tmp94_fu_1438_p2;
            end if;
        end if;
    end process;
        OP1_V_cast_fu_3342_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_reg_3925),42));

        ap_block_pp0_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_phi_precharge_reg_pp0_iter0_p_Val2_1_reg_603 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_p_Val2_s_reg_562 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_return <= grp_fu_3345_p2(41 downto 10);
        extLd10_cast_fu_1796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass4_V_2),23));

        extLd12_cast_fu_1696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass5_V_2),23));

        extLd14_cast_fu_1596_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass6_V_2),23));

        extLd16_cast_fu_2204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass0_V_1),22));

        extLd16_fu_2076_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass1_V_3),32));

        extLd17_cast_fu_2104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass1_V_1),22));

        extLd17_fu_1976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass2_V_3),32));

        extLd18_cast_fu_2112_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass1_V_0),22));

        extLd18_fu_1876_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass3_V_3),32));

        extLd19_cast_fu_2004_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass2_V_1),22));

        extLd19_fu_1776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass4_V_3),32));

        extLd20_cast_fu_2012_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass2_V_0),22));

        extLd20_fu_1676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass5_V_3),32));

        extLd21_cast_fu_1904_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass3_V_1),22));

        extLd21_fu_1576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass6_V_3),32));

        extLd22_cast_fu_1912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass3_V_0),22));

        extLd22_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass7_V_3),32));

        extLd23_cast_fu_1804_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass4_V_1),22));

        extLd23_fu_1376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass8_V_3),32));

        extLd24_cast_fu_1812_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass4_V_0),22));

        extLd24_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass9_V_3),32));

        extLd25_cast_fu_1704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass5_V_1),22));

        extLd25_fu_1176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass10_V_3),32));

        extLd26_cast_fu_1712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass5_V_0),22));

        extLd26_fu_1076_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass11_V_3),32));

        extLd27_cast_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass6_V_1),22));

        extLd27_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass12_V_3),32));

        extLd28_cast_fu_1612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass6_V_0),22));

        extLd28_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass13_V_3),32));

        extLd29_cast_fu_1504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass7_V_1),22));

        extLd29_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass14_V_3),32));

        extLd2_cast_fu_2196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass0_V_2),23));

        extLd30_cast_fu_1512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass7_V_0),22));

        extLd30_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass15_V_3),32));

        extLd31_cast_fu_1404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass8_V_1),22));

        extLd32_cast_fu_1412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass8_V_0),22));

        extLd33_cast_fu_1304_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass9_V_1),22));

        extLd34_cast_fu_1312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass9_V_0),22));

        extLd35_cast_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass10_V_1),22));

        extLd36_cast_fu_1212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass10_V_0),22));

        extLd37_cast_fu_1104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass11_V_1),22));

        extLd38_cast_fu_1112_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass11_V_0),22));

        extLd39_cast_fu_1004_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass12_V_1),22));

        extLd40_cast_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass12_V_0),22));

        extLd41_cast_fu_904_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass13_V_1),22));

        extLd42_cast_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass13_V_0),22));

        extLd43_cast_fu_804_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass14_V_1),22));

        extLd44_cast_fu_812_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass14_V_0),22));

        extLd45_cast_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass15_V_1),22));

        extLd46_cast_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass15_V_0),22));

        extLd47_cast_fu_1496_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass7_V_2),23));

        extLd49_cast_fu_1396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass8_V_2),23));

        extLd4_cast_fu_2096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass1_V_2),23));

        extLd51_cast_fu_1296_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass9_V_2),23));

        extLd53_cast_fu_1196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass10_V_2),23));

        extLd55_cast_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass11_V_2),23));

        extLd57_cast_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass12_V_2),23));

        extLd59_cast_fu_896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass13_V_2),23));

        extLd61_cast_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass14_V_2),23));

        extLd63_cast_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass15_V_2),23));

        extLd6_cast_fu_1996_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass2_V_2),23));

        extLd8_cast_fu_1896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass3_V_2),23));

        extLd_cast_fu_2212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass0_V_0),22));

        extLd_fu_2176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass0_V_3),32));


    grp_fu_3345_ce_assign_proc : process(ap_ce, ap_block_pp0_stage0_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then 
            grp_fu_3345_ce <= ap_const_logic_1;
        else 
            grp_fu_3345_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3345_p0 <= OP1_V_cast_fu_3342_p1(32 - 1 downto 0);
    grp_fu_3345_p1 <= OP1_V_cast_fu_3342_p1(32 - 1 downto 0);
    p_Val2_12_s_fu_3218_p2 <= std_logic_vector(unsigned(tmp168_fu_3208_p2) + unsigned(tmp170_fu_3214_p2));
    p_Val2_15_7_fu_3176_p2 <= std_logic_vector(unsigned(tmp161_fu_3163_p2) + unsigned(tmp164_fu_3171_p2));
    p_Val2_18_s_fu_3151_p2 <= std_logic_vector(unsigned(tmp156_fu_3141_p2) + unsigned(tmp158_fu_3147_p2));
    p_Val2_21_7_fu_3109_p2 <= std_logic_vector(unsigned(tmp149_fu_3096_p2) + unsigned(tmp152_fu_3104_p2));
    p_Val2_24_s_fu_3084_p2 <= std_logic_vector(unsigned(tmp144_fu_3074_p2) + unsigned(tmp146_fu_3080_p2));
    p_Val2_27_7_fu_3042_p2 <= std_logic_vector(unsigned(tmp137_fu_3029_p2) + unsigned(tmp140_fu_3037_p2));
    p_Val2_2_fu_3328_p2 <= std_logic_vector(unsigned(ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603) - unsigned(ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562));
    p_Val2_30_s_fu_3017_p2 <= std_logic_vector(unsigned(tmp132_fu_3007_p2) + unsigned(tmp134_fu_3013_p2));
    p_Val2_33_7_fu_2975_p2 <= std_logic_vector(unsigned(tmp125_fu_2962_p2) + unsigned(tmp128_fu_2970_p2));
    p_Val2_36_s_fu_2950_p2 <= std_logic_vector(unsigned(tmp120_fu_2940_p2) + unsigned(tmp122_fu_2946_p2));
    p_Val2_39_7_fu_2908_p2 <= std_logic_vector(unsigned(tmp113_fu_2895_p2) + unsigned(tmp116_fu_2903_p2));
    p_Val2_3_7_fu_3310_p2 <= std_logic_vector(unsigned(tmp185_fu_3297_p2) + unsigned(tmp188_fu_3305_p2));
    p_Val2_42_s_fu_2883_p2 <= std_logic_vector(unsigned(tmp108_fu_2873_p2) + unsigned(tmp110_fu_2879_p2));
    p_Val2_45_7_fu_2841_p2 <= std_logic_vector(unsigned(tmp101_fu_2828_p2) + unsigned(tmp104_fu_2836_p2));
    p_Val2_48_s_fu_2816_p2 <= std_logic_vector(unsigned(tmp96_fu_2806_p2) + unsigned(tmp98_fu_2812_p2));
    p_Val2_51_7_fu_2774_p2 <= std_logic_vector(unsigned(tmp89_fu_2761_p2) + unsigned(tmp92_fu_2769_p2));
    p_Val2_54_s_fu_2749_p2 <= std_logic_vector(unsigned(tmp84_fu_2739_p2) + unsigned(tmp86_fu_2745_p2));
    p_Val2_57_7_fu_2707_p2 <= std_logic_vector(unsigned(tmp77_fu_2694_p2) + unsigned(tmp80_fu_2702_p2));
    p_Val2_60_s_fu_2682_p2 <= std_logic_vector(unsigned(tmp72_fu_2672_p2) + unsigned(tmp74_fu_2678_p2));
    p_Val2_63_7_fu_2640_p2 <= std_logic_vector(unsigned(tmp65_fu_2627_p2) + unsigned(tmp68_fu_2635_p2));
    p_Val2_66_s_fu_2615_p2 <= std_logic_vector(unsigned(tmp60_fu_2605_p2) + unsigned(tmp62_fu_2611_p2));
    p_Val2_69_7_fu_2573_p2 <= std_logic_vector(unsigned(tmp53_fu_2560_p2) + unsigned(tmp56_fu_2568_p2));
    p_Val2_6_s_fu_3285_p2 <= std_logic_vector(unsigned(tmp180_fu_3275_p2) + unsigned(tmp182_fu_3281_p2));
    p_Val2_72_s_fu_2548_p2 <= std_logic_vector(unsigned(tmp48_fu_2538_p2) + unsigned(tmp50_fu_2544_p2));
    p_Val2_75_7_fu_2506_p2 <= std_logic_vector(unsigned(tmp41_fu_2493_p2) + unsigned(tmp44_fu_2501_p2));
    p_Val2_78_s_fu_2481_p2 <= std_logic_vector(unsigned(tmp36_fu_2471_p2) + unsigned(tmp38_fu_2477_p2));
    p_Val2_81_7_fu_2439_p2 <= std_logic_vector(unsigned(tmp29_fu_2426_p2) + unsigned(tmp32_fu_2434_p2));
    p_Val2_84_s_fu_2414_p2 <= std_logic_vector(unsigned(tmp24_fu_2404_p2) + unsigned(tmp26_fu_2410_p2));
    p_Val2_87_7_fu_2372_p2 <= std_logic_vector(unsigned(tmp17_fu_2359_p2) + unsigned(tmp20_fu_2367_p2));
    p_Val2_90_s_fu_2347_p2 <= std_logic_vector(unsigned(tmp12_fu_2337_p2) + unsigned(tmp14_fu_2343_p2));
    p_Val2_93_7_fu_2305_p2 <= std_logic_vector(unsigned(tmp5_fu_2292_p2) + unsigned(tmp8_fu_2300_p2));
    p_Val2_96_s_fu_2280_p2 <= std_logic_vector(unsigned(tmp_fu_2270_p2) + unsigned(tmp2_fu_2276_p2));
    p_Val2_9_7_fu_3243_p2 <= std_logic_vector(unsigned(tmp173_fu_3230_p2) + unsigned(tmp176_fu_3238_p2));
    p_Val2_s_4_fu_3322_p2 <= std_logic_vector(unsigned(ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562) - unsigned(ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603));
    phaseClass_V_read_read_fu_556_p2 <= phaseClass_V;
    tmp100_fu_1486_p2 <= std_logic_vector(signed(extLd22_fu_1476_p1) + signed(cor_phaseClass7_V_6));
    tmp101_fu_2828_p2 <= std_logic_vector(unsigned(tmp102_reg_3575) + unsigned(tmp103_fu_2822_p2));
    tmp102_fu_1516_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_15) + unsigned(cor_phaseClass7_V_12));
    tmp103_fu_2822_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_10) + unsigned(cor_phaseClass7_V_11));
    tmp104_fu_2836_p2 <= std_logic_vector(unsigned(tmp105_reg_3580) + unsigned(tmp106_cast_fu_2833_p1));
    tmp105_fu_1522_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_4) + unsigned(cor_phaseClass7_V_5));
        tmp106_cast_fu_2833_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp106_reg_3585),32));

    tmp106_fu_1538_p2 <= std_logic_vector(signed(extLd47_cast_fu_1496_p1) + signed(tmp107_cast_cast_fu_1534_p1));
        tmp107_cast_cast_fu_1534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp107_fu_1528_p2),23));

    tmp107_fu_1528_p2 <= std_logic_vector(signed(extLd30_cast_fu_1512_p1) + signed(extLd29_cast_fu_1504_p1));
    tmp108_fu_2873_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_13) + unsigned(tmp109_fu_2867_p2));
    tmp109_fu_2867_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_9) + unsigned(cor_phaseClass6_V_14));
        tmp10_cast_fu_2297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp10_reg_3385),32));

    tmp10_fu_738_p2 <= std_logic_vector(signed(extLd63_cast_fu_696_p1) + signed(tmp11_cast_cast_fu_734_p1));
    tmp110_fu_2879_p2 <= std_logic_vector(unsigned(tmp111_reg_3590) + unsigned(tmp112_reg_3595));
    tmp111_fu_1580_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_7) + unsigned(cor_phaseClass6_V_8));
    tmp112_fu_1586_p2 <= std_logic_vector(signed(extLd21_fu_1576_p1) + signed(cor_phaseClass6_V_6));
    tmp113_fu_2895_p2 <= std_logic_vector(unsigned(tmp114_reg_3600) + unsigned(tmp115_fu_2889_p2));
    tmp114_fu_1616_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_15) + unsigned(cor_phaseClass6_V_12));
    tmp115_fu_2889_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_10) + unsigned(cor_phaseClass6_V_11));
    tmp116_fu_2903_p2 <= std_logic_vector(unsigned(tmp117_reg_3605) + unsigned(tmp118_cast_fu_2900_p1));
    tmp117_fu_1622_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_4) + unsigned(cor_phaseClass6_V_5));
        tmp118_cast_fu_2900_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp118_reg_3610),32));

    tmp118_fu_1638_p2 <= std_logic_vector(signed(extLd14_cast_fu_1596_p1) + signed(tmp119_cast_cast_fu_1634_p1));
        tmp119_cast_cast_fu_1634_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp119_fu_1628_p2),23));

    tmp119_fu_1628_p2 <= std_logic_vector(signed(extLd28_cast_fu_1612_p1) + signed(extLd27_cast_fu_1604_p1));
        tmp11_cast_cast_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp11_fu_728_p2),23));

    tmp11_fu_728_p2 <= std_logic_vector(signed(extLd46_cast_fu_712_p1) + signed(extLd45_cast_fu_704_p1));
    tmp120_fu_2940_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_13) + unsigned(tmp121_fu_2934_p2));
    tmp121_fu_2934_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_9) + unsigned(cor_phaseClass5_V_14));
    tmp122_fu_2946_p2 <= std_logic_vector(unsigned(tmp123_reg_3615) + unsigned(tmp124_reg_3620));
    tmp123_fu_1680_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_7) + unsigned(cor_phaseClass5_V_8));
    tmp124_fu_1686_p2 <= std_logic_vector(signed(extLd20_fu_1676_p1) + signed(cor_phaseClass5_V_6));
    tmp125_fu_2962_p2 <= std_logic_vector(unsigned(tmp126_reg_3625) + unsigned(tmp127_fu_2956_p2));
    tmp126_fu_1716_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_15) + unsigned(cor_phaseClass5_V_12));
    tmp127_fu_2956_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_10) + unsigned(cor_phaseClass5_V_11));
    tmp128_fu_2970_p2 <= std_logic_vector(unsigned(tmp129_reg_3630) + unsigned(tmp130_cast_fu_2967_p1));
    tmp129_fu_1722_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_4) + unsigned(cor_phaseClass5_V_5));
    tmp12_fu_2337_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_13) + unsigned(tmp13_fu_2331_p2));
        tmp130_cast_fu_2967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp130_reg_3635),32));

    tmp130_fu_1738_p2 <= std_logic_vector(signed(extLd12_cast_fu_1696_p1) + signed(tmp131_cast_cast_fu_1734_p1));
        tmp131_cast_cast_fu_1734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp131_fu_1728_p2),23));

    tmp131_fu_1728_p2 <= std_logic_vector(signed(extLd26_cast_fu_1712_p1) + signed(extLd25_cast_fu_1704_p1));
    tmp132_fu_3007_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_13) + unsigned(tmp133_fu_3001_p2));
    tmp133_fu_3001_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_9) + unsigned(cor_phaseClass4_V_14));
    tmp134_fu_3013_p2 <= std_logic_vector(unsigned(tmp135_reg_3640) + unsigned(tmp136_reg_3645));
    tmp135_fu_1780_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_7) + unsigned(cor_phaseClass4_V_8));
    tmp136_fu_1786_p2 <= std_logic_vector(signed(extLd19_fu_1776_p1) + signed(cor_phaseClass4_V_6));
    tmp137_fu_3029_p2 <= std_logic_vector(unsigned(tmp138_reg_3650) + unsigned(tmp139_fu_3023_p2));
    tmp138_fu_1816_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_15) + unsigned(cor_phaseClass4_V_12));
    tmp139_fu_3023_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_10) + unsigned(cor_phaseClass4_V_11));
    tmp13_fu_2331_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_9) + unsigned(cor_phaseClass14_V_14));
    tmp140_fu_3037_p2 <= std_logic_vector(unsigned(tmp141_reg_3655) + unsigned(tmp142_cast_fu_3034_p1));
    tmp141_fu_1822_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_4) + unsigned(cor_phaseClass4_V_5));
        tmp142_cast_fu_3034_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp142_reg_3660),32));

    tmp142_fu_1838_p2 <= std_logic_vector(signed(extLd10_cast_fu_1796_p1) + signed(tmp143_cast_cast_fu_1834_p1));
        tmp143_cast_cast_fu_1834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp143_fu_1828_p2),23));

    tmp143_fu_1828_p2 <= std_logic_vector(signed(extLd24_cast_fu_1812_p1) + signed(extLd23_cast_fu_1804_p1));
    tmp144_fu_3074_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_13) + unsigned(tmp145_fu_3068_p2));
    tmp145_fu_3068_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_9) + unsigned(cor_phaseClass3_V_14));
    tmp146_fu_3080_p2 <= std_logic_vector(unsigned(tmp147_reg_3665) + unsigned(tmp148_reg_3670));
    tmp147_fu_1880_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_7) + unsigned(cor_phaseClass3_V_8));
    tmp148_fu_1886_p2 <= std_logic_vector(signed(extLd18_fu_1876_p1) + signed(cor_phaseClass3_V_6));
    tmp149_fu_3096_p2 <= std_logic_vector(unsigned(tmp150_reg_3675) + unsigned(tmp151_fu_3090_p2));
    tmp14_fu_2343_p2 <= std_logic_vector(unsigned(tmp15_reg_3390) + unsigned(tmp16_reg_3395));
    tmp150_fu_1916_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_15) + unsigned(cor_phaseClass3_V_12));
    tmp151_fu_3090_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_10) + unsigned(cor_phaseClass3_V_11));
    tmp152_fu_3104_p2 <= std_logic_vector(unsigned(tmp153_reg_3680) + unsigned(tmp154_cast_fu_3101_p1));
    tmp153_fu_1922_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_4) + unsigned(cor_phaseClass3_V_5));
        tmp154_cast_fu_3101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp154_reg_3685),32));

    tmp154_fu_1938_p2 <= std_logic_vector(signed(extLd8_cast_fu_1896_p1) + signed(tmp155_cast_cast_fu_1934_p1));
        tmp155_cast_cast_fu_1934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp155_fu_1928_p2),23));

    tmp155_fu_1928_p2 <= std_logic_vector(signed(extLd22_cast_fu_1912_p1) + signed(extLd21_cast_fu_1904_p1));
    tmp156_fu_3141_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_13) + unsigned(tmp157_fu_3135_p2));
    tmp157_fu_3135_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_9) + unsigned(cor_phaseClass2_V_14));
    tmp158_fu_3147_p2 <= std_logic_vector(unsigned(tmp159_reg_3690) + unsigned(tmp160_reg_3695));
    tmp159_fu_1980_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_7) + unsigned(cor_phaseClass2_V_8));
    tmp15_fu_780_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_7) + unsigned(cor_phaseClass14_V_8));
    tmp160_fu_1986_p2 <= std_logic_vector(signed(extLd17_fu_1976_p1) + signed(cor_phaseClass2_V_6));
    tmp161_fu_3163_p2 <= std_logic_vector(unsigned(tmp162_reg_3700) + unsigned(tmp163_fu_3157_p2));
    tmp162_fu_2016_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_15) + unsigned(cor_phaseClass2_V_12));
    tmp163_fu_3157_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_10) + unsigned(cor_phaseClass2_V_11));
    tmp164_fu_3171_p2 <= std_logic_vector(unsigned(tmp165_reg_3705) + unsigned(tmp166_cast_fu_3168_p1));
    tmp165_fu_2022_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_4) + unsigned(cor_phaseClass2_V_5));
        tmp166_cast_fu_3168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp166_reg_3710),32));

    tmp166_fu_2038_p2 <= std_logic_vector(signed(extLd6_cast_fu_1996_p1) + signed(tmp167_cast_cast_fu_2034_p1));
        tmp167_cast_cast_fu_2034_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp167_fu_2028_p2),23));

    tmp167_fu_2028_p2 <= std_logic_vector(signed(extLd20_cast_fu_2012_p1) + signed(extLd19_cast_fu_2004_p1));
    tmp168_fu_3208_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_13) + unsigned(tmp169_fu_3202_p2));
    tmp169_fu_3202_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_9) + unsigned(cor_phaseClass1_V_14));
    tmp16_fu_786_p2 <= std_logic_vector(signed(extLd29_fu_776_p1) + signed(cor_phaseClass14_V_6));
    tmp170_fu_3214_p2 <= std_logic_vector(unsigned(tmp171_reg_3715) + unsigned(tmp172_reg_3720));
    tmp171_fu_2080_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_7) + unsigned(cor_phaseClass1_V_8));
    tmp172_fu_2086_p2 <= std_logic_vector(signed(extLd16_fu_2076_p1) + signed(cor_phaseClass1_V_6));
    tmp173_fu_3230_p2 <= std_logic_vector(unsigned(tmp174_reg_3725) + unsigned(tmp175_fu_3224_p2));
    tmp174_fu_2116_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_15) + unsigned(cor_phaseClass1_V_12));
    tmp175_fu_3224_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_10) + unsigned(cor_phaseClass1_V_11));
    tmp176_fu_3238_p2 <= std_logic_vector(unsigned(tmp177_reg_3730) + unsigned(tmp178_cast_fu_3235_p1));
    tmp177_fu_2122_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_4) + unsigned(cor_phaseClass1_V_5));
        tmp178_cast_fu_3235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp178_reg_3735),32));

    tmp178_fu_2138_p2 <= std_logic_vector(signed(extLd4_cast_fu_2096_p1) + signed(tmp179_cast_cast_fu_2134_p1));
        tmp179_cast_cast_fu_2134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp179_fu_2128_p2),23));

    tmp179_fu_2128_p2 <= std_logic_vector(signed(extLd18_cast_fu_2112_p1) + signed(extLd17_cast_fu_2104_p1));
    tmp17_fu_2359_p2 <= std_logic_vector(unsigned(tmp18_reg_3400) + unsigned(tmp19_fu_2353_p2));
    tmp180_fu_3275_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_13) + unsigned(tmp181_fu_3269_p2));
    tmp181_fu_3269_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_9) + unsigned(cor_phaseClass0_V_14));
    tmp182_fu_3281_p2 <= std_logic_vector(unsigned(tmp183_reg_3740) + unsigned(tmp184_reg_3745));
    tmp183_fu_2180_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_7) + unsigned(cor_phaseClass0_V_8));
    tmp184_fu_2186_p2 <= std_logic_vector(signed(extLd_fu_2176_p1) + signed(cor_phaseClass0_V_6));
    tmp185_fu_3297_p2 <= std_logic_vector(unsigned(tmp186_reg_3750) + unsigned(tmp187_fu_3291_p2));
    tmp186_fu_2216_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_15) + unsigned(cor_phaseClass0_V_12));
    tmp187_fu_3291_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_10) + unsigned(cor_phaseClass0_V_11));
    tmp188_fu_3305_p2 <= std_logic_vector(unsigned(tmp189_reg_3755) + unsigned(tmp190_cast_fu_3302_p1));
    tmp189_fu_2222_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_4) + unsigned(cor_phaseClass0_V_5));
    tmp18_fu_816_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_15) + unsigned(cor_phaseClass14_V_12));
        tmp190_cast_fu_3302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp190_reg_3760),32));

    tmp190_fu_2238_p2 <= std_logic_vector(signed(extLd2_cast_fu_2196_p1) + signed(tmp191_cast_cast_fu_2234_p1));
        tmp191_cast_cast_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp191_fu_2228_p2),23));

    tmp191_fu_2228_p2 <= std_logic_vector(signed(extLd_cast_fu_2212_p1) + signed(extLd16_cast_fu_2204_p1));
    tmp19_fu_2353_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_10) + unsigned(cor_phaseClass14_V_11));
    tmp1_fu_2264_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_9) + unsigned(cor_phaseClass15_V_14));
    tmp20_fu_2367_p2 <= std_logic_vector(unsigned(tmp21_reg_3405) + unsigned(tmp22_cast_fu_2364_p1));
    tmp21_fu_822_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_4) + unsigned(cor_phaseClass14_V_5));
        tmp22_cast_fu_2364_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp22_reg_3410),32));

    tmp22_fu_838_p2 <= std_logic_vector(signed(extLd61_cast_fu_796_p1) + signed(tmp23_cast_cast_fu_834_p1));
        tmp23_cast_cast_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp23_fu_828_p2),23));

    tmp23_fu_828_p2 <= std_logic_vector(signed(extLd44_cast_fu_812_p1) + signed(extLd43_cast_fu_804_p1));
    tmp24_fu_2404_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_13) + unsigned(tmp25_fu_2398_p2));
    tmp25_fu_2398_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_9) + unsigned(cor_phaseClass13_V_14));
    tmp26_fu_2410_p2 <= std_logic_vector(unsigned(tmp27_reg_3415) + unsigned(tmp28_reg_3420));
    tmp27_fu_880_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_7) + unsigned(cor_phaseClass13_V_8));
    tmp28_fu_886_p2 <= std_logic_vector(signed(extLd28_fu_876_p1) + signed(cor_phaseClass13_V_6));
    tmp29_fu_2426_p2 <= std_logic_vector(unsigned(tmp30_reg_3425) + unsigned(tmp31_fu_2420_p2));
    tmp2_fu_2276_p2 <= std_logic_vector(unsigned(tmp3_reg_3365) + unsigned(tmp4_reg_3370));
    tmp30_fu_916_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_15) + unsigned(cor_phaseClass13_V_12));
    tmp31_fu_2420_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_10) + unsigned(cor_phaseClass13_V_11));
    tmp32_fu_2434_p2 <= std_logic_vector(unsigned(tmp33_reg_3430) + unsigned(tmp34_cast_fu_2431_p1));
    tmp33_fu_922_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_4) + unsigned(cor_phaseClass13_V_5));
        tmp34_cast_fu_2431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp34_reg_3435),32));

    tmp34_fu_938_p2 <= std_logic_vector(signed(extLd59_cast_fu_896_p1) + signed(tmp35_cast_cast_fu_934_p1));
        tmp35_cast_cast_fu_934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp35_fu_928_p2),23));

    tmp35_fu_928_p2 <= std_logic_vector(signed(extLd42_cast_fu_912_p1) + signed(extLd41_cast_fu_904_p1));
    tmp36_fu_2471_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_13) + unsigned(tmp37_fu_2465_p2));
    tmp37_fu_2465_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_9) + unsigned(cor_phaseClass12_V_14));
    tmp38_fu_2477_p2 <= std_logic_vector(unsigned(tmp39_reg_3440) + unsigned(tmp40_reg_3445));
    tmp39_fu_980_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_7) + unsigned(cor_phaseClass12_V_8));
    tmp3_fu_680_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_7) + unsigned(cor_phaseClass15_V_8));
    tmp40_fu_986_p2 <= std_logic_vector(signed(extLd27_fu_976_p1) + signed(cor_phaseClass12_V_6));
    tmp41_fu_2493_p2 <= std_logic_vector(unsigned(tmp42_reg_3450) + unsigned(tmp43_fu_2487_p2));
    tmp42_fu_1016_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_15) + unsigned(cor_phaseClass12_V_12));
    tmp43_fu_2487_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_10) + unsigned(cor_phaseClass12_V_11));
    tmp44_fu_2501_p2 <= std_logic_vector(unsigned(tmp45_reg_3455) + unsigned(tmp46_cast_fu_2498_p1));
    tmp45_fu_1022_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_4) + unsigned(cor_phaseClass12_V_5));
        tmp46_cast_fu_2498_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp46_reg_3460),32));

    tmp46_fu_1038_p2 <= std_logic_vector(signed(extLd57_cast_fu_996_p1) + signed(tmp47_cast_cast_fu_1034_p1));
        tmp47_cast_cast_fu_1034_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp47_fu_1028_p2),23));

    tmp47_fu_1028_p2 <= std_logic_vector(signed(extLd40_cast_fu_1012_p1) + signed(extLd39_cast_fu_1004_p1));
    tmp48_fu_2538_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_13) + unsigned(tmp49_fu_2532_p2));
    tmp49_fu_2532_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_9) + unsigned(cor_phaseClass11_V_14));
    tmp4_fu_686_p2 <= std_logic_vector(signed(extLd30_fu_676_p1) + signed(cor_phaseClass15_V_6));
    tmp50_fu_2544_p2 <= std_logic_vector(unsigned(tmp51_reg_3465) + unsigned(tmp52_reg_3470));
    tmp51_fu_1080_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_7) + unsigned(cor_phaseClass11_V_8));
    tmp52_fu_1086_p2 <= std_logic_vector(signed(extLd26_fu_1076_p1) + signed(cor_phaseClass11_V_6));
    tmp53_fu_2560_p2 <= std_logic_vector(unsigned(tmp54_reg_3475) + unsigned(tmp55_fu_2554_p2));
    tmp54_fu_1116_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_15) + unsigned(cor_phaseClass11_V_12));
    tmp55_fu_2554_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_10) + unsigned(cor_phaseClass11_V_11));
    tmp56_fu_2568_p2 <= std_logic_vector(unsigned(tmp57_reg_3480) + unsigned(tmp58_cast_fu_2565_p1));
    tmp57_fu_1122_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_4) + unsigned(cor_phaseClass11_V_5));
        tmp58_cast_fu_2565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp58_reg_3485),32));

    tmp58_fu_1138_p2 <= std_logic_vector(signed(extLd55_cast_fu_1096_p1) + signed(tmp59_cast_cast_fu_1134_p1));
        tmp59_cast_cast_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp59_fu_1128_p2),23));

    tmp59_fu_1128_p2 <= std_logic_vector(signed(extLd38_cast_fu_1112_p1) + signed(extLd37_cast_fu_1104_p1));
    tmp5_fu_2292_p2 <= std_logic_vector(unsigned(tmp6_reg_3375) + unsigned(tmp7_fu_2286_p2));
    tmp60_fu_2605_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_13) + unsigned(tmp61_fu_2599_p2));
    tmp61_fu_2599_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_9) + unsigned(cor_phaseClass10_V_14));
    tmp62_fu_2611_p2 <= std_logic_vector(unsigned(tmp63_reg_3490) + unsigned(tmp64_reg_3495));
    tmp63_fu_1180_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_7) + unsigned(cor_phaseClass10_V_8));
    tmp64_fu_1186_p2 <= std_logic_vector(signed(extLd25_fu_1176_p1) + signed(cor_phaseClass10_V_6));
    tmp65_fu_2627_p2 <= std_logic_vector(unsigned(tmp66_reg_3500) + unsigned(tmp67_fu_2621_p2));
    tmp66_fu_1216_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_15) + unsigned(cor_phaseClass10_V_12));
    tmp67_fu_2621_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_10) + unsigned(cor_phaseClass10_V_11));
    tmp68_fu_2635_p2 <= std_logic_vector(unsigned(tmp69_reg_3505) + unsigned(tmp70_cast_fu_2632_p1));
    tmp69_fu_1222_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_4) + unsigned(cor_phaseClass10_V_5));
    tmp6_fu_716_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_15) + unsigned(cor_phaseClass15_V_12));
        tmp70_cast_fu_2632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp70_reg_3510),32));

    tmp70_fu_1238_p2 <= std_logic_vector(signed(extLd53_cast_fu_1196_p1) + signed(tmp71_cast_cast_fu_1234_p1));
        tmp71_cast_cast_fu_1234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp71_fu_1228_p2),23));

    tmp71_fu_1228_p2 <= std_logic_vector(signed(extLd36_cast_fu_1212_p1) + signed(extLd35_cast_fu_1204_p1));
    tmp72_fu_2672_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_13) + unsigned(tmp73_fu_2666_p2));
    tmp73_fu_2666_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_9) + unsigned(cor_phaseClass9_V_14));
    tmp74_fu_2678_p2 <= std_logic_vector(unsigned(tmp75_reg_3515) + unsigned(tmp76_reg_3520));
    tmp75_fu_1280_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_7) + unsigned(cor_phaseClass9_V_8));
    tmp76_fu_1286_p2 <= std_logic_vector(signed(extLd24_fu_1276_p1) + signed(cor_phaseClass9_V_6));
    tmp77_fu_2694_p2 <= std_logic_vector(unsigned(tmp78_reg_3525) + unsigned(tmp79_fu_2688_p2));
    tmp78_fu_1316_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_15) + unsigned(cor_phaseClass9_V_12));
    tmp79_fu_2688_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_10) + unsigned(cor_phaseClass9_V_11));
    tmp7_fu_2286_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_10) + unsigned(cor_phaseClass15_V_11));
    tmp80_fu_2702_p2 <= std_logic_vector(unsigned(tmp81_reg_3530) + unsigned(tmp82_cast_fu_2699_p1));
    tmp81_fu_1322_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_4) + unsigned(cor_phaseClass9_V_5));
        tmp82_cast_fu_2699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp82_reg_3535),32));

    tmp82_fu_1338_p2 <= std_logic_vector(signed(extLd51_cast_fu_1296_p1) + signed(tmp83_cast_cast_fu_1334_p1));
        tmp83_cast_cast_fu_1334_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp83_fu_1328_p2),23));

    tmp83_fu_1328_p2 <= std_logic_vector(signed(extLd34_cast_fu_1312_p1) + signed(extLd33_cast_fu_1304_p1));
    tmp84_fu_2739_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_13) + unsigned(tmp85_fu_2733_p2));
    tmp85_fu_2733_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_9) + unsigned(cor_phaseClass8_V_14));
    tmp86_fu_2745_p2 <= std_logic_vector(unsigned(tmp87_reg_3540) + unsigned(tmp88_reg_3545));
    tmp87_fu_1380_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_7) + unsigned(cor_phaseClass8_V_8));
    tmp88_fu_1386_p2 <= std_logic_vector(signed(extLd23_fu_1376_p1) + signed(cor_phaseClass8_V_6));
    tmp89_fu_2761_p2 <= std_logic_vector(unsigned(tmp90_reg_3550) + unsigned(tmp91_fu_2755_p2));
    tmp8_fu_2300_p2 <= std_logic_vector(unsigned(tmp9_reg_3380) + unsigned(tmp10_cast_fu_2297_p1));
    tmp90_fu_1416_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_15) + unsigned(cor_phaseClass8_V_12));
    tmp91_fu_2755_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_10) + unsigned(cor_phaseClass8_V_11));
    tmp92_fu_2769_p2 <= std_logic_vector(unsigned(tmp93_reg_3555) + unsigned(tmp94_cast_fu_2766_p1));
    tmp93_fu_1422_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_4) + unsigned(cor_phaseClass8_V_5));
        tmp94_cast_fu_2766_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp94_reg_3560),32));

    tmp94_fu_1438_p2 <= std_logic_vector(signed(extLd49_cast_fu_1396_p1) + signed(tmp95_cast_cast_fu_1434_p1));
        tmp95_cast_cast_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp95_fu_1428_p2),23));

    tmp95_fu_1428_p2 <= std_logic_vector(signed(extLd32_cast_fu_1412_p1) + signed(extLd31_cast_fu_1404_p1));
    tmp96_fu_2806_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_13) + unsigned(tmp97_fu_2800_p2));
    tmp97_fu_2800_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_9) + unsigned(cor_phaseClass7_V_14));
    tmp98_fu_2812_p2 <= std_logic_vector(unsigned(tmp99_reg_3565) + unsigned(tmp100_reg_3570));
    tmp99_fu_1480_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_7) + unsigned(cor_phaseClass7_V_8));
    tmp9_fu_722_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_4) + unsigned(cor_phaseClass15_V_5));
    tmp_1_fu_3334_p3 <= 
        p_Val2_2_fu_3328_p2 when (tmp_s_fu_3316_p2(0) = '1') else 
        p_Val2_s_4_fu_3322_p2;
    tmp_fu_2270_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_13) + unsigned(tmp1_fu_2264_p2));
    tmp_s_fu_3316_p2 <= "1" when (signed(ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603) > signed(ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562)) else "0";
end behav;
