<h1 align="center">Hi ğŸ‘‹, I'm Naveen Kumar</h1>
<h3 align="center">Aspiring ASIC Physical Design â€¢ RTL â†’ GDSII â€¢ SoC Engineer</h3>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?color=36BCF7&size=20&center=true&vCenter=true&width=650&lines=MS+Computer+Engineering+%40+NYU+Tandon;Graduating+May+2026;Physical+Design+%7C+Timing+Closure+%7C+SoC+Integration;Turning+RTL+into+Silicon" />
</p>

---

### ğŸ› ï¸ What I Do
ğŸš€ **ASIC Physical Design** | **MMMC STA** | **Timing Closure**  
ğŸ§© **RTL â†’ GDSII** | **SoC Integration** | **RISC-V Systems**

**Tools:** Innovus â€¢ Design Compiler â€¢ VCS â€¢ Verdi â€¢ Tempus  
**Languages:** SystemVerilog â€¢ Verilog â€¢ Tcl â€¢ Python â€¢ C/C++

---

### ğŸ§ª Highlighted Work
ğŸ”¹ **CubeSat RISC-V SoC** â€” 0 setup/hold @ **300 MHz**, TSMC 16 nm  
ğŸ”¹ **MBIST SRAM** â€” 100% fault coverage, <5% area overhead  
ğŸ”¹ **8-bit CPU** â€” 25% faster ALU, 18% shorter critical path
