TRACE::2020-07-25.08:31:55::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:31:55::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:31:55::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:00::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-25.08:32:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-07-25.08:32:00::SCWWriter::formatted JSON is {
	"platformName":	"linuxfpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"linuxfpga",
	"platHandOff":	"C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-07-25.08:32:00::SCWWriter::formatted JSON is {
	"platformName":	"linuxfpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"linuxfpga",
	"platHandOff":	"C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"linuxfpga",
	"systems":	[{
			"systemName":	"linuxfpga",
			"systemDesc":	"linuxfpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"linuxfpga"
		}]
}
TRACE::2020-07-25.08:32:00::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-07-25.08:32:00::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2020-07-25.08:32:00::SCWWriter::formatted JSON is {
	"platformName":	"linuxfpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"linuxfpga",
	"platHandOff":	"C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"linuxfpga",
	"systems":	[{
			"systemName":	"linuxfpga",
			"systemDesc":	"linuxfpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"linuxfpga"
		}]
}
TRACE::2020-07-25.08:32:00::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:00::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:00::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-25.08:32:00::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:00::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:00::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:00::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:00::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:00::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:00::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-25.08:32:00::SCWMssOS::No sw design opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:00::SCWMssOS::mss does not exists at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:00::SCWMssOS::Creating sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:00::SCWMssOS::Adding the swdes entry, created swdb C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:00::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:00::SCWMssOS::Writing mss at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:00::SCWMssOS::Completed writing the mss file at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp
TRACE::2020-07-25.08:32:00::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-07-25.08:32:00::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-07-25.08:32:00::SCWMssOS::Completed writing the mss file at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp
TRACE::2020-07-25.08:32:00::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-07-25.08:32:06::SCWMssOS::Saving the mss changes C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-25.08:32:06::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-07-25.08:32:07::SCWMssOS::Could not open the swdb for C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2020-07-25.08:32:07::SCWMssOS::Could not open the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-07-25.08:32:07::SCWMssOS::Cleared the swdb table entry
TRACE::2020-07-25.08:32:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-07-25.08:32:07::SCWMssOS::Writing the mss file completed C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:07::SCWMssOS::Commit changes completed.
TRACE::2020-07-25.08:32:07::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:07::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:07::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:07::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:07::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:07::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:07::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:07::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:07::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:07::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:07::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:07::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:07::SCWWriter::formatted JSON is {
	"platformName":	"linuxfpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"linuxfpga",
	"platHandOff":	"C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"linuxfpga",
	"systems":	[{
			"systemName":	"linuxfpga",
			"systemDesc":	"linuxfpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"linuxfpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"de7367ad5e9f016fe29c1773039b9106",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-25.08:32:07::SCWPlatform::Started generating the artifacts platform linuxfpga
TRACE::2020-07-25.08:32:07::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-25.08:32:07::SCWPlatform::Started generating the artifacts for system configuration linuxfpga
LOG::2020-07-25.08:32:07::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-25.08:32:07::SCWSystem::Not a boot domain 
LOG::2020-07-25.08:32:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-25.08:32:07::SCWDomain::Generating domain artifcats
TRACE::2020-07-25.08:32:07::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-25.08:32:07::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-25.08:32:07::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:07::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:07::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:07::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:07::SCWMssOS::Completed writing the mss file at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp
TRACE::2020-07-25.08:32:07::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-25.08:32:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-25.08:32:07::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-07-25.08:32:07::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-25.08:32:07::SCWMssOS::Copying to export directory.
TRACE::2020-07-25.08:32:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-25.08:32:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-25.08:32:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-25.08:32:08::SCWSystem::Completed Processing the sysconfig linuxfpga
LOG::2020-07-25.08:32:08::SCWPlatform::Completed generating the artifacts for system configuration linuxfpga
TRACE::2020-07-25.08:32:08::SCWPlatform::Started preparing the platform 
TRACE::2020-07-25.08:32:08::SCWSystem::Writing the bif file for system config linuxfpga
TRACE::2020-07-25.08:32:08::SCWSystem::dir created 
TRACE::2020-07-25.08:32:08::SCWSystem::Writing the bif 
TRACE::2020-07-25.08:32:08::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-25.08:32:08::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-25.08:32:08::SCWPlatform::Completed generating the platform
TRACE::2020-07-25.08:32:08::SCWMssOS::Saving the mss changes C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-25.08:32:08::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-25.08:32:08::SCWMssOS::Commit changes completed.
TRACE::2020-07-25.08:32:08::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:08::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:08::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:08::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:08::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:08::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:08::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:08::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:08::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:08::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:08::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:08::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:08::SCWWriter::formatted JSON is {
	"platformName":	"linuxfpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"linuxfpga",
	"platHandOff":	"C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"linuxfpga",
	"systems":	[{
			"systemName":	"linuxfpga",
			"systemDesc":	"linuxfpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"linuxfpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"de7367ad5e9f016fe29c1773039b9106",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-25.08:32:08::SCWPlatform::updated the xpfm file.
TRACE::2020-07-25.08:32:08::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:08::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:08::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:08::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:08::SCWMssOS::Saving the mss changes C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-25.08:32:08::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-25.08:32:08::SCWMssOS::Commit changes completed.
TRACE::2020-07-25.08:32:08::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:08::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:09::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:09::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:09::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:09::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:09::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:09::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWWriter::formatted JSON is {
	"platformName":	"linuxfpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"linuxfpga",
	"platHandOff":	"C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"linuxfpga",
	"systems":	[{
			"systemName":	"linuxfpga",
			"systemDesc":	"linuxfpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"linuxfpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"de7367ad5e9f016fe29c1773039b9106",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:09::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:09::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:09::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:09::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:09::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:09::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::Saving the mss changes C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-25.08:32:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-25.08:32:09::SCWMssOS::Commit changes completed.
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:09::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:09::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:09::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:09::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:09::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:09::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWWriter::formatted JSON is {
	"platformName":	"linuxfpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"linuxfpga",
	"platHandOff":	"C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"linuxfpga",
	"systems":	[{
			"systemName":	"linuxfpga",
			"systemDesc":	"linuxfpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"linuxfpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"de7367ad5e9f016fe29c1773039b9106",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-25.08:32:09::SCWMssOS::Saving the mss changes C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-25.08:32:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-25.08:32:09::SCWMssOS::Commit changes completed.
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:09::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:09::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:09::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:09::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-07-25.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:10::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:10::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:10::SCWWriter::formatted JSON is {
	"platformName":	"linuxfpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"linuxfpga",
	"platHandOff":	"C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"linuxfpga",
	"systems":	[{
			"systemName":	"linuxfpga",
			"systemDesc":	"linuxfpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"linuxfpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"de7367ad5e9f016fe29c1773039b9106",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-25.08:32:10::SCWPlatform::Clearing the existing platform
TRACE::2020-07-25.08:32:10::SCWSystem::Clearing the existing sysconfig
TRACE::2020-07-25.08:32:10::SCWMssOS::Removing the swdes entry for  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:10::SCWSystem::Clearing the domains completed.
TRACE::2020-07-25.08:32:10::SCWPlatform::Clearing the opened hw db.
TRACE::2020-07-25.08:32:10::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:10::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:10::SCWPlatform:: Platform location is C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:10::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:10::SCWPlatform::Removing the HwDB with name C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:10::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:10::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:10::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:10::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:10::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-25.08:32:11::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-07-25.08:32:11::SCWReader::Active system found as  linuxfpga
TRACE::2020-07-25.08:32:11::SCWReader::Handling sysconfig linuxfpga
TRACE::2020-07-25.08:32:11::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-25.08:32:11::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:11::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-07-25.08:32:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-07-25.08:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:11::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:11::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-07-25.08:32:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-07-25.08:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:11::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:11::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-07-25.08:32:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-07-25.08:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:11::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:11::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-07-25.08:32:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-07-25.08:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:11::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-25.08:32:11::SCWMssOS::No sw design opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:11::SCWMssOS::mss exists loading the mss file  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:11::SCWMssOS::Opened the sw design from mss  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:11::SCWMssOS::Adding the swdes entry C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-07-25.08:32:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-25.08:32:11::SCWMssOS::Opened the sw design.  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:11::SCWMssOS::Saving the mss changes C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-25.08:32:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-25.08:32:11::SCWMssOS::Commit changes completed.
TRACE::2020-07-25.08:32:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-25.08:32:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-25.08:32:11::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:32:11::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:32:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:32:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-07-25.08:32:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-07-25.08:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:32:11::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:32:11::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:32:11::SCWReader::No isolation master present  
LOG::2020-07-25.08:33:09::SCWPlatform::Started generating the artifacts platform linuxfpga
TRACE::2020-07-25.08:33:09::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-25.08:33:09::SCWPlatform::Started generating the artifacts for system configuration linuxfpga
LOG::2020-07-25.08:33:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-25.08:33:09::SCWSystem::Not a boot domain 
LOG::2020-07-25.08:33:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-25.08:33:09::SCWDomain::Generating domain artifcats
TRACE::2020-07-25.08:33:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-25.08:33:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-25.08:33:09::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:33:09::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:33:09::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:33:09::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:33:09::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:33:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:33:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-07-25.08:33:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-07-25.08:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:33:09::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:33:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:33:09::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:33:09::SCWMssOS::Completed writing the mss file at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp
TRACE::2020-07-25.08:33:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:33:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-25.08:33:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-25.08:33:09::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-07-25.08:33:09::SCWMssOS::doing bsp build ... 
TRACE::2020-07-25.08:33:09::SCWMssOS::System Command Ran  C: & cd  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-07-25.08:33:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2020-07-25.08:33:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-25.08:33:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2020-07-25.08:33:10::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-25.08:33:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2020-07-25.08:33:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-25.08:33:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2020-07-25.08:33:10::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-25.08:33:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_11/src"

TRACE::2020-07-25.08:33:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-07-25.08:33:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2020-07-25.08:33:10::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-25.08:33:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2020-07-25.08:33:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-07-25.08:33:10::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2020-07-25.08:33:10::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-25.08:33:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_4/src"

TRACE::2020-07-25.08:33:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-07-25.08:33:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2020-07-25.08:33:11::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-25.08:33:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2020-07-25.08:33:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-25.08:33:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2020-07-25.08:33:11::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-25.08:33:11::SCWMssOS::"Compiling bram"

TRACE::2020-07-25.08:33:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2020-07-25.08:33:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-25.08:33:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2020-07-25.08:33:12::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-25.08:33:12::SCWMssOS::"Compiling cpu"

TRACE::2020-07-25.08:33:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_11/src"

TRACE::2020-07-25.08:33:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-07-25.08:33:13::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2020-07-25.08:33:13::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-25.08:33:13::SCWMssOS::"Compiling intc"

TRACE::2020-07-25.08:33:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2020-07-25.08:33:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-07-25.08:33:14::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2020-07-25.08:33:14::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-25.08:33:14::SCWMssOS::"Compiling standalone";

TRACE::2020-07-25.08:33:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src"

TRACE::2020-07-25.08:33:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-07-25.08:33:19::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2020-07-25.08:33:19::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-25.08:33:19::SCWMssOS::"Compiling uartlite"

TRACE::2020-07-25.08:33:20::SCWMssOS::'Finished building libraries'

TRACE::2020-07-25.08:33:20::SCWMssOS::Copying to export directory.
TRACE::2020-07-25.08:33:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-25.08:33:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-25.08:33:20::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-25.08:33:20::SCWSystem::Completed Processing the sysconfig linuxfpga
LOG::2020-07-25.08:33:20::SCWPlatform::Completed generating the artifacts for system configuration linuxfpga
TRACE::2020-07-25.08:33:20::SCWPlatform::Started preparing the platform 
TRACE::2020-07-25.08:33:20::SCWSystem::Writing the bif file for system config linuxfpga
TRACE::2020-07-25.08:33:20::SCWSystem::dir created 
TRACE::2020-07-25.08:33:20::SCWSystem::Writing the bif 
TRACE::2020-07-25.08:33:20::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-25.08:33:20::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-25.08:33:20::SCWPlatform::Completed generating the platform
TRACE::2020-07-25.08:33:20::SCWMssOS::Saving the mss changes C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:33:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-25.08:33:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-25.08:33:20::SCWMssOS::Commit changes completed.
TRACE::2020-07-25.08:33:20::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:33:20::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:33:20::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:33:20::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:33:20::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:33:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-07-25.08:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-07-25.08:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:33:20::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:33:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:33:21::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:33:21::SCWWriter::formatted JSON is {
	"platformName":	"linuxfpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"linuxfpga",
	"platHandOff":	"C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"linuxfpga",
	"systems":	[{
			"systemName":	"linuxfpga",
			"systemDesc":	"linuxfpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"linuxfpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"de7367ad5e9f016fe29c1773039b9106",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-25.08:33:21::SCWPlatform::updated the xpfm file.
TRACE::2020-07-25.08:33:21::SCWPlatform::Trying to open the hw design at C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:33:21::SCWPlatform::DSA given C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:33:21::SCWPlatform::DSA absoulate path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:33:21::SCWPlatform::DSA directory C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw
TRACE::2020-07-25.08:33:21::SCWPlatform:: Platform Path C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/hw/design_1_wrapper.xsa
TRACE::2020-07-25.08:33:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2020-07-25.08:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-07-25.08:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-07-25.08:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-25.08:33:21::SCWMssOS::Checking the sw design at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-25.08:33:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-25.08:33:21::SCWMssOS::Sw design exists and opened at  C:/Users/tambechristian/Documents/Electronics/Nexys_A7/LinuxFpga_03/sw/linuxfpga/microblaze_0/standalone_domain/bsp/system.mss
