IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.85        Core1: 111.01        
Core2: 47.60        Core3: 67.05        
Core4: 38.96        Core5: 81.26        
Core6: 64.70        Core7: 80.51        
Core8: 42.21        Core9: 67.18        
Core10: 66.06        Core11: 102.44        
Core12: 41.54        Core13: 27.85        
Core14: 75.82        Core15: 28.92        
Core16: 30.78        Core17: 68.61        
Core18: 81.55        Core19: 25.44        
Core20: 28.96        Core21: 24.63        
Core22: 90.69        Core23: 35.17        
Core24: 60.08        Core25: 21.37        
Core26: 79.91        Core27: 32.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.22
Socket1: 56.68
DDR read Latency(ns)
Socket0: 194.79
Socket1: 191.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.97        Core1: 104.90        
Core2: 45.17        Core3: 76.97        
Core4: 24.72        Core5: 80.00        
Core6: 63.60        Core7: 80.84        
Core8: 38.24        Core9: 52.21        
Core10: 62.54        Core11: 99.03        
Core12: 38.38        Core13: 27.74        
Core14: 75.96        Core15: 28.60        
Core16: 26.67        Core17: 67.98        
Core18: 81.41        Core19: 24.87        
Core20: 27.04        Core21: 24.43        
Core22: 91.91        Core23: 39.09        
Core24: 74.84        Core25: 21.19        
Core26: 79.45        Core27: 32.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.38
Socket1: 55.27
DDR read Latency(ns)
Socket0: 196.01
Socket1: 191.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.08        Core1: 102.49        
Core2: 40.45        Core3: 74.00        
Core4: 17.56        Core5: 80.96        
Core6: 60.51        Core7: 83.44        
Core8: 33.85        Core9: 52.27        
Core10: 62.69        Core11: 102.10        
Core12: 38.42        Core13: 28.65        
Core14: 75.46        Core15: 27.44        
Core16: 28.79        Core17: 59.41        
Core18: 80.21        Core19: 22.64        
Core20: 21.81        Core21: 25.22        
Core22: 90.82        Core23: 43.10        
Core24: 36.20        Core25: 21.32        
Core26: 78.71        Core27: 33.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.80
Socket1: 55.63
DDR read Latency(ns)
Socket0: 196.96
Socket1: 193.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.71        Core1: 109.02        
Core2: 42.70        Core3: 70.83        
Core4: 39.68        Core5: 78.49        
Core6: 65.15        Core7: 78.50        
Core8: 38.95        Core9: 67.41        
Core10: 68.66        Core11: 99.20        
Core12: 41.58        Core13: 27.59        
Core14: 73.91        Core15: 25.88        
Core16: 24.03        Core17: 51.53        
Core18: 79.29        Core19: 20.63        
Core20: 28.01        Core21: 24.76        
Core22: 89.06        Core23: 41.42        
Core24: 53.10        Core25: 21.51        
Core26: 77.92        Core27: 32.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.94
Socket1: 53.96
DDR read Latency(ns)
Socket0: 195.63
Socket1: 196.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.28        Core1: 111.29        
Core2: 45.08        Core3: 72.75        
Core4: 33.92        Core5: 83.17        
Core6: 64.54        Core7: 84.58        
Core8: 36.80        Core9: 63.31        
Core10: 69.65        Core11: 97.94        
Core12: 37.38        Core13: 24.87        
Core14: 78.54        Core15: 28.56        
Core16: 31.13        Core17: 49.88        
Core18: 85.04        Core19: 24.90        
Core20: 28.61        Core21: 25.19        
Core22: 95.76        Core23: 40.28        
Core24: 53.21        Core25: 21.38        
Core26: 82.68        Core27: 32.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.87
Socket1: 56.09
DDR read Latency(ns)
Socket0: 199.41
Socket1: 195.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.99        Core1: 107.60        
Core2: 42.06        Core3: 74.26        
Core4: 53.65        Core5: 73.99        
Core6: 65.32        Core7: 72.37        
Core8: 52.16        Core9: 67.27        
Core10: 41.45        Core11: 105.26        
Core12: 53.85        Core13: 28.18        
Core14: 69.05        Core15: 29.37        
Core16: 30.63        Core17: 78.82        
Core18: 71.68        Core19: 24.69        
Core20: 33.50        Core21: 25.14        
Core22: 80.99        Core23: 40.13        
Core24: 62.86        Core25: 21.53        
Core26: 70.11        Core27: 31.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.65
Socket1: 55.32
DDR read Latency(ns)
Socket0: 200.78
Socket1: 188.42
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.50        Core1: 77.48        
Core2: 46.22        Core3: 36.12        
Core4: 20.76        Core5: 114.13        
Core6: 32.15        Core7: 78.36        
Core8: 63.69        Core9: 53.20        
Core10: 50.53        Core11: 114.10        
Core12: 53.98        Core13: 68.96        
Core14: 87.91        Core15: 16.51        
Core16: 34.17        Core17: 40.95        
Core18: 86.09        Core19: 17.95        
Core20: 25.94        Core21: 19.93        
Core22: 66.75        Core23: 37.21        
Core24: 60.77        Core25: 21.70        
Core26: 73.10        Core27: 52.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.91
Socket1: 55.57
DDR read Latency(ns)
Socket0: 207.74
Socket1: 232.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.74        Core1: 73.11        
Core2: 44.64        Core3: 37.90        
Core4: 18.89        Core5: 113.39        
Core6: 29.03        Core7: 71.05        
Core8: 52.82        Core9: 71.17        
Core10: 56.05        Core11: 112.58        
Core12: 66.75        Core13: 65.99        
Core14: 87.95        Core15: 21.48        
Core16: 29.28        Core17: 37.18        
Core18: 86.52        Core19: 21.89        
Core20: 34.09        Core21: 20.88        
Core22: 69.09        Core23: 48.02        
Core24: 60.97        Core25: 25.47        
Core26: 71.92        Core27: 53.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.65
Socket1: 58.69
DDR read Latency(ns)
Socket0: 210.47
Socket1: 219.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.53        Core1: 67.76        
Core2: 32.83        Core3: 34.15        
Core4: 17.16        Core5: 100.53        
Core6: 30.30        Core7: 64.15        
Core8: 52.69        Core9: 66.99        
Core10: 52.09        Core11: 100.76        
Core12: 32.84        Core13: 57.36        
Core14: 86.18        Core15: 22.25        
Core16: 24.85        Core17: 38.59        
Core18: 82.99        Core19: 23.13        
Core20: 22.60        Core21: 21.76        
Core22: 66.10        Core23: 45.53        
Core24: 66.68        Core25: 15.46        
Core26: 72.68        Core27: 51.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.41
Socket1: 53.56
DDR read Latency(ns)
Socket0: 218.35
Socket1: 221.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.89        Core1: 66.72        
Core2: 47.74        Core3: 35.49        
Core4: 24.74        Core5: 99.44        
Core6: 30.86        Core7: 65.42        
Core8: 68.90        Core9: 62.84        
Core10: 62.84        Core11: 100.64        
Core12: 57.47        Core13: 47.72        
Core14: 86.72        Core15: 22.49        
Core16: 36.65        Core17: 37.02        
Core18: 83.52        Core19: 24.22        
Core20: 28.99        Core21: 25.23        
Core22: 64.04        Core23: 42.63        
Core24: 70.13        Core25: 19.96        
Core26: 75.94        Core27: 48.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.28
Socket1: 55.62
DDR read Latency(ns)
Socket0: 214.43
Socket1: 216.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.49        Core1: 81.28        
Core2: 48.36        Core3: 37.43        
Core4: 25.27        Core5: 103.67        
Core6: 35.18        Core7: 70.02        
Core8: 62.71        Core9: 64.41        
Core10: 48.30        Core11: 105.25        
Core12: 31.06        Core13: 57.06        
Core14: 86.41        Core15: 21.89        
Core16: 33.99        Core17: 35.91        
Core18: 84.04        Core19: 24.78        
Core20: 24.58        Core21: 25.08        
Core22: 66.95        Core23: 46.16        
Core24: 55.50        Core25: 22.39        
Core26: 76.58        Core27: 52.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.19
Socket1: 59.38
DDR read Latency(ns)
Socket0: 216.44
Socket1: 216.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.18        Core1: 84.52        
Core2: 51.20        Core3: 35.83        
Core4: 23.47        Core5: 104.58        
Core6: 24.94        Core7: 77.82        
Core8: 52.70        Core9: 63.06        
Core10: 52.85        Core11: 96.54        
Core12: 31.21        Core13: 69.29        
Core14: 94.53        Core15: 22.70        
Core16: 34.69        Core17: 34.45        
Core18: 93.07        Core19: 24.63        
Core20: 26.78        Core21: 23.57        
Core22: 84.14        Core23: 43.63        
Core24: 66.51        Core25: 25.57        
Core26: 80.29        Core27: 53.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.80
Socket1: 58.17
DDR read Latency(ns)
Socket0: 201.42
Socket1: 221.20
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.57        Core1: 134.37        
Core2: 62.53        Core3: 50.41        
Core4: 23.94        Core5: 143.64        
Core6: 61.24        Core7: 127.59        
Core8: 28.96        Core9: 93.65        
Core10: 71.82        Core11: 139.04        
Core12: 37.36        Core13: 106.18        
Core14: 95.35        Core15: 20.14        
Core16: 53.71        Core17: 32.91        
Core18: 101.96        Core19: 26.56        
Core20: 69.12        Core21: 20.29        
Core22: 108.67        Core23: 69.05        
Core24: 43.33        Core25: 51.77        
Core26: 109.62        Core27: 79.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.59
Socket1: 79.87
DDR read Latency(ns)
Socket0: 212.73
Socket1: 185.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.09        Core1: 131.96        
Core2: 64.74        Core3: 49.91        
Core4: 23.27        Core5: 141.83        
Core6: 69.94        Core7: 123.86        
Core8: 31.20        Core9: 99.61        
Core10: 61.32        Core11: 134.20        
Core12: 37.29        Core13: 109.69        
Core14: 93.22        Core15: 24.96        
Core16: 58.45        Core17: 31.94        
Core18: 100.54        Core19: 24.11        
Core20: 64.15        Core21: 23.84        
Core22: 110.49        Core23: 96.84        
Core24: 40.06        Core25: 55.36        
Core26: 105.98        Core27: 77.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.80
Socket1: 80.74
DDR read Latency(ns)
Socket0: 212.46
Socket1: 184.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.65        Core1: 131.05        
Core2: 60.47        Core3: 42.00        
Core4: 23.37        Core5: 140.21        
Core6: 64.47        Core7: 118.70        
Core8: 29.83        Core9: 87.78        
Core10: 57.15        Core11: 133.87        
Core12: 37.03        Core13: 97.89        
Core14: 92.76        Core15: 23.24        
Core16: 52.92        Core17: 32.89        
Core18: 101.22        Core19: 21.81        
Core20: 68.51        Core21: 22.72        
Core22: 110.39        Core23: 97.13        
Core24: 35.07        Core25: 50.33        
Core26: 103.86        Core27: 68.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.65
Socket1: 77.60
DDR read Latency(ns)
Socket0: 212.53
Socket1: 191.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.80        Core1: 127.44        
Core2: 28.13        Core3: 46.15        
Core4: 23.54        Core5: 136.48        
Core6: 72.52        Core7: 111.01        
Core8: 28.75        Core9: 93.39        
Core10: 71.37        Core11: 130.53        
Core12: 36.10        Core13: 103.95        
Core14: 90.57        Core15: 22.24        
Core16: 56.70        Core17: 32.14        
Core18: 97.73        Core19: 26.16        
Core20: 65.19        Core21: 22.81        
Core22: 108.20        Core23: 90.94        
Core24: 38.93        Core25: 42.83        
Core26: 104.00        Core27: 76.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.01
Socket1: 74.50
DDR read Latency(ns)
Socket0: 210.53
Socket1: 200.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.03        Core1: 126.02        
Core2: 60.38        Core3: 47.07        
Core4: 23.34        Core5: 137.67        
Core6: 57.46        Core7: 117.61        
Core8: 31.11        Core9: 87.08        
Core10: 59.79        Core11: 128.81        
Core12: 35.64        Core13: 104.78        
Core14: 91.32        Core15: 20.41        
Core16: 59.45        Core17: 33.20        
Core18: 98.38        Core19: 25.09        
Core20: 65.64        Core21: 19.29        
Core22: 110.37        Core23: 87.58        
Core24: 28.17        Core25: 50.59        
Core26: 106.10        Core27: 77.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.01
Socket1: 76.34
DDR read Latency(ns)
Socket0: 208.88
Socket1: 190.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.88        Core1: 123.16        
Core2: 64.66        Core3: 46.42        
Core4: 23.21        Core5: 133.15        
Core6: 48.42        Core7: 109.98        
Core8: 28.85        Core9: 83.68        
Core10: 60.57        Core11: 126.41        
Core12: 35.83        Core13: 98.41        
Core14: 90.75        Core15: 17.17        
Core16: 55.73        Core17: 28.12        
Core18: 96.22        Core19: 25.35        
Core20: 67.33        Core21: 20.22        
Core22: 106.84        Core23: 56.43        
Core24: 38.43        Core25: 43.80        
Core26: 103.33        Core27: 75.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.37
Socket1: 70.61
DDR read Latency(ns)
Socket0: 209.92
Socket1: 209.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.42        Core1: 94.74        
Core2: 72.80        Core3: 74.90        
Core4: 33.11        Core5: 98.56        
Core6: 29.89        Core7: 88.06        
Core8: 26.65        Core9: 35.60        
Core10: 26.56        Core11: 98.54        
Core12: 27.02        Core13: 31.52        
Core14: 90.29        Core15: 31.79        
Core16: 36.46        Core17: 28.57        
Core18: 90.04        Core19: 22.94        
Core20: 44.30        Core21: 27.06        
Core22: 106.14        Core23: 70.54        
Core24: 27.28        Core25: 25.70        
Core26: 90.37        Core27: 70.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.96
Socket1: 55.49
DDR read Latency(ns)
Socket0: 207.52
Socket1: 188.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.27        Core1: 90.14        
Core2: 74.70        Core3: 71.91        
Core4: 25.16        Core5: 98.31        
Core6: 30.24        Core7: 86.64        
Core8: 24.89        Core9: 34.22        
Core10: 31.34        Core11: 97.33        
Core12: 24.18        Core13: 33.42        
Core14: 90.74        Core15: 32.17        
Core16: 33.88        Core17: 27.83        
Core18: 90.31        Core19: 24.23        
Core20: 45.43        Core21: 26.18        
Core22: 106.14        Core23: 70.90        
Core24: 28.03        Core25: 24.94        
Core26: 88.10        Core27: 75.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.15
Socket1: 55.05
DDR read Latency(ns)
Socket0: 205.43
Socket1: 187.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.68        Core1: 95.02        
Core2: 47.40        Core3: 70.90        
Core4: 26.68        Core5: 98.15        
Core6: 33.65        Core7: 87.54        
Core8: 25.56        Core9: 35.58        
Core10: 31.89        Core11: 97.84        
Core12: 25.58        Core13: 32.78        
Core14: 91.03        Core15: 32.61        
Core16: 34.60        Core17: 27.89        
Core18: 91.26        Core19: 19.36        
Core20: 42.12        Core21: 26.11        
Core22: 106.21        Core23: 69.53        
Core24: 22.41        Core25: 24.63        
Core26: 90.03        Core27: 56.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.15
Socket1: 54.53
DDR read Latency(ns)
Socket0: 207.22
Socket1: 190.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.88        Core1: 96.99        
Core2: 77.04        Core3: 76.05        
Core4: 27.22        Core5: 99.48        
Core6: 30.53        Core7: 88.18        
Core8: 26.33        Core9: 27.45        
Core10: 32.06        Core11: 99.41        
Core12: 25.95        Core13: 32.93        
Core14: 91.01        Core15: 31.68        
Core16: 33.93        Core17: 25.43        
Core18: 91.94        Core19: 22.77        
Core20: 44.69        Core21: 25.39        
Core22: 107.36        Core23: 67.62        
Core24: 25.19        Core25: 24.15        
Core26: 88.81        Core27: 63.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.73
Socket1: 55.14
DDR read Latency(ns)
Socket0: 205.00
Socket1: 188.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.21        Core1: 99.62        
Core2: 49.96        Core3: 69.60        
Core4: 26.92        Core5: 100.07        
Core6: 33.39        Core7: 89.18        
Core8: 27.18        Core9: 38.13        
Core10: 33.69        Core11: 101.12        
Core12: 26.48        Core13: 30.48        
Core14: 91.34        Core15: 30.94        
Core16: 35.88        Core17: 27.22        
Core18: 92.40        Core19: 23.08        
Core20: 41.73        Core21: 25.02        
Core22: 107.86        Core23: 68.42        
Core24: 26.55        Core25: 23.99        
Core26: 91.11        Core27: 65.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.36
Socket1: 55.49
DDR read Latency(ns)
Socket0: 206.83
Socket1: 187.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 53.09        Core1: 98.71        
Core2: 82.01        Core3: 71.01        
Core4: 23.78        Core5: 103.16        
Core6: 27.32        Core7: 87.93        
Core8: 26.55        Core9: 38.82        
Core10: 34.06        Core11: 101.58        
Core12: 31.20        Core13: 31.55        
Core14: 90.80        Core15: 31.77        
Core16: 32.93        Core17: 27.34        
Core18: 97.26        Core19: 23.38        
Core20: 47.91        Core21: 24.43        
Core22: 112.21        Core23: 73.62        
Core24: 30.96        Core25: 23.42        
Core26: 94.61        Core27: 69.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.08
Socket1: 55.44
DDR read Latency(ns)
Socket0: 197.11
Socket1: 185.76
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.28        Core1: 64.22        
Core2: 37.84        Core3: 55.59        
Core4: 19.74        Core5: 96.46        
Core6: 23.63        Core7: 89.09        
Core8: 58.93        Core9: 29.33        
Core10: 54.10        Core11: 78.60        
Core12: 28.77        Core13: 22.32        
Core14: 76.17        Core15: 25.77        
Core16: 30.31        Core17: 68.62        
Core18: 91.86        Core19: 23.49        
Core20: 23.96        Core21: 31.82        
Core22: 73.71        Core23: 32.42        
Core24: 45.80        Core25: 23.31        
Core26: 74.03        Core27: 44.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.23
Socket1: 56.68
DDR read Latency(ns)
Socket0: 191.73
Socket1: 181.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.28        Core1: 64.60        
Core2: 40.61        Core3: 49.05        
Core4: 17.39        Core5: 96.50        
Core6: 45.16        Core7: 88.47        
Core8: 58.52        Core9: 32.58        
Core10: 55.08        Core11: 71.12        
Core12: 28.70        Core13: 29.81        
Core14: 79.75        Core15: 26.01        
Core16: 27.28        Core17: 58.68        
Core18: 95.07        Core19: 24.06        
Core20: 24.75        Core21: 31.59        
Core22: 77.56        Core23: 33.15        
Core24: 48.24        Core25: 24.23        
Core26: 76.36        Core27: 44.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.49
Socket1: 56.27
DDR read Latency(ns)
Socket0: 190.76
Socket1: 183.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.88        Core1: 64.51        
Core2: 41.16        Core3: 42.46        
Core4: 38.41        Core5: 95.36        
Core6: 28.42        Core7: 88.76        
Core8: 59.39        Core9: 35.55        
Core10: 38.24        Core11: 74.03        
Core12: 29.93        Core13: 24.50        
Core14: 76.64        Core15: 27.40        
Core16: 27.91        Core17: 58.29        
Core18: 92.31        Core19: 25.34        
Core20: 26.93        Core21: 31.36        
Core22: 74.66        Core23: 32.74        
Core24: 50.16        Core25: 24.55        
Core26: 76.78        Core27: 43.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.41
Socket1: 56.45
DDR read Latency(ns)
Socket0: 192.83
Socket1: 184.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.96        Core1: 63.00        
Core2: 36.39        Core3: 55.08        
Core4: 17.99        Core5: 93.18        
Core6: 44.00        Core7: 86.87        
Core8: 58.46        Core9: 28.37        
Core10: 54.68        Core11: 71.37        
Core12: 28.53        Core13: 20.91        
Core14: 74.91        Core15: 28.59        
Core16: 30.24        Core17: 66.35        
Core18: 90.17        Core19: 26.19        
Core20: 27.53        Core21: 30.46        
Core22: 71.14        Core23: 33.44        
Core24: 51.73        Core25: 25.11        
Core26: 73.79        Core27: 43.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.62
Socket1: 56.30
DDR read Latency(ns)
Socket0: 194.64
Socket1: 182.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.30        Core1: 62.33        
Core2: 47.70        Core3: 51.36        
Core4: 20.30        Core5: 95.02        
Core6: 39.09        Core7: 88.04        
Core8: 58.49        Core9: 32.11        
Core10: 55.08        Core11: 65.90        
Core12: 21.40        Core13: 23.95        
Core14: 81.66        Core15: 29.82        
Core16: 31.24        Core17: 67.06        
Core18: 95.73        Core19: 24.83        
Core20: 24.03        Core21: 30.31        
Core22: 76.00        Core23: 32.79        
Core24: 47.31        Core25: 23.55        
Core26: 78.73        Core27: 43.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.04
Socket1: 55.74
DDR read Latency(ns)
Socket0: 191.39
Socket1: 183.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.70        Core1: 61.72        
Core2: 44.30        Core3: 50.45        
Core4: 23.77        Core5: 83.37        
Core6: 37.66        Core7: 86.10        
Core8: 57.84        Core9: 37.13        
Core10: 46.66        Core11: 68.61        
Core12: 19.97        Core13: 21.90        
Core14: 92.19        Core15: 26.82        
Core16: 29.88        Core17: 61.12        
Core18: 106.34        Core19: 33.87        
Core20: 27.42        Core21: 34.50        
Core22: 82.91        Core23: 31.37        
Core24: 50.87        Core25: 23.67        
Core26: 99.10        Core27: 41.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.40
Socket1: 55.67
DDR read Latency(ns)
Socket0: 189.09
Socket1: 183.28
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.52        Core1: 137.36        
Core2: 60.06        Core3: 92.15        
Core4: 24.00        Core5: 120.41        
Core6: 24.49        Core7: 144.08        
Core8: 36.84        Core9: 32.89        
Core10: 27.71        Core11: 139.28        
Core12: 23.18        Core13: 27.26        
Core14: 79.96        Core15: 22.52        
Core16: 25.77        Core17: 81.60        
Core18: 84.85        Core19: 24.39        
Core20: 41.63        Core21: 17.14        
Core22: 81.63        Core23: 44.31        
Core24: 51.72        Core25: 34.76        
Core26: 92.24        Core27: 89.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.81
Socket1: 79.85
DDR read Latency(ns)
Socket0: 190.88
Socket1: 206.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.19        Core1: 126.38        
Core2: 70.68        Core3: 82.32        
Core4: 19.79        Core5: 105.11        
Core6: 43.87        Core7: 131.30        
Core8: 35.36        Core9: 36.61        
Core10: 27.89        Core11: 123.93        
Core12: 23.01        Core13: 28.01        
Core14: 74.17        Core15: 22.60        
Core16: 27.43        Core17: 24.58        
Core18: 73.19        Core19: 28.42        
Core20: 40.30        Core21: 19.54        
Core22: 78.04        Core23: 42.52        
Core24: 68.58        Core25: 31.44        
Core26: 87.47        Core27: 85.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.70
Socket1: 75.21
DDR read Latency(ns)
Socket0: 196.14
Socket1: 204.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.73        Core1: 127.38        
Core2: 60.83        Core3: 77.83        
Core4: 26.84        Core5: 108.80        
Core6: 47.70        Core7: 127.53        
Core8: 37.28        Core9: 35.98        
Core10: 27.18        Core11: 125.73        
Core12: 27.10        Core13: 26.77        
Core14: 75.18        Core15: 22.48        
Core16: 27.92        Core17: 26.53        
Core18: 77.40        Core19: 30.00        
Core20: 41.63        Core21: 22.69        
Core22: 80.37        Core23: 45.30        
Core24: 62.69        Core25: 31.51        
Core26: 90.99        Core27: 88.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.36
Socket1: 75.73
DDR read Latency(ns)
Socket0: 201.91
Socket1: 199.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.37        Core1: 127.80        
Core2: 56.46        Core3: 81.05        
Core4: 27.14        Core5: 109.25        
Core6: 59.76        Core7: 131.50        
Core8: 36.22        Core9: 34.21        
Core10: 27.66        Core11: 123.03        
Core12: 24.69        Core13: 24.55        
Core14: 74.15        Core15: 22.38        
Core16: 27.18        Core17: 63.00        
Core18: 75.46        Core19: 25.66        
Core20: 39.26        Core21: 24.31        
Core22: 77.69        Core23: 46.41        
Core24: 58.58        Core25: 34.27        
Core26: 87.26        Core27: 87.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.55
Socket1: 77.32
DDR read Latency(ns)
Socket0: 196.64
Socket1: 201.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.36        Core1: 128.31        
Core2: 63.44        Core3: 73.11        
Core4: 29.82        Core5: 111.61        
Core6: 49.78        Core7: 128.21        
Core8: 31.46        Core9: 33.15        
Core10: 27.17        Core11: 120.73        
Core12: 20.92        Core13: 26.54        
Core14: 74.74        Core15: 22.26        
Core16: 25.74        Core17: 64.89        
Core18: 74.68        Core19: 26.59        
Core20: 36.95        Core21: 23.87        
Core22: 77.89        Core23: 44.42        
Core24: 50.18        Core25: 30.38        
Core26: 87.53        Core27: 86.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.58
Socket1: 76.28
DDR read Latency(ns)
Socket0: 199.52
Socket1: 204.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.14        Core1: 127.40        
Core2: 64.30        Core3: 70.28        
Core4: 26.73        Core5: 105.79        
Core6: 52.88        Core7: 127.43        
Core8: 30.25        Core9: 29.54        
Core10: 26.48        Core11: 120.80        
Core12: 23.64        Core13: 25.88        
Core14: 76.42        Core15: 22.19        
Core16: 23.48        Core17: 63.48        
Core18: 77.90        Core19: 25.95        
Core20: 38.97        Core21: 23.12        
Core22: 80.64        Core23: 38.96        
Core24: 55.85        Core25: 29.57        
Core26: 91.59        Core27: 88.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.66
Socket1: 74.21
DDR read Latency(ns)
Socket0: 200.03
Socket1: 202.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.18        Core1: 92.70        
Core2: 46.34        Core3: 70.50        
Core4: 31.60        Core5: 65.99        
Core6: 46.50        Core7: 90.04        
Core8: 48.76        Core9: 56.94        
Core10: 24.80        Core11: 70.00        
Core12: 38.01        Core13: 28.68        
Core14: 95.76        Core15: 32.90        
Core16: 28.23        Core17: 82.77        
Core18: 67.79        Core19: 31.86        
Core20: 23.04        Core21: 64.98        
Core22: 74.07        Core23: 52.08        
Core24: 70.68        Core25: 28.02        
Core26: 91.09        Core27: 56.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.97
Socket1: 61.16
DDR read Latency(ns)
Socket0: 211.68
Socket1: 198.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.18        Core1: 94.95        
Core2: 45.03        Core3: 67.97        
Core4: 26.71        Core5: 68.40        
Core6: 62.56        Core7: 92.48        
Core8: 48.57        Core9: 52.36        
Core10: 27.92        Core11: 72.15        
Core12: 37.82        Core13: 29.57        
Core14: 95.74        Core15: 31.72        
Core16: 30.21        Core17: 43.04        
Core18: 70.31        Core19: 26.36        
Core20: 24.36        Core21: 64.38        
Core22: 73.59        Core23: 53.15        
Core24: 42.53        Core25: 27.83        
Core26: 90.88        Core27: 55.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.26
Socket1: 61.23
DDR read Latency(ns)
Socket0: 214.36
Socket1: 198.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.90        Core1: 103.72        
Core2: 45.26        Core3: 75.99        
Core4: 23.12        Core5: 76.39        
Core6: 44.92        Core7: 102.07        
Core8: 46.47        Core9: 25.34        
Core10: 27.49        Core11: 81.14        
Core12: 37.72        Core13: 28.23        
Core14: 92.78        Core15: 30.55        
Core16: 25.10        Core17: 54.52        
Core18: 72.15        Core19: 26.33        
Core20: 25.85        Core21: 53.52        
Core22: 77.90        Core23: 56.92        
Core24: 63.50        Core25: 23.36        
Core26: 93.19        Core27: 60.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.92
Socket1: 60.67
DDR read Latency(ns)
Socket0: 213.93
Socket1: 197.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.50        Core1: 118.19        
Core2: 45.75        Core3: 86.26        
Core4: 27.49        Core5: 87.24        
Core6: 59.11        Core7: 119.04        
Core8: 48.53        Core9: 58.46        
Core10: 24.22        Core11: 95.22        
Core12: 38.78        Core13: 27.27        
Core14: 89.86        Core15: 25.90        
Core16: 34.90        Core17: 61.18        
Core18: 79.91        Core19: 24.25        
Core20: 28.41        Core21: 32.82        
Core22: 84.10        Core23: 62.21        
Core24: 73.35        Core25: 21.53        
Core26: 97.52        Core27: 43.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.06
Socket1: 61.43
DDR read Latency(ns)
Socket0: 211.12
Socket1: 192.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.52        Core1: 120.85        
Core2: 46.39        Core3: 87.77        
Core4: 27.75        Core5: 90.41        
Core6: 68.11        Core7: 122.11        
Core8: 48.61        Core9: 62.13        
Core10: 27.83        Core11: 97.64        
Core12: 38.53        Core13: 27.15        
Core14: 90.40        Core15: 25.73        
Core16: 31.73        Core17: 64.42        
Core18: 82.31        Core19: 25.82        
Core20: 24.81        Core21: 31.18        
Core22: 84.89        Core23: 63.99        
Core24: 79.37        Core25: 21.86        
Core26: 98.71        Core27: 68.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.57
Socket1: 62.58
DDR read Latency(ns)
Socket0: 210.73
Socket1: 191.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.71        Core1: 123.01        
Core2: 47.02        Core3: 84.72        
Core4: 27.91        Core5: 93.91        
Core6: 55.14        Core7: 125.64        
Core8: 48.82        Core9: 58.10        
Core10: 27.33        Core11: 101.77        
Core12: 38.94        Core13: 26.91        
Core14: 88.99        Core15: 26.25        
Core16: 23.54        Core17: 51.97        
Core18: 85.34        Core19: 27.21        
Core20: 21.19        Core21: 27.00        
Core22: 85.78        Core23: 50.68        
Core24: 65.28        Core25: 22.82        
Core26: 100.01        Core27: 69.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.05
Socket1: 63.17
DDR read Latency(ns)
Socket0: 212.91
Socket1: 190.44
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.62        Core1: 91.91        
Core2: 56.09        Core3: 60.27        
Core4: 24.73        Core5: 63.89        
Core6: 37.17        Core7: 95.70        
Core8: 45.37        Core9: 53.92        
Core10: 28.66        Core11: 65.92        
Core12: 57.10        Core13: 47.73        
Core14: 72.94        Core15: 23.54        
Core16: 53.21        Core17: 25.95        
Core18: 84.63        Core19: 15.65        
Core20: 22.71        Core21: 29.22        
Core22: 87.12        Core23: 44.87        
Core24: 53.71        Core25: 20.52        
Core26: 85.39        Core27: 27.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.78
Socket1: 48.18
DDR read Latency(ns)
Socket0: 189.26
Socket1: 208.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.44        Core1: 90.00        
Core2: 57.23        Core3: 59.80        
Core4: 17.69        Core5: 61.51        
Core6: 35.76        Core7: 93.33        
Core8: 37.10        Core9: 54.76        
Core10: 27.64        Core11: 67.61        
Core12: 52.28        Core13: 33.88        
Core14: 73.73        Core15: 23.74        
Core16: 56.67        Core17: 25.66        
Core18: 87.06        Core19: 22.05        
Core20: 29.03        Core21: 28.79        
Core22: 88.72        Core23: 43.80        
Core24: 51.29        Core25: 22.00        
Core26: 87.38        Core27: 29.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.34
Socket1: 49.31
DDR read Latency(ns)
Socket0: 182.29
Socket1: 203.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 54.26        Core1: 92.23        
Core2: 56.84        Core3: 59.02        
Core4: 26.72        Core5: 68.21        
Core6: 35.72        Core7: 95.47        
Core8: 55.21        Core9: 52.02        
Core10: 33.31        Core11: 69.09        
Core12: 54.73        Core13: 46.76        
Core14: 78.43        Core15: 25.16        
Core16: 66.16        Core17: 28.94        
Core18: 91.36        Core19: 22.46        
Core20: 33.11        Core21: 28.95        
Core22: 90.89        Core23: 32.64        
Core24: 53.80        Core25: 22.90        
Core26: 89.56        Core27: 29.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.88
Socket1: 50.62
DDR read Latency(ns)
Socket0: 196.36
Socket1: 202.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.26        Core1: 93.25        
Core2: 58.15        Core3: 60.11        
Core4: 30.66        Core5: 68.26        
Core6: 38.21        Core7: 98.24        
Core8: 56.04        Core9: 55.07        
Core10: 28.08        Core11: 67.91        
Core12: 60.01        Core13: 45.56        
Core14: 73.07        Core15: 24.10        
Core16: 42.19        Core17: 28.15        
Core18: 86.73        Core19: 22.30        
Core20: 31.94        Core21: 28.83        
Core22: 87.16        Core23: 44.74        
Core24: 53.69        Core25: 22.47        
Core26: 87.53        Core27: 29.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.02
Socket1: 50.92
DDR read Latency(ns)
Socket0: 183.49
Socket1: 203.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.02        Core1: 91.15        
Core2: 30.27        Core3: 57.69        
Core4: 30.17        Core5: 67.22        
Core6: 33.66        Core7: 96.72        
Core8: 57.58        Core9: 55.75        
Core10: 28.11        Core11: 68.51        
Core12: 60.72        Core13: 45.26        
Core14: 76.28        Core15: 24.73        
Core16: 62.60        Core17: 25.68        
Core18: 88.23        Core19: 22.63        
Core20: 32.96        Core21: 35.85        
Core22: 88.23        Core23: 42.19        
Core24: 53.87        Core25: 22.62        
Core26: 87.94        Core27: 29.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.89
Socket1: 51.68
DDR read Latency(ns)
Socket0: 182.31
Socket1: 208.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 60.52        Core1: 88.96        
Core2: 55.38        Core3: 56.30        
Core4: 28.98        Core5: 65.79        
Core6: 31.08        Core7: 90.74        
Core8: 48.90        Core9: 55.31        
Core10: 32.33        Core11: 66.72        
Core12: 58.40        Core13: 48.30        
Core14: 86.55        Core15: 28.15        
Core16: 49.91        Core17: 26.97        
Core18: 90.25        Core19: 23.62        
Core20: 29.52        Core21: 45.64        
Core22: 91.24        Core23: 38.24        
Core24: 52.82        Core25: 23.48        
Core26: 90.32        Core27: 29.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.61
Socket1: 52.73
DDR read Latency(ns)
Socket0: 203.03
Socket1: 221.27
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.35        Core1: 121.93        
Core2: 54.90        Core3: 78.98        
Core4: 51.84        Core5: 129.66        
Core6: 26.57        Core7: 101.06        
Core8: 19.40        Core9: 40.61        
Core10: 53.92        Core11: 106.19        
Core12: 21.40        Core13: 54.65        
Core14: 76.40        Core15: 22.70        
Core16: 27.14        Core17: 39.12        
Core18: 81.66        Core19: 26.22        
Core20: 27.92        Core21: 25.25        
Core22: 83.88        Core23: 43.25        
Core24: 77.25        Core25: 23.92        
Core26: 82.65        Core27: 56.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.58
Socket1: 60.31
DDR read Latency(ns)
Socket0: 189.98
Socket1: 250.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.86        Core1: 120.95        
Core2: 52.61        Core3: 78.17        
Core4: 50.99        Core5: 129.26        
Core6: 30.64        Core7: 96.20        
Core8: 38.96        Core9: 39.80        
Core10: 54.16        Core11: 103.24        
Core12: 19.59        Core13: 78.16        
Core14: 73.73        Core15: 22.17        
Core16: 26.26        Core17: 32.87        
Core18: 80.70        Core19: 26.12        
Core20: 27.99        Core21: 26.22        
Core22: 82.41        Core23: 33.67        
Core24: 77.83        Core25: 24.59        
Core26: 82.66        Core27: 63.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.43
Socket1: 59.71
DDR read Latency(ns)
Socket0: 185.90
Socket1: 246.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.62        Core1: 122.72        
Core2: 59.92        Core3: 75.79        
Core4: 57.22        Core5: 130.68        
Core6: 29.20        Core7: 99.52        
Core8: 28.08        Core9: 41.19        
Core10: 54.96        Core11: 103.75        
Core12: 27.78        Core13: 77.75        
Core14: 79.06        Core15: 22.46        
Core16: 32.37        Core17: 36.04        
Core18: 82.68        Core19: 24.31        
Core20: 30.19        Core21: 28.71        
Core22: 83.26        Core23: 40.32        
Core24: 79.20        Core25: 22.86        
Core26: 83.54        Core27: 56.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.17
Socket1: 61.61
DDR read Latency(ns)
Socket0: 182.36
Socket1: 243.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.97        Core1: 119.67        
Core2: 53.51        Core3: 71.84        
Core4: 53.66        Core5: 126.97        
Core6: 33.23        Core7: 94.20        
Core8: 46.71        Core9: 42.99        
Core10: 54.63        Core11: 98.80        
Core12: 15.93        Core13: 79.63        
Core14: 72.31        Core15: 22.64        
Core16: 33.06        Core17: 35.90        
Core18: 77.76        Core19: 24.06        
Core20: 25.33        Core21: 30.82        
Core22: 81.62        Core23: 38.59        
Core24: 70.56        Core25: 20.45        
Core26: 76.85        Core27: 48.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.76
Socket1: 60.95
DDR read Latency(ns)
Socket0: 185.66
Socket1: 232.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.87        Core1: 122.23        
Core2: 58.36        Core3: 73.38        
Core4: 57.38        Core5: 130.53        
Core6: 30.52        Core7: 96.93        
Core8: 32.59        Core9: 42.62        
Core10: 50.16        Core11: 104.84        
Core12: 30.92        Core13: 53.10        
Core14: 79.63        Core15: 25.73        
Core16: 29.75        Core17: 36.84        
Core18: 82.94        Core19: 26.99        
Core20: 29.67        Core21: 25.43        
Core22: 84.38        Core23: 41.59        
Core24: 72.57        Core25: 23.38        
Core26: 82.04        Core27: 66.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.84
Socket1: 61.21
DDR read Latency(ns)
Socket0: 184.88
Socket1: 251.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.00        Core1: 123.39        
Core2: 61.74        Core3: 74.67        
Core4: 52.78        Core5: 131.27        
Core6: 28.47        Core7: 99.49        
Core8: 25.80        Core9: 41.43        
Core10: 51.54        Core11: 102.11        
Core12: 23.32        Core13: 53.89        
Core14: 75.73        Core15: 23.05        
Core16: 25.76        Core17: 41.60        
Core18: 83.81        Core19: 23.14        
Core20: 29.35        Core21: 26.34        
Core22: 84.34        Core23: 40.76        
Core24: 79.26        Core25: 23.60        
Core26: 85.69        Core27: 55.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.11
Socket1: 59.86
DDR read Latency(ns)
Socket0: 189.15
Socket1: 252.65
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.58        Core1: 86.82        
Core2: 26.24        Core3: 70.72        
Core4: 21.40        Core5: 100.27        
Core6: 42.67        Core7: 106.22        
Core8: 27.80        Core9: 30.38        
Core10: 27.53        Core11: 89.28        
Core12: 30.68        Core13: 29.92        
Core14: 107.27        Core15: 25.78        
Core16: 49.57        Core17: 31.14        
Core18: 85.83        Core19: 30.51        
Core20: 26.94        Core21: 25.47        
Core22: 89.60        Core23: 63.74        
Core24: 24.07        Core25: 28.55        
Core26: 89.60        Core27: 53.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.39
Socket1: 61.17
DDR read Latency(ns)
Socket0: 215.18
Socket1: 217.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.24        Core1: 89.38        
Core2: 26.81        Core3: 67.06        
Core4: 18.15        Core5: 102.33        
Core6: 57.35        Core7: 103.13        
Core8: 27.65        Core9: 28.47        
Core10: 25.79        Core11: 92.39        
Core12: 26.72        Core13: 36.02        
Core14: 108.51        Core15: 25.16        
Core16: 47.40        Core17: 29.54        
Core18: 87.54        Core19: 29.42        
Core20: 26.56        Core21: 24.03        
Core22: 90.62        Core23: 46.74        
Core24: 29.91        Core25: 25.10        
Core26: 91.99        Core27: 48.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.12
Socket1: 60.19
DDR read Latency(ns)
Socket0: 222.07
Socket1: 223.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.83        Core1: 85.17        
Core2: 24.86        Core3: 67.29        
Core4: 20.68        Core5: 101.47        
Core6: 50.76        Core7: 103.37        
Core8: 23.22        Core9: 28.73        
Core10: 26.83        Core11: 91.28        
Core12: 29.19        Core13: 26.77        
Core14: 103.58        Core15: 24.51        
Core16: 44.66        Core17: 28.42        
Core18: 83.71        Core19: 29.01        
Core20: 26.93        Core21: 24.15        
Core22: 86.94        Core23: 68.21        
Core24: 30.48        Core25: 24.75        
Core26: 88.27        Core27: 59.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.41
Socket1: 59.75
DDR read Latency(ns)
Socket0: 219.97
Socket1: 224.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.64        Core1: 101.77        
Core2: 30.51        Core3: 68.93        
Core4: 28.45        Core5: 92.72        
Core6: 49.98        Core7: 99.31        
Core8: 54.73        Core9: 28.44        
Core10: 30.52        Core11: 94.97        
Core12: 28.57        Core13: 34.44        
Core14: 125.54        Core15: 21.48        
Core16: 69.56        Core17: 31.76        
Core18: 107.73        Core19: 26.54        
Core20: 27.93        Core21: 24.28        
Core22: 113.47        Core23: 56.81        
Core24: 33.62        Core25: 24.91        
Core26: 114.52        Core27: 57.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 69.52
Socket1: 57.24
DDR read Latency(ns)
Socket0: 194.68
Socket1: 240.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 106.25        
Core2: 45.42        Core3: 67.48        
Core4: 32.21        Core5: 87.60        
Core6: 57.21        Core7: 98.61        
Core8: 61.78        Core9: 29.15        
Core10: 25.75        Core11: 96.55        
Core12: 27.72        Core13: 36.81        
Core14: 132.08        Core15: 25.42        
Core16: 78.85        Core17: 32.84        
Core18: 116.65        Core19: 26.79        
Core20: 30.49        Core21: 24.92        
Core22: 120.26        Core23: 60.49        
Core24: 34.81        Core25: 25.26        
Core26: 121.44        Core27: 47.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.02
Socket1: 57.78
DDR read Latency(ns)
Socket0: 185.71
Socket1: 240.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.44        Core1: 105.96        
Core2: 37.34        Core3: 70.06        
Core4: 31.21        Core5: 88.27        
Core6: 48.42        Core7: 99.23        
Core8: 52.35        Core9: 25.20        
Core10: 29.83        Core11: 96.83        
Core12: 24.57        Core13: 31.03        
Core14: 129.05        Core15: 25.59        
Core16: 67.67        Core17: 32.31        
Core18: 112.77        Core19: 27.08        
Core20: 30.08        Core21: 24.53        
Core22: 115.30        Core23: 61.54        
Core24: 33.97        Core25: 27.13        
Core26: 116.32        Core27: 45.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 71.47
Socket1: 58.14
DDR read Latency(ns)
Socket0: 198.99
Socket1: 236.02
