{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653000296216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653000296216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 19:44:56 2022 " "Processing started: Thu May 19 19:44:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653000296216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653000296216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653000296216 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653000296466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 12 12 " "Found 12 design units, including 12 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""} { "Info" "ISGN_ENTITY_NAME" "2 display " "Found entity 2: display" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador " "Found entity 3: processador" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter " "Found entity 4: counter" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""} { "Info" "ISGN_ENTITY_NAME" "5 dec3to8 " "Found entity 5: dec3to8" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""} { "Info" "ISGN_ENTITY_NAME" "6 muxRtoBus " "Found entity 6: muxRtoBus" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""} { "Info" "ISGN_ENTITY_NAME" "7 regn " "Found entity 7: regn" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""} { "Info" "ISGN_ENTITY_NAME" "8 regnIR " "Found entity 8: regnIR" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""} { "Info" "ISGN_ENTITY_NAME" "9 regnW " "Found entity 9: regnW" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""} { "Info" "ISGN_ENTITY_NAME" "10 TLB " "Found entity 10: TLB" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""} { "Info" "ISGN_ENTITY_NAME" "11 ULA " "Found entity 11: ULA" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""} { "Info" "ISGN_ENTITY_NAME" "12 upcount " "Found entity 12: upcount" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.v 1 1 " "Found 1 design units, including 1 entities, in source file memram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemRam " "Found entity 1: MemRam" {  } { { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterr7.v 1 1 " "Found 1 design units, including 1 entities, in source file counterr7.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterR7 " "Found entity 1: counterR7" {  } { { "counterR7.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/counterR7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653000296513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653000296528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 placa.v(21) " "Verilog HDL Declaration information at placa.v(21): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1653000296528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 placa.v(21) " "Verilog HDL Declaration information at placa.v(21): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1653000296528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 placa.v(21) " "Verilog HDL Declaration information at placa.v(21): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1653000296528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 placa.v(21) " "Verilog HDL Declaration information at placa.v(21): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1653000296528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placa.v 1 1 " "Found 1 design units, including 1 entities, in source file placa.v" { { "Info" "ISGN_ENTITY_NAME" "1 placa " "Found entity 1: placa" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653000296528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX7 main.v(17) " "Verilog HDL Implicit Net warning at main.v(17): created implicit net for \"HEX7\"" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000296528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX5 main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"HEX5\"" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000296528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 main.v(19) " "Verilog HDL Implicit Net warning at main.v(19): created implicit net for \"HEX3\"" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000296528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 main.v(20) " "Verilog HDL Implicit Net warning at main.v(20): created implicit net for \"HEX1\"" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000296528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "placa " "Elaborating entity \"placa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653000296575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 placa.v(40) " "Verilog HDL assignment warning at placa.v(40): truncated value with size 7 to match size of target (4)" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653000296575 "|placa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 placa.v(41) " "Verilog HDL assignment warning at placa.v(41): truncated value with size 7 to match size of target (4)" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653000296575 "|placa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 placa.v(42) " "Verilog HDL assignment warning at placa.v(42): truncated value with size 7 to match size of target (4)" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653000296575 "|placa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 placa.v(43) " "Verilog HDL assignment warning at placa.v(43): truncated value with size 7 to match size of target (4)" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653000296575 "|placa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 placa.v(48) " "Verilog HDL assignment warning at placa.v(48): truncated value with size 32 to match size of target (4)" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653000296575 "|placa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 placa.v(49) " "Verilog HDL assignment warning at placa.v(49): truncated value with size 32 to match size of target (4)" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653000296575 "|placa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 placa.v(50) " "Verilog HDL assignment warning at placa.v(50): truncated value with size 32 to match size of target (4)" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653000296575 "|placa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 placa.v(51) " "Verilog HDL assignment warning at placa.v(51): truncated value with size 32 to match size of target (4)" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653000296575 "|placa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:main " "Elaborating entity \"main\" for hierarchy \"main:main\"" {  } { { "placa.v" "main" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296591 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX7 main.v(17) " "Verilog HDL or VHDL warning at main.v(17): object \"HEX7\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX5 main.v(18) " "Verilog HDL or VHDL warning at main.v(18): object \"HEX5\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX3 main.v(19) " "Verilog HDL or VHDL warning at main.v(19): object \"HEX3\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX1 main.v(20) " "Verilog HDL or VHDL warning at main.v(20): object \"HEX1\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 main.v(17) " "Verilog HDL assignment warning at main.v(17): truncated value with size 7 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 main.v(18) " "Verilog HDL assignment warning at main.v(18): truncated value with size 7 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 main.v(19) " "Verilog HDL assignment warning at main.v(19): truncated value with size 7 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 main.v(20) " "Verilog HDL assignment warning at main.v(20): truncated value with size 7 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLB main:main\|TLB:tlb " "Elaborating entity \"TLB\" for hierarchy \"main:main\|TLB:tlb\"" {  } { { "main.v" "tlb" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296591 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dirty main.v(440) " "Verilog HDL or VHDL warning at main.v(440): object \"dirty\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 440 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hit main.v(444) " "Verilog HDL or VHDL warning at main.v(444): object \"Hit\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 444 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "valid main.v(448) " "Verilog HDL warning at main.v(448): initial value for variable valid should be constant" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 448 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "dirty main.v(448) " "Verilog HDL warning at main.v(448): initial value for variable dirty should be constant" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 448 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "VirtPage main.v(448) " "Verilog HDL warning at main.v(448): initial value for variable VirtPage should be constant" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 448 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Dados main.v(448) " "Verilog HDL warning at main.v(448): initial value for variable Dados should be constant" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 448 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data main.v(524) " "Verilog HDL Always Construct warning at main.v(524): inferring latch(es) for variable \"Data\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 524 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "valid 0 main.v(441) " "Net \"valid\" at main.v(441) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 441 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Dados 0 main.v(442) " "Net \"Dados\" at main.v(442) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 442 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[50\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[50\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[49\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[49\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[48\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[48\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[47\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[47\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[46\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[46\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[45\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[45\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[44\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[44\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[43\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[43\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[42\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[42\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[41\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[41\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[40\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[40\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[39\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[39\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[38\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[38\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[37\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[37\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[36\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[36\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[35\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[35\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[34\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[34\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[33\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[33\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[32\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[32\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[31\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[31\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[30\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[30\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[29\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[29\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[28\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[28\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[27\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[27\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[26\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[26\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[25\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[25\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[24\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[24\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[23\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[23\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[22\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[22\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296591 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[21\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[21\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[20\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[20\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[19\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[19\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[18\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[18\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[17\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[17\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[16\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[16\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[15\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[15\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[14\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[14\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[13\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[13\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[12\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[12\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[11\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[11\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[10\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[10\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[9\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[9\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[8\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[8\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[7\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[7\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[6\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[6\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[5\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[5\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[4\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[4\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[3\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[3\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[2\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[2\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[1\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[1\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[0\]\[15..0\] 0 main.v(443) " "Net \"VirtPage\[0\]\[15..0\]\" at main.v(443) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\] main.v(528) " "Inferred latch for \"Data\[0\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\] main.v(528) " "Inferred latch for \"Data\[1\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\] main.v(528) " "Inferred latch for \"Data\[2\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\] main.v(528) " "Inferred latch for \"Data\[3\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\] main.v(528) " "Inferred latch for \"Data\[4\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\] main.v(528) " "Inferred latch for \"Data\[5\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\] main.v(528) " "Inferred latch for \"Data\[6\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\] main.v(528) " "Inferred latch for \"Data\[7\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\] main.v(528) " "Inferred latch for \"Data\[8\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\] main.v(528) " "Inferred latch for \"Data\[9\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\] main.v(528) " "Inferred latch for \"Data\[10\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\] main.v(528) " "Inferred latch for \"Data\[11\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\] main.v(528) " "Inferred latch for \"Data\[12\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\] main.v(528) " "Inferred latch for \"Data\[13\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\] main.v(528) " "Inferred latch for \"Data\[14\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\] main.v(528) " "Inferred latch for \"Data\[15\]\" at main.v(528)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|TLB:tlb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador main:main\|processador:proc " "Elaborating entity \"processador\" for hierarchy \"main:main\|processador:proc\"" {  } { { "main.v" "proc" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296606 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAOp main.v(93) " "Verilog HDL Always Construct warning at main.v(93): inferring latch(es) for variable \"ULAOp\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 main.v(278) " "Verilog HDL Always Construct warning at main.v(278): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 main.v(280) " "Verilog HDL Always Construct warning at main.v(280): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 main.v(282) " "Verilog HDL Always Construct warning at main.v(282): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 main.v(284) " "Verilog HDL Always Construct warning at main.v(284): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 main.v(286) " "Verilog HDL Always Construct warning at main.v(286): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 main.v(288) " "Verilog HDL Always Construct warning at main.v(288): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 main.v(290) " "Verilog HDL Always Construct warning at main.v(290): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 main.v(292) " "Verilog HDL Always Construct warning at main.v(292): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LD main.v(295) " "Verilog HDL Always Construct warning at main.v(295): variable \"LD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataMem main.v(296) " "Verilog HDL Always Construct warning at main.v(296): variable \"DataMem\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Imm main.v(297) " "Verilog HDL Always Construct warning at main.v(297): variable \"Imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataIN main.v(298) " "Verilog HDL Always Construct warning at main.v(298): variable \"DataIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN main.v(300) " "Verilog HDL Always Construct warning at main.v(300): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G main.v(303) " "Verilog HDL Always Construct warning at main.v(303): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(276) " "Verilog HDL Case Statement warning at main.v(276): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 276 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(276) " "Verilog HDL Case Statement information at main.v(276): all case item expressions in this case statement are onehot" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 276 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWires main.v(271) " "Verilog HDL Always Construct warning at main.v(271): inferring latch(es) for variable \"BusWires\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "R7 main.v(56) " "Verilog HDL Module Declaration warning at main.v(56): port \"R7\" already exists in the list of ports" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 56 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[0\] main.v(271) " "Inferred latch for \"BusWires\[0\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[1\] main.v(271) " "Inferred latch for \"BusWires\[1\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[2\] main.v(271) " "Inferred latch for \"BusWires\[2\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[3\] main.v(271) " "Inferred latch for \"BusWires\[3\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[4\] main.v(271) " "Inferred latch for \"BusWires\[4\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[5\] main.v(271) " "Inferred latch for \"BusWires\[5\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[6\] main.v(271) " "Inferred latch for \"BusWires\[6\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[7\] main.v(271) " "Inferred latch for \"BusWires\[7\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[8\] main.v(271) " "Inferred latch for \"BusWires\[8\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[9\] main.v(271) " "Inferred latch for \"BusWires\[9\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[10\] main.v(271) " "Inferred latch for \"BusWires\[10\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[11\] main.v(271) " "Inferred latch for \"BusWires\[11\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[12\] main.v(271) " "Inferred latch for \"BusWires\[12\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[13\] main.v(271) " "Inferred latch for \"BusWires\[13\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[14\] main.v(271) " "Inferred latch for \"BusWires\[14\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[15\] main.v(271) " "Inferred latch for \"BusWires\[15\]\" at main.v(271)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOp\[0\] main.v(93) " "Inferred latch for \"ULAOp\[0\]\" at main.v(93)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOp\[1\] main.v(93) " "Inferred latch for \"ULAOp\[1\]\" at main.v(93)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOp\[2\] main.v(93) " "Inferred latch for \"ULAOp\[2\]\" at main.v(93)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOp\[3\] main.v(93) " "Inferred latch for \"ULAOp\[3\]\" at main.v(93)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296606 "|placa|main:main|processador:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount main:main\|processador:proc\|upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"main:main\|processador:proc\|upcount:Tstep\"" {  } { { "main.v" "Tstep" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 main:main\|processador:proc\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"main:main\|processador:proc\|dec3to8:decX\"" {  } { { "main.v" "decX" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn main:main\|processador:proc\|regn:modReg0 " "Elaborating entity \"regn\" for hierarchy \"main:main\|processador:proc\|regn:modReg0\"" {  } { { "main.v" "modReg0" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterR7 main:main\|processador:proc\|counterR7:modReg7 " "Elaborating entity \"counterR7\" for hierarchy \"main:main\|processador:proc\|counterR7:modReg7\"" {  } { { "main.v" "modReg7" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counterR7.v" "LPM_COUNTER_component" { Text "C:/Coding/AOC_II/Practice_2/Processador/counterR7.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counterR7.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/counterR7.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000296653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296653 ""}  } { { "counterR7.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/counterR7.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653000296653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3pj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3pj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3pj " "Found entity 1: cntr_3pj" {  } { { "db/cntr_3pj.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/cntr_3pj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653000296700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3pj main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component\|cntr_3pj:auto_generated " "Elaborating entity \"cntr_3pj\" for hierarchy \"main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component\|cntr_3pj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnIR main:main\|processador:proc\|regnIR:modRegIR " "Elaborating entity \"regnIR\" for hierarchy \"main:main\|processador:proc\|regnIR:modRegIR\"" {  } { { "main.v" "modRegIR" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnW main:main\|processador:proc\|regnW:modRegW " "Elaborating entity \"regnW\" for hierarchy \"main:main\|processador:proc\|regnW:modRegW\"" {  } { { "main.v" "modRegW" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA main:main\|processador:proc\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"main:main\|processador:proc\|ULA:ula\"" {  } { { "main.v" "ula" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296716 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(548) " "Verilog HDL Case Statement warning at main.v(548): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result main.v(548) " "Verilog HDL Always Construct warning at main.v(548): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] main.v(548) " "Inferred latch for \"Result\[0\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] main.v(548) " "Inferred latch for \"Result\[1\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] main.v(548) " "Inferred latch for \"Result\[2\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] main.v(548) " "Inferred latch for \"Result\[3\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] main.v(548) " "Inferred latch for \"Result\[4\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] main.v(548) " "Inferred latch for \"Result\[5\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] main.v(548) " "Inferred latch for \"Result\[6\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] main.v(548) " "Inferred latch for \"Result\[7\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] main.v(548) " "Inferred latch for \"Result\[8\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] main.v(548) " "Inferred latch for \"Result\[9\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] main.v(548) " "Inferred latch for \"Result\[10\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] main.v(548) " "Inferred latch for \"Result\[11\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] main.v(548) " "Inferred latch for \"Result\[12\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] main.v(548) " "Inferred latch for \"Result\[13\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] main.v(548) " "Inferred latch for \"Result\[14\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] main.v(548) " "Inferred latch for \"Result\[15\]\" at main.v(548)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 548 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653000296716 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemRam main:main\|MemRam:memRam " "Elaborating entity \"MemRam\" for hierarchy \"main:main\|MemRam:memRam\"" {  } { { "main.v" "memRam" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:main\|MemRam:memRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\"" {  } { { "MemRam.v" "altsyncram_component" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\"" {  } { { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemRam.mif " "Parameter \"init_file\" = \"MemRam.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296747 ""}  } { { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653000296747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3i1 " "Found entity 1: altsyncram_u3i1" {  } { { "db/altsyncram_u3i1.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000296794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653000296794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3i1 main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated " "Elaborating entity \"altsyncram_u3i1\" for hierarchy \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:d0 " "Elaborating entity \"display\" for hierarchy \"display:d0\"" {  } { { "placa.v" "d0" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000296810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:main\|processador:proc\|ULAOp\[1\] " "LATCH primitive \"main:main\|processador:proc\|ULAOp\[1\]\" is permanently disabled" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 93 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1653000297013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:main\|processador:proc\|ULAOp\[2\] " "LATCH primitive \"main:main\|processador:proc\|ULAOp\[2\]\" is permanently disabled" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 93 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1653000297013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:main\|processador:proc\|ULAOp\[3\] " "LATCH primitive \"main:main\|processador:proc\|ULAOp\[3\]\" is permanently disabled" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 93 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1653000297013 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "placa.v" "Mod0" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000297294 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1653000297294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000297528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000297528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000297528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000297528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653000297528 ""}  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653000297528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j6m " "Found entity 1: lpm_divide_j6m" {  } { { "db/lpm_divide_j6m.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/lpm_divide_j6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000297591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653000297591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000297606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653000297606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000297622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653000297622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000297762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653000297762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653000297809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653000297809 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1653000298122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[0\] " "Latch main:main\|processador:proc\|BusWires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[1\] " "Latch main:main\|processador:proc\|BusWires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[2\] " "Latch main:main\|processador:proc\|BusWires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[3\] " "Latch main:main\|processador:proc\|BusWires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[4\] " "Latch main:main\|processador:proc\|BusWires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[5\] " "Latch main:main\|processador:proc\|BusWires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[6\] " "Latch main:main\|processador:proc\|BusWires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[7\] " "Latch main:main\|processador:proc\|BusWires\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[8\] " "Latch main:main\|processador:proc\|BusWires\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[9\] " "Latch main:main\|processador:proc\|BusWires\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[10\] " "Latch main:main\|processador:proc\|BusWires\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[11\] " "Latch main:main\|processador:proc\|BusWires\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[12\] " "Latch main:main\|processador:proc\|BusWires\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[13\] " "Latch main:main\|processador:proc\|BusWires\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[14\] " "Latch main:main\|processador:proc\|BusWires\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[15\] " "Latch main:main\|processador:proc\|BusWires\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 623 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653000298169 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 271 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653000298169 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG0\[1\] GND " "Pin \"LEDG0\[1\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|LEDG0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG0\[2\] GND " "Pin \"LEDG0\[2\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|LEDG0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG0\[3\] GND " "Pin \"LEDG0\[3\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|LEDG0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG0\[4\] GND " "Pin \"LEDG0\[4\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|LEDG0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG0\[5\] GND " "Pin \"LEDG0\[5\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|LEDG0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG0\[6\] GND " "Pin \"LEDG0\[6\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|LEDG0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG0\[7\] GND " "Pin \"LEDG0\[7\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|LEDG0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG0\[8\] GND " "Pin \"LEDG0\[8\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653000298231 "|placa|LEDG0[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1653000298231 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1653000298419 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Coding/AOC_II/Practice_2/Processador/output_files/processador.map.smsg " "Generated suppressed messages file C:/Coding/AOC_II/Practice_2/Processador/output_files/processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1653000298512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653000298669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298669 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653000298793 "|placa|KEY[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1653000298793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "340 " "Implemented 340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653000298793 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653000298793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653000298793 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1653000298793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653000298793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 220 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 220 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653000298825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 19:44:58 2022 " "Processing ended: Thu May 19 19:44:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653000298825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653000298825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653000298825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653000298825 ""}
