{
    "filename": "machine0/rece_copy2.v",
    "coq_project": "distributed-reference-counting",
    "vernac_cmds": [
        [
            "Require Export init.",
            "VernacRequire",
            "7ed13468481cca362af4e9e8c26e890fb8a558af"
        ],
        [
            "Require Export table_act.",
            "VernacRequire",
            "f8d26562fda48a55ef32e0e88e4cdda754589b3b"
        ],
        [
            "Require Export mess_act.",
            "VernacRequire",
            "85b57aefbb059439802a5a3f64012bc9fa6432e7"
        ],
        [
            "Unset Standard Proposition Elimination Names.",
            "VernacUnsetOption",
            "911574cdf91989455d0d3d11c7a9b0ca10fd1ae6"
        ],
        [
            "Section DEF_REC_COP2.",
            "VernacBeginSection",
            "f0f48d4dfc33cf9bb3c093ea1e66242cd9957a9b"
        ],
        [
            "Definition rec_copy2_trans (c : Config) (s2 : Site) := mkconfig (S (time c)) (dt c) (st c) (Set_rec_table (rt c) s2) (Collect_message (bm c) owner s2).",
            "VernacDefinition",
            "ee27f8ccbfb3dde37562fab8e4c3436e927b14f5"
        ],
        [
            "End DEF_REC_COP2.",
            "VernacEndSegment",
            "7e5078ed3a5fe45f39c652981d52e79e59d830cb"
        ],
        [
            "Section REC_COP2_EFFECT.",
            "VernacBeginSection",
            "f1fd05f73ee9845de069ae8a1321eb948f0d4d39"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s2 : Site.",
            "VernacAssumption",
            "767802acb6e5fa8b239f5ea8e9c6a42a58d2f125"
        ],
        [
            "Hypothesis rt_true : rt c0 s2 = false.",
            "VernacAssumption",
            "f8e8c42598e860bfb7150757336be37c3a6c2fae"
        ],
        [
            "Lemma rcop2_trans_le_dt_time : forall s0 : Site, dt c0 s0 <= time c0 -> dt (rec_copy2_trans c0 s2) s0 <= time (rec_copy2_trans c0 s2).",
            "VernacStartTheoremProof",
            "d7e3f10529e5f99d6336acc9896a967a56ae9b07"
        ],
        [
            "simpl in |- *; auto.",
            "VernacExtend",
            "9b631374b1d3067f703fd99c5dc6e1e5c8405957"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop2_trans_diff_site : forall s3 s4 : Site, (In_queue Message copy (bm c0 s3 s4) -> s3 <> s4) -> In_queue Message copy (bm (rec_copy2_trans c0 s2) s3 s4) -> s3 <> s4.",
            "VernacStartTheoremProof",
            "c6a71ed3a090d443dfed52cb301e7153a2353a45"
        ],
        [
            "simpl in |- *; intros; apply H.",
            "VernacExtend",
            "40e955530c6d08f829f8392bc39326e321ccc0fd"
        ],
        [
            "apply in_collect with (s1 := owner) (s2 := s2); trivial.",
            "VernacExtend",
            "14bb8c522f95d6fad6be1697b9b508387a83ee12"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop2_trans_rt : forall s0 : Site, Int (rt (rec_copy2_trans c0 s2) s0) = (if eq_site_dec s0 s2 then (Int (rt c0 s0) + 1)%Z else Int (rt c0 s0)).",
            "VernacStartTheoremProof",
            "37ca5669884d6cd64276f8fc2d015d3ef4c59ff6"
        ],
        [
            "intro; case (eq_site_dec s0 s2); simpl in |- *; intros.",
            "VernacExtend",
            "1a94d61f9ce338bc42af75af7958c330d91add77"
        ],
        [
            "rewrite e; apply S_set_rec_table; auto.",
            "VernacExtend",
            "20499d57adcb763260aa069b1c1d493f1afa5162"
        ],
        [
            "apply no_set_rec_table; auto.",
            "VernacExtend",
            "c8be7abff60d320fa02b9e44d953a3d001f052a8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop2_trans_in_queue : forall s0 s3 s4 : Site, In_queue Message (inc_dec s0) (bm (rec_copy2_trans c0 s2) s3 s4) -> In_queue Message (inc_dec s0) (bm c0 s3 s4).",
            "VernacStartTheoremProof",
            "b7540c1dbe5959f67d2291344bb30098ba40dba7"
        ],
        [
            "simpl in |- *; intros.",
            "VernacExtend",
            "429a59199da524088af55673600740ccc58db31e"
        ],
        [
            "apply in_collect with (s1 := owner) (s2 := s2); auto.",
            "VernacExtend",
            "c6b55dfc4f5fe6cd6afb1e49cb706019f4fe279a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop2_trans_st_rt : forall s0 : Site, ((st c0 s0 > 0)%Z -> rt c0 s0 = true) -> (st (rec_copy2_trans c0 s2) s0 > 0)%Z -> rt (rec_copy2_trans c0 s2) s0 = true.",
            "VernacStartTheoremProof",
            "8ad74452a0d98b19f3f5ba5c6941574d7ddeb2ff"
        ],
        [
            "simpl in |- *; intros; auto; case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ad11ffd662bb00f628efa75c9cf03b6382a96ed4"
        ],
        [
            "rewrite e; apply true_set_rec_table.",
            "VernacExtend",
            "e4b8d663e0ada17a264f8549186602fe93da81ff"
        ],
        [
            "rewrite inch_set_rec_table; auto.",
            "VernacExtend",
            "ef3240f5b225e9412079404d361f46aa719b37f7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP2_EFFECT.",
            "VernacEndSegment",
            "e9ae7ba9df9836e1c1acbc794b68edba9284424d"
        ],
        [
            "Section REC_COP2_CTRL.",
            "VernacBeginSection",
            "2eef06d6e7a21bdfd562d1628178c3a354dc3d1c"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s0 s2 : Site.",
            "VernacAssumption",
            "bdde826889edeb1ca6ac93eb5b5314c9a3c7721f"
        ],
        [
            "Hypothesis first_mess : first Message (bm c0 owner s2) = value Message copy.",
            "VernacAssumption",
            "aca1e522792d9aa1c6f956647c2a683628814e8f"
        ],
        [
            "Lemma rcop2_trans_ctrl_copy : forall s1 : Site, ctrl_copy s0 s1 (bm (rec_copy2_trans c0 s2)) = (if eq_site_dec s0 owner then if eq_site_dec s1 s2 then (ctrl_copy s0 s1 (bm c0) - 1)%Z else ctrl_copy s0 s1 (bm c0) else ctrl_copy s0 s1 (bm c0)).",
            "VernacStartTheoremProof",
            "27cf8e8bed58cc1b1658bdaa105e2f09200453c2"
        ],
        [
            "intros; unfold ctrl_copy in |- *; simpl in |- *.",
            "VernacExtend",
            "10cb8e1608a786cca8a8cea802af224078930580"
        ],
        [
            "case (eq_site_dec s0 owner); intro.",
            "VernacExtend",
            "9a6e6e36f2b05cadc1dbbeec31f96d63cf3376b5"
        ],
        [
            "case (eq_site_dec s1 s2); intro.",
            "VernacExtend",
            "160d72a3ede517c26c73f1ff0c440955fc074666"
        ],
        [
            "rewrite e; rewrite e0; apply collect_card_mess; trivial.",
            "VernacExtend",
            "f6b8af793926a6db9c08399d4c97b0eb8826dff9"
        ],
        [
            "apply diff_collect_card_mess; auto.",
            "VernacExtend",
            "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
        ],
        [
            "apply diff_collect_card_mess; auto.",
            "VernacExtend",
            "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop2_trans_ctrl_dec : forall s1 : Site, ctrl_dec s0 s1 (bm (rec_copy2_trans c0 s2)) = ctrl_dec s0 s1 (bm c0).",
            "VernacStartTheoremProof",
            "417ade08ab62142edeab66bdbb4ea38ae273e45b"
        ],
        [
            "intros; unfold ctrl_dec in |- *; simpl in |- *.",
            "VernacExtend",
            "9b9bef68c0bec336819032a940d801f705091a4b"
        ],
        [
            "apply diff_collect_card_mess.",
            "VernacExtend",
            "c2033b149366c865ee53bdf2ea934fd0191be544"
        ],
        [
            "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
            "VernacExtend",
            "822bd1055444467a9814bdd430a1c774c57edfde"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop2_trans_ctrl_inc : forall s1 : Site, ctrl_inc s0 s1 (bm (rec_copy2_trans c0 s2)) = ctrl_inc s0 s1 (bm c0).",
            "VernacStartTheoremProof",
            "51a8df3974d4190d1a6a29f7aa6c06552fe1aba7"
        ],
        [
            "intros; unfold ctrl_inc in |- *; simpl in |- *.",
            "VernacExtend",
            "135f8e1d52a81f90094ceb6c0153c4c7c9326538"
        ],
        [
            "apply diff_collect_card_mess.",
            "VernacExtend",
            "c2033b149366c865ee53bdf2ea934fd0191be544"
        ],
        [
            "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
            "VernacExtend",
            "822bd1055444467a9814bdd430a1c774c57edfde"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop2_trans_sigma_copy : s0 <> owner -> sigma_ctrl_copy s0 (bm (rec_copy2_trans c0 s2)) = sigma_ctrl_copy s0 (bm c0).",
            "VernacStartTheoremProof",
            "14d013efe267a9f8756a3eb97bcfc934dd58061f"
        ],
        [
            "intros; unfold sigma_ctrl_copy in |- *.",
            "VernacExtend",
            "5fce85c78385dc6d4325eb0fb6f9a0642cbc18d4"
        ],
        [
            "apply sigma_simpl; intros.",
            "VernacExtend",
            "309f234baa5d47644fdf226983eec6c9abf7ed4d"
        ],
        [
            "rewrite rcop2_trans_ctrl_copy.",
            "VernacExtend",
            "b1035be5de34a813b40380599a0c5fb40904cf25"
        ],
        [
            "apply case_ineq; trivial.",
            "VernacExtend",
            "65156e68f15bd790c48a85168ac71b0bab6bee0b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop2_trans_sigma_dec : sigma_ctrl_dec s0 (bm (rec_copy2_trans c0 s2)) = sigma_ctrl_dec s0 (bm c0).",
            "VernacStartTheoremProof",
            "f9173b6425fe2a1cffade3f15fff350c71b449f5"
        ],
        [
            "intros; unfold sigma_ctrl_dec in |- *.",
            "VernacExtend",
            "cf95a8d3633306b722fd4f486424a53f174bf8cb"
        ],
        [
            "apply sigma_simpl; intros; apply rcop2_trans_ctrl_dec.",
            "VernacExtend",
            "037d24ef26fd90a93e62dfb95bb1f3fb94b9fc05"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop2_trans_sigma_inc : sigma_ctrl_inc s0 (bm (rec_copy2_trans c0 s2)) = sigma_ctrl_inc s0 (bm c0).",
            "VernacStartTheoremProof",
            "730bc9eaa61381ff93080d3c0c04764f8de9ec5a"
        ],
        [
            "intros; unfold sigma_ctrl_inc in |- *.",
            "VernacExtend",
            "928aeb8f6b1416ef90f495e5c306cde7855e5a22"
        ],
        [
            "apply sigma_simpl; intros; apply rcop2_trans_ctrl_inc.",
            "VernacExtend",
            "ac0742cef7648a953411ab46ad7d1860d9485938"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop2_trans_sigma_ctrl : s0 <> owner -> sigma_ctrl s0 (bm (rec_copy2_trans c0 s2)) = sigma_ctrl s0 (bm c0).",
            "VernacStartTheoremProof",
            "14919f3a086cb64d46267297715726044fdcf0be"
        ],
        [
            "intros; unfold sigma_ctrl in |- *.",
            "VernacExtend",
            "8fdf3c67055335bf906f5c7ff2715b99aaee9be0"
        ],
        [
            "rewrite rcop2_trans_sigma_copy.",
            "VernacExtend",
            "7cd48799a243dfd8c693c6ef8a0dc7c3a9f9c3af"
        ],
        [
            "rewrite rcop2_trans_sigma_dec.",
            "VernacExtend",
            "f9603f13f737ddd17a14a5a2285bd274b318d01d"
        ],
        [
            "rewrite rcop2_trans_sigma_inc.",
            "VernacExtend",
            "2f95b344415cce975f7d0553270d73ef48d2e49a"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP2_CTRL.",
            "VernacEndSegment",
            "d03e7d2ba6630cd07c074de4b3131ae1c9403af8"
        ],
        [
            "Section REC_COP2_XY.",
            "VernacBeginSection",
            "95cbc90c06013eb07775dbd0c4d3938586739f4b"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s0 s2 : Site.",
            "VernacAssumption",
            "bdde826889edeb1ca6ac93eb5b5314c9a3c7721f"
        ],
        [
            "Hypothesis rt_true : rt c0 s2 = false.",
            "VernacAssumption",
            "f8e8c42598e860bfb7150757336be37c3a6c2fae"
        ],
        [
            "Hypothesis first_mess : first Message (bm c0 owner s2) = value Message copy.",
            "VernacAssumption",
            "aca1e522792d9aa1c6f956647c2a683628814e8f"
        ],
        [
            "Remark rcop2_trans_xi : forall s1 : Site, xi (rec_copy2_trans c0 s2) s1 = xi c0 s1.",
            "VernacStartTheoremProof",
            "7de6a1bb9d32168fbd2c74bf89c2445d9f4a79e9"
        ],
        [
            "intro; unfold xi in |- *.",
            "VernacExtend",
            "05d34ae5f19b63108613417ffb793999694d2636"
        ],
        [
            "rewrite rcop2_trans_ctrl_copy.",
            "VernacExtend",
            "b1035be5de34a813b40380599a0c5fb40904cf25"
        ],
        [
            "rewrite rcop2_trans_ctrl_dec.",
            "VernacExtend",
            "8244301fab91db91f38c3d2a11cf947f375c516c"
        ],
        [
            "rewrite rcop2_trans_rt.",
            "VernacExtend",
            "30fcc9bb9f1f860757a3c57322b9a8de0909e0b8"
        ],
        [
            "rewrite case_eq; case (eq_site_dec s1 s2); intro.",
            "VernacExtend",
            "22c145ff6fb33b38280e5143b716bb2cf1ecf51e"
        ],
        [
            "omega.",
            "VernacExtend",
            "32c6c865d255452c7e10c77111456d1981cede39"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop2_trans_yi : forall s1 : Site, yi (rec_copy2_trans c0 s2) s1 = yi c0 s1.",
            "VernacStartTheoremProof",
            "2aa9863c1e7625d08400c069892dab53c88885cb"
        ],
        [
            "intro; unfold yi in |- *; apply sigma_simpl.",
            "VernacExtend",
            "0f1dab220fa5180d43247b57f06b74840284bc23"
        ],
        [
            "intros; apply rcop2_trans_ctrl_inc; trivial.",
            "VernacExtend",
            "597676bb4b52237c24fc1d049f60c2d16eaac5e3"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop2_trans_sigma_xi : sigma_xi (rec_copy2_trans c0 s2) = sigma_xi c0.",
            "VernacStartTheoremProof",
            "9fcb08d1729175e04f77fcf42d77ce5afc61c29c"
        ],
        [
            "unfold sigma_xi in |- *; apply sigma_simpl; intros; apply rcop2_trans_xi.",
            "VernacExtend",
            "e0df300fa8d1ea88134be2ac489fceaf47b5203d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop2_trans_sigma_yi : sigma_yi (rec_copy2_trans c0 s2) = sigma_yi c0.",
            "VernacStartTheoremProof",
            "6224717b3c6235b4eaa1b4c2b86c7c17821f2e11"
        ],
        [
            "unfold sigma_yi in |- *; apply sigma_simpl; intros; apply rcop2_trans_yi.",
            "VernacExtend",
            "ad20371ad52482d1895199cbf008fc7af5b2304c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP2_XY.",
            "VernacEndSegment",
            "328f6d38c5dbf0e806b59364af13f724d65a2bf7"
        ],
        [
            "Section REC_COP2_ALT.",
            "VernacBeginSection",
            "7770f088ecfc36d704245b24f5fdd1c28ef720c9"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s0 s2 : Site.",
            "VernacAssumption",
            "bdde826889edeb1ca6ac93eb5b5314c9a3c7721f"
        ],
        [
            "Lemma rcop2_trans_D : (rt c0 s0 = false -> D_queue (bm c0 s0 owner)) -> rt (rec_copy2_trans c0 s2) s0 = false -> D_queue (bm (rec_copy2_trans c0 s2) s0 owner).",
            "VernacStartTheoremProof",
            "729623a15e13d38824fe1b63dda4a6bf86095e0f"
        ],
        [
            "simpl in |- *; case (eq_site_dec s2 s0); intro.",
            "VernacExtend",
            "ea48c389a0e3cd5ad55c5e2a7fec6b7c4fcbc41e"
        ],
        [
            "rewrite e; rewrite true_set_rec_table; intros; discriminate H0.",
            "VernacExtend",
            "cd455a541344c7e5d5594b2d4fd52fea86abc79e"
        ],
        [
            "rewrite inch_set_rec_table.",
            "VernacExtend",
            "c12721c2a909d421790f5570769a5ce2e2f593bb"
        ],
        [
            "intros; apply D_collect; auto.",
            "VernacExtend",
            "0ae2e049f05c579e2609e3560f6395330b94220a"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop2_trans_alt : alternate (bm c0 s0 owner) -> alternate (bm (rec_copy2_trans c0 s2) s0 owner).",
            "VernacStartTheoremProof",
            "3b78232352a0eaef02e7c9064fd1132ab540045a"
        ],
        [
            "intros; simpl in |- *; apply alt_collect; trivial.",
            "VernacExtend",
            "764a4e9c8d299d86660e77992227983c458c4d53"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP2_ALT.",
            "VernacEndSegment",
            "55b5b3a516d9b5656cb2d5b15be58fceae309aa1"
        ],
        [
            "Section REC_COP2_RELAT.",
            "VernacBeginSection",
            "bc497962455e7b395b96b3616ce3c1e5f1c6b598"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s2 : Site.",
            "VernacAssumption",
            "767802acb6e5fa8b239f5ea8e9c6a42a58d2f125"
        ],
        [
            "Remark rcop2_trans_parent : forall s3 s4 : Site, parent (rec_copy2_trans c0 s2) s4 s3 -> parent c0 s4 s3.",
            "VernacStartTheoremProof",
            "c2e0a65a349f611d44cfb9000d80affa5ee61627"
        ],
        [
            "intros; elim H.",
            "VernacExtend",
            "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
        ],
        [
            "intros; apply parent_intro.",
            "VernacExtend",
            "5b8ae80e8ff7038c7baf54cb77778c5593f6980b"
        ],
        [
            "apply rcop2_trans_in_queue with (s2 := s2); trivial.",
            "VernacExtend",
            "778c741c90f43ce07be2d72e1e440454a41853ca"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop2_trans_parent_cr : forall s3 s4 : Site, (parent c0 s3 s4 -> dt c0 s3 < dt c0 s4) -> parent (rec_copy2_trans c0 s2) s3 s4 -> dt (rec_copy2_trans c0 s2) s3 < dt (rec_copy2_trans c0 s2) s4.",
            "VernacStartTheoremProof",
            "d65e17590d307687ef6d15911b209b1c1adbdf89"
        ],
        [
            "simpl in |- *; intros; apply H.",
            "VernacExtend",
            "40e955530c6d08f829f8392bc39326e321ccc0fd"
        ],
        [
            "apply rcop2_trans_parent; trivial.",
            "VernacExtend",
            "d8bb666da2d87ce85b6e0bc79b00d77a5d4b6617"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP2_RELAT.",
            "VernacEndSegment",
            "9834a98788c015e4c0dcdf3a27a325746a3f670e"
        ]
    ],
    "proofs": [
        {
            "name": "rcop2_trans_le_dt_time",
            "line_nb": 11,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; auto.",
                        "VernacExtend",
                        "9b631374b1d3067f703fd99c5dc6e1e5c8405957"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_diff_site",
            "line_nb": 14,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; apply H.",
                        "VernacExtend",
                        "40e955530c6d08f829f8392bc39326e321ccc0fd"
                    ]
                },
                {
                    "command": [
                        "apply in_collect with (s1 := owner) (s2 := s2); trivial.",
                        "VernacExtend",
                        "14bb8c522f95d6fad6be1697b9b508387a83ee12"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_rt",
            "line_nb": 18,
            "steps": [
                {
                    "command": [
                        "intro; case (eq_site_dec s0 s2); simpl in |- *; intros.",
                        "VernacExtend",
                        "1a94d61f9ce338bc42af75af7958c330d91add77"
                    ]
                },
                {
                    "command": [
                        "rewrite e; apply S_set_rec_table; auto.",
                        "VernacExtend",
                        "20499d57adcb763260aa069b1c1d493f1afa5162"
                    ]
                },
                {
                    "command": [
                        "apply no_set_rec_table; auto.",
                        "VernacExtend",
                        "c8be7abff60d320fa02b9e44d953a3d001f052a8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_in_queue",
            "line_nb": 23,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros.",
                        "VernacExtend",
                        "429a59199da524088af55673600740ccc58db31e"
                    ]
                },
                {
                    "command": [
                        "apply in_collect with (s1 := owner) (s2 := s2); auto.",
                        "VernacExtend",
                        "c6b55dfc4f5fe6cd6afb1e49cb706019f4fe279a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_st_rt",
            "line_nb": 27,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; auto; case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "ad11ffd662bb00f628efa75c9cf03b6382a96ed4"
                    ]
                },
                {
                    "command": [
                        "rewrite e; apply true_set_rec_table.",
                        "VernacExtend",
                        "e4b8d663e0ada17a264f8549186602fe93da81ff"
                    ]
                },
                {
                    "command": [
                        "rewrite inch_set_rec_table; auto.",
                        "VernacExtend",
                        "ef3240f5b225e9412079404d361f46aa719b37f7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_ctrl_copy",
            "line_nb": 37,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_copy in |- *; simpl in |- *.",
                        "VernacExtend",
                        "10cb8e1608a786cca8a8cea802af224078930580"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 owner); intro.",
                        "VernacExtend",
                        "9a6e6e36f2b05cadc1dbbeec31f96d63cf3376b5"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s1 s2); intro.",
                        "VernacExtend",
                        "160d72a3ede517c26c73f1ff0c440955fc074666"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite e0; apply collect_card_mess; trivial.",
                        "VernacExtend",
                        "f6b8af793926a6db9c08399d4c97b0eb8826dff9"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess; auto.",
                        "VernacExtend",
                        "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess; auto.",
                        "VernacExtend",
                        "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_ctrl_dec",
            "line_nb": 45,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_dec in |- *; simpl in |- *.",
                        "VernacExtend",
                        "9b9bef68c0bec336819032a940d801f705091a4b"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess.",
                        "VernacExtend",
                        "c2033b149366c865ee53bdf2ea934fd0191be544"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
                        "VernacExtend",
                        "822bd1055444467a9814bdd430a1c774c57edfde"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_ctrl_inc",
            "line_nb": 50,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_inc in |- *; simpl in |- *.",
                        "VernacExtend",
                        "135f8e1d52a81f90094ceb6c0153c4c7c9326538"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess.",
                        "VernacExtend",
                        "c2033b149366c865ee53bdf2ea934fd0191be544"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
                        "VernacExtend",
                        "822bd1055444467a9814bdd430a1c774c57edfde"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_sigma_copy",
            "line_nb": 55,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_copy in |- *.",
                        "VernacExtend",
                        "5fce85c78385dc6d4325eb0fb6f9a0642cbc18d4"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros.",
                        "VernacExtend",
                        "309f234baa5d47644fdf226983eec6c9abf7ed4d"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop2_trans_ctrl_copy.",
                        "VernacExtend",
                        "b1035be5de34a813b40380599a0c5fb40904cf25"
                    ]
                },
                {
                    "command": [
                        "apply case_ineq; trivial.",
                        "VernacExtend",
                        "65156e68f15bd790c48a85168ac71b0bab6bee0b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_sigma_dec",
            "line_nb": 61,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_dec in |- *.",
                        "VernacExtend",
                        "cf95a8d3633306b722fd4f486424a53f174bf8cb"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; apply rcop2_trans_ctrl_dec.",
                        "VernacExtend",
                        "037d24ef26fd90a93e62dfb95bb1f3fb94b9fc05"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_sigma_inc",
            "line_nb": 65,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_inc in |- *.",
                        "VernacExtend",
                        "928aeb8f6b1416ef90f495e5c306cde7855e5a22"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; apply rcop2_trans_ctrl_inc.",
                        "VernacExtend",
                        "ac0742cef7648a953411ab46ad7d1860d9485938"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_sigma_ctrl",
            "line_nb": 69,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl in |- *.",
                        "VernacExtend",
                        "8fdf3c67055335bf906f5c7ff2715b99aaee9be0"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop2_trans_sigma_copy.",
                        "VernacExtend",
                        "7cd48799a243dfd8c693c6ef8a0dc7c3a9f9c3af"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop2_trans_sigma_dec.",
                        "VernacExtend",
                        "f9603f13f737ddd17a14a5a2285bd274b318d01d"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop2_trans_sigma_inc.",
                        "VernacExtend",
                        "2f95b344415cce975f7d0553270d73ef48d2e49a"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_xi",
            "line_nb": 83,
            "steps": [
                {
                    "command": [
                        "intro; unfold xi in |- *.",
                        "VernacExtend",
                        "05d34ae5f19b63108613417ffb793999694d2636"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop2_trans_ctrl_copy.",
                        "VernacExtend",
                        "b1035be5de34a813b40380599a0c5fb40904cf25"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop2_trans_ctrl_dec.",
                        "VernacExtend",
                        "8244301fab91db91f38c3d2a11cf947f375c516c"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop2_trans_rt.",
                        "VernacExtend",
                        "30fcc9bb9f1f860757a3c57322b9a8de0909e0b8"
                    ]
                },
                {
                    "command": [
                        "rewrite case_eq; case (eq_site_dec s1 s2); intro.",
                        "VernacExtend",
                        "22c145ff6fb33b38280e5143b716bb2cf1ecf51e"
                    ]
                },
                {
                    "command": [
                        "omega.",
                        "VernacExtend",
                        "32c6c865d255452c7e10c77111456d1981cede39"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_yi",
            "line_nb": 95,
            "steps": [
                {
                    "command": [
                        "intro; unfold yi in |- *; apply sigma_simpl.",
                        "VernacExtend",
                        "0f1dab220fa5180d43247b57f06b74840284bc23"
                    ]
                },
                {
                    "command": [
                        "intros; apply rcop2_trans_ctrl_inc; trivial.",
                        "VernacExtend",
                        "597676bb4b52237c24fc1d049f60c2d16eaac5e3"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_sigma_xi",
            "line_nb": 99,
            "steps": [
                {
                    "command": [
                        "unfold sigma_xi in |- *; apply sigma_simpl; intros; apply rcop2_trans_xi.",
                        "VernacExtend",
                        "e0df300fa8d1ea88134be2ac489fceaf47b5203d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_sigma_yi",
            "line_nb": 102,
            "steps": [
                {
                    "command": [
                        "unfold sigma_yi in |- *; apply sigma_simpl; intros; apply rcop2_trans_yi.",
                        "VernacExtend",
                        "ad20371ad52482d1895199cbf008fc7af5b2304c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_D",
            "line_nb": 109,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; case (eq_site_dec s2 s0); intro.",
                        "VernacExtend",
                        "ea48c389a0e3cd5ad55c5e2a7fec6b7c4fcbc41e"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite true_set_rec_table; intros; discriminate H0.",
                        "VernacExtend",
                        "cd455a541344c7e5d5594b2d4fd52fea86abc79e"
                    ]
                },
                {
                    "command": [
                        "rewrite inch_set_rec_table.",
                        "VernacExtend",
                        "c12721c2a909d421790f5570769a5ce2e2f593bb"
                    ]
                },
                {
                    "command": [
                        "intros; apply D_collect; auto.",
                        "VernacExtend",
                        "0ae2e049f05c579e2609e3560f6395330b94220a"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_alt",
            "line_nb": 116,
            "steps": [
                {
                    "command": [
                        "intros; simpl in |- *; apply alt_collect; trivial.",
                        "VernacExtend",
                        "764a4e9c8d299d86660e77992227983c458c4d53"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_parent",
            "line_nb": 123,
            "steps": [
                {
                    "command": [
                        "intros; elim H.",
                        "VernacExtend",
                        "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
                    ]
                },
                {
                    "command": [
                        "intros; apply parent_intro.",
                        "VernacExtend",
                        "5b8ae80e8ff7038c7baf54cb77778c5593f6980b"
                    ]
                },
                {
                    "command": [
                        "apply rcop2_trans_in_queue with (s2 := s2); trivial.",
                        "VernacExtend",
                        "778c741c90f43ce07be2d72e1e440454a41853ca"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop2_trans_parent_cr",
            "line_nb": 128,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; apply H.",
                        "VernacExtend",
                        "40e955530c6d08f829f8392bc39326e321ccc0fd"
                    ]
                },
                {
                    "command": [
                        "apply rcop2_trans_parent; trivial.",
                        "VernacExtend",
                        "d8bb666da2d87ce85b6e0bc79b00d77a5d4b6617"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        }
    ]
}