
UartCommunicationProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049d8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08004ba8  08004ba8  00014ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c78  08004c78  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004c78  08004c78  00014c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c80  08004c80  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08004c80  08004c80  00014c80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c88  08004c88  00014c88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004c8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000070  08004cfc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08004cfc  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cfff  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d91  00000000  00000000  0002d09f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000840  00000000  00000000  0002ee30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000798  00000000  00000000  0002f670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000274f7  00000000  00000000  0002fe08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009f67  00000000  00000000  000572ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e99cc  00000000  00000000  00061266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014ac32  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000241c  00000000  00000000  0014ac88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004b90 	.word	0x08004b90

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08004b90 	.word	0x08004b90

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <_ZN31UART_communucation_parameters_cC1EP20__UART_HandleTypeDefS1_>:
	// State Machine Parameters
	/////////////////////////////////

public:

	UART_communucation_parameters_c(UART_HandleTypeDef *__rxUart, UART_HandleTypeDef *__txUart) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
 80005be:	60f8      	str	r0, [r7, #12]
 80005c0:	60b9      	str	r1, [r7, #8]
 80005c2:	607a      	str	r2, [r7, #4]

		////////////////////////////////////
		// Set Uart Parameters

		this->rxUart = __rxUart;
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	68ba      	ldr	r2, [r7, #8]
 80005c8:	601a      	str	r2, [r3, #0]
		this->txuart = __txUart;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	687a      	ldr	r2, [r7, #4]
 80005ce:	605a      	str	r2, [r3, #4]
		///////////////////////////////////

		/////////////////////////////////////
		// Clear buffers

		memset(this->recevice_message_buffer_u8, 0, BUFFER_SIZE);
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	333a      	adds	r3, #58	; 0x3a
 80005d4:	2232      	movs	r2, #50	; 0x32
 80005d6:	2100      	movs	r1, #0
 80005d8:	4618      	mov	r0, r3
 80005da:	f003 feb1 	bl	8004340 <memset>
		memset(this->tranmist_message_buffer_u8, 0, BUFFER_SIZE);
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	3308      	adds	r3, #8
 80005e2:	2232      	movs	r2, #50	; 0x32
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f003 feaa 	bl	8004340 <memset>


		////////////////////////////////////////////////////
		// State Machine Parameters Init

		memset(this->package_array_sm_u8, 0, BUFFER_SIZE);
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	336c      	adds	r3, #108	; 0x6c
 80005f0:	2232      	movs	r2, #50	; 0x32
 80005f2:	2100      	movs	r1, #0
 80005f4:	4618      	mov	r0, r3
 80005f6:	f003 fea3 	bl	8004340 <memset>
		memset(this->payload_array_sm_u8, 0, BUFFER_SIZE);
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	339e      	adds	r3, #158	; 0x9e
 80005fe:	2232      	movs	r2, #50	; 0x32
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f003 fe9c 	bl	8004340 <memset>

		this->data_counter_sm_u8 = 0;
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	2200      	movs	r2, #0
 800060c:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
		this->calculated_CK_u8 = 0;
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	2200      	movs	r2, #0
 8000614:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
		this->captured_CK_u8 = 0;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	2200      	movs	r2, #0
 800061c:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
		this->capture_status_u8 = CAPTURE_FIRST_SYNC;
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	2201      	movs	r2, #1
 8000624:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
		this->payload_type_sm_u8 = 0;
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	2200      	movs	r2, #0
 800062c:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
		this->payload_size_sm_u8 = 0;
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	2200      	movs	r2, #0
 8000634:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5

		// State Machine Parameters Init
		///////////////////////////////////////////////////

	}
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	4618      	mov	r0, r3
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}

08000642 <_ZN31UART_communucation_parameters_c29start_recieve_message_via_DMAEv>:

	///////////////////////////////////////////////////////
	// HAL UART Receive via DMA

	void start_recieve_message_via_DMA() {
 8000642:	b580      	push	{r7, lr}
 8000644:	b082      	sub	sp, #8
 8000646:	af00      	add	r7, sp, #0
 8000648:	6078      	str	r0, [r7, #4]

		HAL_UART_Receive_DMA(this->rxUart, this->recevice_message_buffer_u8,
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	6818      	ldr	r0, [r3, #0]
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	333a      	adds	r3, #58	; 0x3a
 8000652:	2232      	movs	r2, #50	; 0x32
 8000654:	4619      	mov	r1, r3
 8000656:	f002 fea6 	bl	80033a6 <HAL_UART_Receive_DMA>
		BUFFER_SIZE);

	}
 800065a:	bf00      	nop
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
	...

08000664 <_ZN31UART_communucation_parameters_c22parse_received_messageEv>:
	////////////////////////////////////////////////////////

	////////////////////////////////////////////////////////
	// Parse Received Message

	void parse_received_message() {
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]

		for (int i = 0; i < BUFFER_SIZE; i++) {
 800066c:	2300      	movs	r3, #0
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	2b31      	cmp	r3, #49	; 0x31
 8000674:	f300 8139 	bgt.w	80008ea <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x286>

			switch (this->capture_status_u8) {
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	f893 30d1 	ldrb.w	r3, [r3, #209]	; 0xd1
 800067e:	3b01      	subs	r3, #1
 8000680:	2b05      	cmp	r3, #5
 8000682:	f200 8128 	bhi.w	80008d6 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x272>
 8000686:	a201      	add	r2, pc, #4	; (adr r2, 800068c <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x28>)
 8000688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800068c:	080006a5 	.word	0x080006a5
 8000690:	080006f9 	.word	0x080006f9
 8000694:	0800074d 	.word	0x0800074d
 8000698:	08000797 	.word	0x08000797
 800069c:	080007e1 	.word	0x080007e1
 80006a0:	0800082f 	.word	0x0800082f

			case CAPTURE_FIRST_SYNC: {

				if (this->recevice_message_buffer_u8[i] == FIRST_SYNC) {
 80006a4:	687a      	ldr	r2, [r7, #4]
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	4413      	add	r3, r2
 80006aa:	333a      	adds	r3, #58	; 0x3a
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	2b03      	cmp	r3, #3
 80006b0:	d119      	bne.n	80006e6 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x82>

					this->package_array_sm_u8[this->data_counter_sm_u8] =
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 80006b8:	4619      	mov	r1, r3
							this->recevice_message_buffer_u8[i];
 80006ba:	687a      	ldr	r2, [r7, #4]
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	4413      	add	r3, r2
 80006c0:	333a      	adds	r3, #58	; 0x3a
 80006c2:	781a      	ldrb	r2, [r3, #0]
					this->package_array_sm_u8[this->data_counter_sm_u8] =
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	440b      	add	r3, r1
 80006c8:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

					this->data_counter_sm_u8++;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 80006d2:	3301      	adds	r3, #1
 80006d4:	b2da      	uxtb	r2, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
					this->capture_status_u8 = CAPTURE_SECOND_SYNC;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2202      	movs	r2, #2
 80006e0:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
					this->data_counter_sm_u8 = 0;
					this->capture_status_u8 = CAPTURE_FIRST_SYNC;

				}

				break;
 80006e4:	e0fd      	b.n	80008e2 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x27e>
					this->data_counter_sm_u8 = 0;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2200      	movs	r2, #0
 80006ea:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
					this->capture_status_u8 = CAPTURE_FIRST_SYNC;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2201      	movs	r2, #1
 80006f2:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
				break;
 80006f6:	e0f4      	b.n	80008e2 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x27e>
			}

			case CAPTURE_SECOND_SYNC: {

				if (this->recevice_message_buffer_u8[i] == SECOND_SYNC) {
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	4413      	add	r3, r2
 80006fe:	333a      	adds	r3, #58	; 0x3a
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2b11      	cmp	r3, #17
 8000704:	d119      	bne.n	800073a <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0xd6>

					this->package_array_sm_u8[this->data_counter_sm_u8] =
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 800070c:	4619      	mov	r1, r3
							this->recevice_message_buffer_u8[i];
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	4413      	add	r3, r2
 8000714:	333a      	adds	r3, #58	; 0x3a
 8000716:	781a      	ldrb	r2, [r3, #0]
					this->package_array_sm_u8[this->data_counter_sm_u8] =
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	440b      	add	r3, r1
 800071c:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

					this->data_counter_sm_u8++;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 8000726:	3301      	adds	r3, #1
 8000728:	b2da      	uxtb	r2, r3
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
					this->capture_status_u8 = CAPTURE_PAYLOAD_TYPE;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	2203      	movs	r2, #3
 8000734:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
					this->data_counter_sm_u8 = 0;
					this->capture_status_u8 = CAPTURE_FIRST_SYNC;

				}

				break;
 8000738:	e0d3      	b.n	80008e2 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x27e>
					this->data_counter_sm_u8 = 0;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	2200      	movs	r2, #0
 800073e:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
					this->capture_status_u8 = CAPTURE_FIRST_SYNC;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2201      	movs	r2, #1
 8000746:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
				break;
 800074a:	e0ca      	b.n	80008e2 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x27e>
			}

			case CAPTURE_PAYLOAD_TYPE: {

				this->package_array_sm_u8[this->data_counter_sm_u8] =
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 8000752:	4619      	mov	r1, r3
						this->recevice_message_buffer_u8[i];
 8000754:	687a      	ldr	r2, [r7, #4]
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	333a      	adds	r3, #58	; 0x3a
 800075c:	781a      	ldrb	r2, [r3, #0]
				this->package_array_sm_u8[this->data_counter_sm_u8] =
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	440b      	add	r3, r1
 8000762:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

				this->payload_type_sm_u8 =
						this->package_array_sm_u8[this->data_counter_sm_u8];
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 800076c:	461a      	mov	r2, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	4413      	add	r3, r2
 8000772:	f893 206c 	ldrb.w	r2, [r3, #108]	; 0x6c
				this->payload_type_sm_u8 =
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
				this->data_counter_sm_u8++;
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 8000782:	3301      	adds	r3, #1
 8000784:	b2da      	uxtb	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
				this->capture_status_u8 = CAPTURE_PAYLOAD_SIZE;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	2204      	movs	r2, #4
 8000790:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1

				break;
 8000794:	e0a5      	b.n	80008e2 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x27e>
			}

			case CAPTURE_PAYLOAD_SIZE: {

				this->package_array_sm_u8[this->data_counter_sm_u8] =
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 800079c:	4619      	mov	r1, r3
						this->recevice_message_buffer_u8[i];
 800079e:	687a      	ldr	r2, [r7, #4]
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	4413      	add	r3, r2
 80007a4:	333a      	adds	r3, #58	; 0x3a
 80007a6:	781a      	ldrb	r2, [r3, #0]
				this->package_array_sm_u8[this->data_counter_sm_u8] =
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	440b      	add	r3, r1
 80007ac:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

				this->payload_size_sm_u8 =
						this->package_array_sm_u8[this->data_counter_sm_u8];
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 80007b6:	461a      	mov	r2, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	4413      	add	r3, r2
 80007bc:	f893 206c 	ldrb.w	r2, [r3, #108]	; 0x6c
				this->payload_size_sm_u8 =
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
				this->data_counter_sm_u8++;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 80007cc:	3301      	adds	r3, #1
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
				this->capture_status_u8 = CAPTURE_PAYLOAD;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2205      	movs	r2, #5
 80007da:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1

				break;
 80007de:	e080      	b.n	80008e2 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x27e>
			}

			case CAPTURE_PAYLOAD: {

				this->package_array_sm_u8[this->data_counter_sm_u8] =
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 80007e6:	4619      	mov	r1, r3
						this->recevice_message_buffer_u8[i];
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	4413      	add	r3, r2
 80007ee:	333a      	adds	r3, #58	; 0x3a
 80007f0:	781a      	ldrb	r2, [r3, #0]
				this->package_array_sm_u8[this->data_counter_sm_u8] =
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	440b      	add	r3, r1
 80007f6:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

				this->data_counter_sm_u8++;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 8000800:	3301      	adds	r3, #1
 8000802:	b2da      	uxtb	r2, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0

				if (this->data_counter_sm_u8
						>= (this->payload_size_sm_u8 + 4)) {
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	f893 30d5 	ldrb.w	r3, [r3, #213]	; 0xd5
 8000810:	3303      	adds	r3, #3
				if (this->data_counter_sm_u8
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	f892 20d0 	ldrb.w	r2, [r2, #208]	; 0xd0
 8000818:	4293      	cmp	r3, r2
 800081a:	da61      	bge.n	80008e0 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x27c>

					this->data_counter_sm_u8 = 0;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2200      	movs	r2, #0
 8000820:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
					this->capture_status_u8 = CAPTURE_CHECKSUM;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2206      	movs	r2, #6
 8000828:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
				}

				break;
 800082c:	e058      	b.n	80008e0 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x27c>
			}

			case CAPTURE_CHECKSUM: {

				this->captured_CK_u8 = this->recevice_message_buffer_u8[i];
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	4413      	add	r3, r2
 8000834:	333a      	adds	r3, #58	; 0x3a
 8000836:	781a      	ldrb	r2, [r3, #0]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
				this->calculate_check_sum(this->package_array_sm_u8,
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	f103 016c 	add.w	r1, r3, #108	; 0x6c
						(this->payload_size_sm_u8 + 4));
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	f893 30d5 	ldrb.w	r3, [r3, #213]	; 0xd5
				this->calculate_check_sum(this->package_array_sm_u8,
 800084a:	3304      	adds	r3, #4
 800084c:	b2db      	uxtb	r3, r3
 800084e:	461a      	mov	r2, r3
 8000850:	6878      	ldr	r0, [r7, #4]
 8000852:	f000 f8b9 	bl	80009c8 <_ZN31UART_communucation_parameters_c19calculate_check_sumEPhh>

				if (this->captured_CK_u8 == this->calculated_CK_u8) {
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	f893 20d3 	ldrb.w	r2, [r3, #211]	; 0xd3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	f893 30d2 	ldrb.w	r3, [r3, #210]	; 0xd2
 8000862:	429a      	cmp	r2, r3
 8000864:	d115      	bne.n	8000892 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x22e>

					this->recevice_message_buffer_u8[i] = 0;
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	4413      	add	r3, r2
 800086c:	333a      	adds	r3, #58	; 0x3a
 800086e:	2200      	movs	r2, #0
 8000870:	701a      	strb	r2, [r3, #0]
					memcpy(this->payload_array_sm_u8,
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	f103 009e 	add.w	r0, r3, #158	; 0x9e
							(this->package_array_sm_u8 + 4),
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	336c      	adds	r3, #108	; 0x6c
					memcpy(this->payload_array_sm_u8,
 800087c:	1d19      	adds	r1, r3, #4
							this->payload_size_sm_u8);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	f893 30d5 	ldrb.w	r3, [r3, #213]	; 0xd5
					memcpy(this->payload_array_sm_u8,
 8000884:	461a      	mov	r2, r3
 8000886:	f003 fd4d 	bl	8004324 <memcpy>

					this->execute_package();
 800088a:	6878      	ldr	r0, [r7, #4]
 800088c:	f000 f832 	bl	80008f4 <_ZN31UART_communucation_parameters_c15execute_packageEv>
 8000890:	e007      	b.n	80008a2 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x23e>

				}

				else {

					this->payload_size_sm_u8 = 0;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	2200      	movs	r2, #0
 8000896:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
					this->payload_type_sm_u8 = 0;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2200      	movs	r2, #0
 800089e:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4

				}

				memset(this->package_array_sm_u8, 0, BUFFER_SIZE);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	336c      	adds	r3, #108	; 0x6c
 80008a6:	2232      	movs	r2, #50	; 0x32
 80008a8:	2100      	movs	r1, #0
 80008aa:	4618      	mov	r0, r3
 80008ac:	f003 fd48 	bl	8004340 <memset>
				memset(this->payload_array_sm_u8,0,BUFFER_SIZE);
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	339e      	adds	r3, #158	; 0x9e
 80008b4:	2232      	movs	r2, #50	; 0x32
 80008b6:	2100      	movs	r1, #0
 80008b8:	4618      	mov	r0, r3
 80008ba:	f003 fd41 	bl	8004340 <memset>
				memset(this->tranmist_message_buffer_u8,0,BUFFER_SIZE);
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	3308      	adds	r3, #8
 80008c2:	2232      	movs	r2, #50	; 0x32
 80008c4:	2100      	movs	r1, #0
 80008c6:	4618      	mov	r0, r3
 80008c8:	f003 fd3a 	bl	8004340 <memset>

				this->capture_status_u8 = CAPTURE_FIRST_SYNC;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2201      	movs	r2, #1
 80008d0:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
				break;
 80008d4:	e005      	b.n	80008e2 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x27e>
			}

			default:
				this->capture_status_u8 = CAPTURE_FIRST_SYNC;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2201      	movs	r2, #1
 80008da:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
				break;
 80008de:	e000      	b.n	80008e2 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0x27e>
				break;
 80008e0:	bf00      	nop
		for (int i = 0; i < BUFFER_SIZE; i++) {
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	3301      	adds	r3, #1
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	e6c2      	b.n	8000670 <_ZN31UART_communucation_parameters_c22parse_received_messageEv+0xc>

			}

		}

	}
 80008ea:	bf00      	nop
 80008ec:	3710      	adds	r7, #16
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop

080008f4 <_ZN31UART_communucation_parameters_c15execute_packageEv>:
	//////////////////////////////////////////////////////////////

	///////////////////////////////////////////////////////////////
	// Execute Package

	void execute_package() {
 80008f4:	b5b0      	push	{r4, r5, r7, lr}
 80008f6:	b084      	sub	sp, #16
 80008f8:	af02      	add	r7, sp, #8
 80008fa:	6078      	str	r0, [r7, #4]

		switch (this->payload_type_sm_u8) {
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	f893 30d4 	ldrb.w	r3, [r3, #212]	; 0xd4
 8000902:	2b0c      	cmp	r3, #12
 8000904:	d028      	beq.n	8000958 <_ZN31UART_communucation_parameters_c15execute_packageEv+0x64>
 8000906:	2b0c      	cmp	r3, #12
 8000908:	dc40      	bgt.n	800098c <_ZN31UART_communucation_parameters_c15execute_packageEv+0x98>
 800090a:	2b0a      	cmp	r3, #10
 800090c:	d002      	beq.n	8000914 <_ZN31UART_communucation_parameters_c15execute_packageEv+0x20>
 800090e:	2b0b      	cmp	r3, #11
 8000910:	d00e      	beq.n	8000930 <_ZN31UART_communucation_parameters_c15execute_packageEv+0x3c>
					this->payload_array_sm_u8[0], this->payload_array_sm_u8[1],
					this->payload_array_sm_u8[2], this->payload_array_sm_u8[3]);
			break;

		default:
			break;
 8000912:	e03b      	b.n	800098c <_ZN31UART_communucation_parameters_c15execute_packageEv+0x98>
			sprintf(this->tranmist_message_buffer_u8,
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	f103 0008 	add.w	r0, r3, #8
					this->payload_array_sm_u8[0], this->payload_array_sm_u8[1]);
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
			sprintf(this->tranmist_message_buffer_u8,
 8000920:	461a      	mov	r2, r3
					this->payload_array_sm_u8[0], this->payload_array_sm_u8[1]);
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
			sprintf(this->tranmist_message_buffer_u8,
 8000928:	4924      	ldr	r1, [pc, #144]	; (80009bc <_ZN31UART_communucation_parameters_c15execute_packageEv+0xc8>)
 800092a:	f003 fd11 	bl	8004350 <siprintf>
			break;
 800092e:	e02e      	b.n	800098e <_ZN31UART_communucation_parameters_c15execute_packageEv+0x9a>
			sprintf(this->tranmist_message_buffer_u8,
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	f103 0008 	add.w	r0, r3, #8
					this->payload_array_sm_u8[0], this->payload_array_sm_u8[1],
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
			sprintf(this->tranmist_message_buffer_u8,
 800093c:	461a      	mov	r2, r3
					this->payload_array_sm_u8[0], this->payload_array_sm_u8[1],
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
			sprintf(this->tranmist_message_buffer_u8,
 8000944:	4619      	mov	r1, r3
					this->payload_array_sm_u8[2]);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
			sprintf(this->tranmist_message_buffer_u8,
 800094c:	9300      	str	r3, [sp, #0]
 800094e:	460b      	mov	r3, r1
 8000950:	491b      	ldr	r1, [pc, #108]	; (80009c0 <_ZN31UART_communucation_parameters_c15execute_packageEv+0xcc>)
 8000952:	f003 fcfd 	bl	8004350 <siprintf>
			break;
 8000956:	e01a      	b.n	800098e <_ZN31UART_communucation_parameters_c15execute_packageEv+0x9a>
			sprintf(this->tranmist_message_buffer_u8,
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	f103 0008 	add.w	r0, r3, #8
					this->payload_array_sm_u8[0], this->payload_array_sm_u8[1],
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
			sprintf(this->tranmist_message_buffer_u8,
 8000964:	4619      	mov	r1, r3
					this->payload_array_sm_u8[0], this->payload_array_sm_u8[1],
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
			sprintf(this->tranmist_message_buffer_u8,
 800096c:	461c      	mov	r4, r3
					this->payload_array_sm_u8[2], this->payload_array_sm_u8[3]);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
			sprintf(this->tranmist_message_buffer_u8,
 8000974:	461a      	mov	r2, r3
					this->payload_array_sm_u8[2], this->payload_array_sm_u8[3]);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
			sprintf(this->tranmist_message_buffer_u8,
 800097c:	9301      	str	r3, [sp, #4]
 800097e:	9200      	str	r2, [sp, #0]
 8000980:	4623      	mov	r3, r4
 8000982:	460a      	mov	r2, r1
 8000984:	490f      	ldr	r1, [pc, #60]	; (80009c4 <_ZN31UART_communucation_parameters_c15execute_packageEv+0xd0>)
 8000986:	f003 fce3 	bl	8004350 <siprintf>
			break;
 800098a:	e000      	b.n	800098e <_ZN31UART_communucation_parameters_c15execute_packageEv+0x9a>
			break;
 800098c:	bf00      	nop

		}

		HAL_UART_Transmit(this->txuart, (uint8_t*) this->tranmist_message_buffer_u8,
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	685c      	ldr	r4, [r3, #4]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	f103 0508 	add.w	r5, r3, #8
				strlen(this->tranmist_message_buffer_u8), HAL_MAX_DELAY);
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3308      	adds	r3, #8
 800099c:	4618      	mov	r0, r3
 800099e:	f7ff fc37 	bl	8000210 <strlen>
 80009a2:	4603      	mov	r3, r0
		HAL_UART_Transmit(this->txuart, (uint8_t*) this->tranmist_message_buffer_u8,
 80009a4:	b29a      	uxth	r2, r3
 80009a6:	f04f 33ff 	mov.w	r3, #4294967295
 80009aa:	4629      	mov	r1, r5
 80009ac:	4620      	mov	r0, r4
 80009ae:	f002 fc67 	bl	8003280 <HAL_UART_Transmit>

	}
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bdb0      	pop	{r4, r5, r7, pc}
 80009ba:	bf00      	nop
 80009bc:	08004ba8 	.word	0x08004ba8
 80009c0:	08004bd0 	.word	0x08004bd0
 80009c4:	08004bf8 	.word	0x08004bf8

080009c8 <_ZN31UART_communucation_parameters_c19calculate_check_sumEPhh>:
	///////////////////////////////////////////////////////////////

	/////////////////////////////////////////////////////////////
	// Other collaborator function

	void calculate_check_sum(uint8_t *data_array, uint8_t size) {
 80009c8:	b480      	push	{r7}
 80009ca:	b087      	sub	sp, #28
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	4613      	mov	r3, r2
 80009d4:	71fb      	strb	r3, [r7, #7]

		this->calculated_CK_u8 = 0;
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	2200      	movs	r2, #0
 80009da:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2

		for (int i = 2; i < size; i++) {
 80009de:	2302      	movs	r3, #2
 80009e0:	617b      	str	r3, [r7, #20]
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	697a      	ldr	r2, [r7, #20]
 80009e6:	429a      	cmp	r2, r3
 80009e8:	da15      	bge.n	8000a16 <_ZN31UART_communucation_parameters_c19calculate_check_sumEPhh+0x4e>

			this->calculated_CK_u8 += data_array[i];
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	f893 20d2 	ldrb.w	r2, [r3, #210]	; 0xd2
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	68b9      	ldr	r1, [r7, #8]
 80009f4:	440b      	add	r3, r1
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	4413      	add	r3, r2
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2

			this->calculated_CK_u8 = this->calculated_CK_u8 & 0xFF;
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	f893 20d2 	ldrb.w	r2, [r3, #210]	; 0xd2
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
		for (int i = 2; i < size; i++) {
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	3301      	adds	r3, #1
 8000a12:	617b      	str	r3, [r7, #20]
 8000a14:	e7e5      	b.n	80009e2 <_ZN31UART_communucation_parameters_c19calculate_check_sumEPhh+0x1a>

		}

	}
 8000a16:	bf00      	nop
 8000a18:	371c      	adds	r7, #28
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
	...

08000a24 <main>:
static void MX_GPIO_Init(void);
static void MX_USART3_UART_Init(void);
static void MX_DMA_Init(void);
static void MX_UART4_Init(void);

int main(void) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0

	HAL_Init();
 8000a28:	f000 fbca 	bl	80011c0 <HAL_Init>

	SystemClock_Config();
 8000a2c:	f000 f814 	bl	8000a58 <_Z18SystemClock_Configv>

	MX_GPIO_Init();
 8000a30:	f000 f944 	bl	8000cbc <_ZL12MX_GPIO_Initv>
	MX_DMA_Init();
 8000a34:	f000 f8e0 	bl	8000bf8 <_ZL11MX_DMA_Initv>
	MX_USART3_UART_Init();
 8000a38:	f000 f8aa 	bl	8000b90 <_ZL19MX_USART3_UART_Initv>
	MX_UART4_Init();
 8000a3c:	f000 f90a 	bl	8000c54 <_ZL13MX_UART4_Initv>

	phiCommunication.start_recieve_message_via_DMA();
 8000a40:	4804      	ldr	r0, [pc, #16]	; (8000a54 <main+0x30>)
 8000a42:	f7ff fdfe 	bl	8000642 <_ZN31UART_communucation_parameters_c29start_recieve_message_via_DMAEv>

	while (1) {

		phiCommunication.parse_received_message();
 8000a46:	4803      	ldr	r0, [pc, #12]	; (8000a54 <main+0x30>)
 8000a48:	f7ff fe0c 	bl	8000664 <_ZN31UART_communucation_parameters_c22parse_received_messageEv>
		HAL_Delay(10);
 8000a4c:	200a      	movs	r0, #10
 8000a4e:	f000 fc1d 	bl	800128c <HAL_Delay>
		phiCommunication.parse_received_message();
 8000a52:	e7f8      	b.n	8000a46 <main+0x22>
 8000a54:	200001f4 	.word	0x200001f4

08000a58 <_Z18SystemClock_Configv>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b0b4      	sub	sp, #208	; 0xd0
 8000a5c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a5e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000a62:	2230      	movs	r2, #48	; 0x30
 8000a64:	2100      	movs	r1, #0
 8000a66:	4618      	mov	r0, r3
 8000a68:	f003 fc6a 	bl	8004340 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a6c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8000a7c:	f107 0308 	add.w	r3, r7, #8
 8000a80:	2284      	movs	r2, #132	; 0x84
 8000a82:	2100      	movs	r1, #0
 8000a84:	4618      	mov	r0, r3
 8000a86:	f003 fc5b 	bl	8004340 <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8000a8a:	f001 fb05 	bl	8002098 <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000a8e:	4b3e      	ldr	r3, [pc, #248]	; (8000b88 <_Z18SystemClock_Configv+0x130>)
 8000a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a92:	4a3d      	ldr	r2, [pc, #244]	; (8000b88 <_Z18SystemClock_Configv+0x130>)
 8000a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a98:	6413      	str	r3, [r2, #64]	; 0x40
 8000a9a:	4b3b      	ldr	r3, [pc, #236]	; (8000b88 <_Z18SystemClock_Configv+0x130>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000aa6:	4b39      	ldr	r3, [pc, #228]	; (8000b8c <_Z18SystemClock_Configv+0x134>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000aae:	4a37      	ldr	r2, [pc, #220]	; (8000b8c <_Z18SystemClock_Configv+0x134>)
 8000ab0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ab4:	6013      	str	r3, [r2, #0]
 8000ab6:	4b35      	ldr	r3, [pc, #212]	; (8000b8c <_Z18SystemClock_Configv+0x134>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ac8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000acc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ad6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ada:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	RCC_OscInitStruct.PLL.PLLM = 4;
 8000ade:	2304      	movs	r3, #4
 8000ae0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	RCC_OscInitStruct.PLL.PLLN = 72;
 8000ae4:	2348      	movs	r3, #72	; 0x48
 8000ae6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000aea:	2302      	movs	r3, #2
 8000aec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLQ = 3;
 8000af0:	2303      	movs	r3, #3
 8000af2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000af6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000afa:	4618      	mov	r0, r3
 8000afc:	f001 fadc 	bl	80020b8 <HAL_RCC_OscConfig>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	bf14      	ite	ne
 8000b06:	2301      	movne	r3, #1
 8000b08:	2300      	moveq	r3, #0
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <_Z18SystemClock_Configv+0xbc>
		Error_Handler();
 8000b10:	f000 f976 	bl	8000e00 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000b14:	230f      	movs	r3, #15
 8000b16:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b1a:	2302      	movs	r3, #2
 8000b1c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b20:	2300      	movs	r3, #0
 8000b22:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b2a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000b34:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000b38:	2102      	movs	r1, #2
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f001 fd60 	bl	8002600 <HAL_RCC_ClockConfig>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	bf14      	ite	ne
 8000b46:	2301      	movne	r3, #1
 8000b48:	2300      	moveq	r3, #0
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <_Z18SystemClock_Configv+0xfc>
		Error_Handler();
 8000b50:	f000 f956 	bl	8000e00 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3
 8000b54:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b58:	60bb      	str	r3, [r7, #8]
			| RCC_PERIPHCLK_UART4;
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	65bb      	str	r3, [r7, #88]	; 0x58
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8000b62:	f107 0308 	add.w	r3, r7, #8
 8000b66:	4618      	mov	r0, r3
 8000b68:	f001 ff4c 	bl	8002a04 <HAL_RCCEx_PeriphCLKConfig>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	bf14      	ite	ne
 8000b72:	2301      	movne	r3, #1
 8000b74:	2300      	moveq	r3, #0
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <_Z18SystemClock_Configv+0x128>
		Error_Handler();
 8000b7c:	f000 f940 	bl	8000e00 <Error_Handler>
	}
}
 8000b80:	bf00      	nop
 8000b82:	37d0      	adds	r7, #208	; 0xd0
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	40007000 	.word	0x40007000

08000b90 <_ZL19MX_USART3_UART_Initv>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000b94:	4b16      	ldr	r3, [pc, #88]	; (8000bf0 <_ZL19MX_USART3_UART_Initv+0x60>)
 8000b96:	4a17      	ldr	r2, [pc, #92]	; (8000bf4 <_ZL19MX_USART3_UART_Initv+0x64>)
 8000b98:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8000b9a:	4b15      	ldr	r3, [pc, #84]	; (8000bf0 <_ZL19MX_USART3_UART_Initv+0x60>)
 8000b9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ba0:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ba2:	4b13      	ldr	r3, [pc, #76]	; (8000bf0 <_ZL19MX_USART3_UART_Initv+0x60>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000ba8:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <_ZL19MX_USART3_UART_Initv+0x60>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000bae:	4b10      	ldr	r3, [pc, #64]	; (8000bf0 <_ZL19MX_USART3_UART_Initv+0x60>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000bb4:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <_ZL19MX_USART3_UART_Initv+0x60>)
 8000bb6:	220c      	movs	r2, #12
 8000bb8:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bba:	4b0d      	ldr	r3, [pc, #52]	; (8000bf0 <_ZL19MX_USART3_UART_Initv+0x60>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc0:	4b0b      	ldr	r3, [pc, #44]	; (8000bf0 <_ZL19MX_USART3_UART_Initv+0x60>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bc6:	4b0a      	ldr	r3, [pc, #40]	; (8000bf0 <_ZL19MX_USART3_UART_Initv+0x60>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bcc:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <_ZL19MX_USART3_UART_Initv+0x60>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8000bd2:	4807      	ldr	r0, [pc, #28]	; (8000bf0 <_ZL19MX_USART3_UART_Initv+0x60>)
 8000bd4:	f002 fb06 	bl	80031e4 <HAL_UART_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	bf14      	ite	ne
 8000bde:	2301      	movne	r3, #1
 8000be0:	2300      	moveq	r3, #0
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <_ZL19MX_USART3_UART_Initv+0x5c>
		Error_Handler();
 8000be8:	f000 f90a 	bl	8000e00 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20000110 	.word	0x20000110
 8000bf4:	40004800 	.word	0x40004800

08000bf8 <_ZL11MX_DMA_Initv>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000bfe:	4b14      	ldr	r3, [pc, #80]	; (8000c50 <_ZL11MX_DMA_Initv+0x58>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c02:	4a13      	ldr	r2, [pc, #76]	; (8000c50 <_ZL11MX_DMA_Initv+0x58>)
 8000c04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c08:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0a:	4b11      	ldr	r3, [pc, #68]	; (8000c50 <_ZL11MX_DMA_Initv+0x58>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000c16:	2200      	movs	r2, #0
 8000c18:	2100      	movs	r1, #0
 8000c1a:	200c      	movs	r0, #12
 8000c1c:	f000 fc35 	bl	800148a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ (DMA1_Stream1_IRQn);
 8000c20:	200c      	movs	r0, #12
 8000c22:	f000 fc4e 	bl	80014c2 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000c26:	2200      	movs	r2, #0
 8000c28:	2100      	movs	r1, #0
 8000c2a:	200d      	movs	r0, #13
 8000c2c:	f000 fc2d 	bl	800148a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ (DMA1_Stream2_IRQn);
 8000c30:	200d      	movs	r0, #13
 8000c32:	f000 fc46 	bl	80014c2 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000c36:	2200      	movs	r2, #0
 8000c38:	2100      	movs	r1, #0
 8000c3a:	200e      	movs	r0, #14
 8000c3c:	f000 fc25 	bl	800148a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ (DMA1_Stream3_IRQn);
 8000c40:	200e      	movs	r0, #14
 8000c42:	f000 fc3e 	bl	80014c2 <HAL_NVIC_EnableIRQ>

}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40023800 	.word	0x40023800

08000c54 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_Init 0 */
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */
  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000c58:	4b16      	ldr	r3, [pc, #88]	; (8000cb4 <_ZL13MX_UART4_Initv+0x60>)
 8000c5a:	4a17      	ldr	r2, [pc, #92]	; (8000cb8 <_ZL13MX_UART4_Initv+0x64>)
 8000c5c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000c5e:	4b15      	ldr	r3, [pc, #84]	; (8000cb4 <_ZL13MX_UART4_Initv+0x60>)
 8000c60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c64:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000c66:	4b13      	ldr	r3, [pc, #76]	; (8000cb4 <_ZL13MX_UART4_Initv+0x60>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000c6c:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <_ZL13MX_UART4_Initv+0x60>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000c72:	4b10      	ldr	r3, [pc, #64]	; (8000cb4 <_ZL13MX_UART4_Initv+0x60>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000c78:	4b0e      	ldr	r3, [pc, #56]	; (8000cb4 <_ZL13MX_UART4_Initv+0x60>)
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c7e:	4b0d      	ldr	r3, [pc, #52]	; (8000cb4 <_ZL13MX_UART4_Initv+0x60>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c84:	4b0b      	ldr	r3, [pc, #44]	; (8000cb4 <_ZL13MX_UART4_Initv+0x60>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c8a:	4b0a      	ldr	r3, [pc, #40]	; (8000cb4 <_ZL13MX_UART4_Initv+0x60>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c90:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <_ZL13MX_UART4_Initv+0x60>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000c96:	4807      	ldr	r0, [pc, #28]	; (8000cb4 <_ZL13MX_UART4_Initv+0x60>)
 8000c98:	f002 faa4 	bl	80031e4 <HAL_UART_Init>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	bf14      	ite	ne
 8000ca2:	2301      	movne	r3, #1
 8000ca4:	2300      	moveq	r3, #0
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <_ZL13MX_UART4_Initv+0x5c>
  {
    Error_Handler();
 8000cac:	f000 f8a8 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */
  /* USER CODE END UART4_Init 2 */

}
 8000cb0:	bf00      	nop
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	2000008c 	.word	0x2000008c
 8000cb8:	40004c00 	.word	0x40004c00

08000cbc <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b08c      	sub	sp, #48	; 0x30
 8000cc0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000cc2:	f107 031c 	add.w	r3, r7, #28
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]
 8000cce:	60da      	str	r2, [r3, #12]
 8000cd0:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000cd2:	4b46      	ldr	r3, [pc, #280]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd6:	4a45      	ldr	r2, [pc, #276]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000cd8:	f043 0304 	orr.w	r3, r3, #4
 8000cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cde:	4b43      	ldr	r3, [pc, #268]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce2:	f003 0304 	and.w	r3, r3, #4
 8000ce6:	61bb      	str	r3, [r7, #24]
 8000ce8:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000cea:	4b40      	ldr	r3, [pc, #256]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cee:	4a3f      	ldr	r2, [pc, #252]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000cf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf6:	4b3d      	ldr	r3, [pc, #244]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cfe:	617b      	str	r3, [r7, #20]
 8000d00:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d02:	4b3a      	ldr	r3, [pc, #232]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	4a39      	ldr	r2, [pc, #228]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0e:	4b37      	ldr	r3, [pc, #220]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	613b      	str	r3, [r7, #16]
 8000d18:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1a:	4b34      	ldr	r3, [pc, #208]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	4a33      	ldr	r2, [pc, #204]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000d20:	f043 0302 	orr.w	r3, r3, #2
 8000d24:	6313      	str	r3, [r2, #48]	; 0x30
 8000d26:	4b31      	ldr	r3, [pc, #196]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	f003 0302 	and.w	r3, r3, #2
 8000d2e:	60fb      	str	r3, [r7, #12]
 8000d30:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000d32:	4b2e      	ldr	r3, [pc, #184]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d36:	4a2d      	ldr	r2, [pc, #180]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000d38:	f043 0308 	orr.w	r3, r3, #8
 8000d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d3e:	4b2b      	ldr	r3, [pc, #172]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d42:	f003 0308 	and.w	r3, r3, #8
 8000d46:	60bb      	str	r3, [r7, #8]
 8000d48:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000d4a:	4b28      	ldr	r3, [pc, #160]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	4a27      	ldr	r2, [pc, #156]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000d50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d54:	6313      	str	r3, [r2, #48]	; 0x30
 8000d56:	4b25      	ldr	r3, [pc, #148]	; (8000dec <_ZL12MX_GPIO_Initv+0x130>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8000d62:	2200      	movs	r2, #0
 8000d64:	f244 0181 	movw	r1, #16513	; 0x4081
 8000d68:	4821      	ldr	r0, [pc, #132]	; (8000df0 <_ZL12MX_GPIO_Initv+0x134>)
 8000d6a:	f001 f97b 	bl	8002064 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin,
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2140      	movs	r1, #64	; 0x40
 8000d72:	4820      	ldr	r0, [pc, #128]	; (8000df4 <_ZL12MX_GPIO_Initv+0x138>)
 8000d74:	f001 f976 	bl	8002064 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000d78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d7c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d7e:	4b1e      	ldr	r3, [pc, #120]	; (8000df8 <_ZL12MX_GPIO_Initv+0x13c>)
 8000d80:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000d86:	f107 031c 	add.w	r3, r7, #28
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	481b      	ldr	r0, [pc, #108]	; (8000dfc <_ZL12MX_GPIO_Initv+0x140>)
 8000d8e:	f000 ffbd 	bl	8001d0c <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8000d92:	f244 0381 	movw	r3, #16513	; 0x4081
 8000d96:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da0:	2300      	movs	r3, #0
 8000da2:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da4:	f107 031c 	add.w	r3, r7, #28
 8000da8:	4619      	mov	r1, r3
 8000daa:	4811      	ldr	r0, [pc, #68]	; (8000df0 <_ZL12MX_GPIO_Initv+0x134>)
 8000dac:	f000 ffae 	bl	8001d0c <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000db0:	2340      	movs	r3, #64	; 0x40
 8000db2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db4:	2301      	movs	r3, #1
 8000db6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	2300      	movs	r3, #0
 8000dba:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000dc0:	f107 031c 	add.w	r3, r7, #28
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	480b      	ldr	r0, [pc, #44]	; (8000df4 <_ZL12MX_GPIO_Initv+0x138>)
 8000dc8:	f000 ffa0 	bl	8001d0c <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000dcc:	2380      	movs	r3, #128	; 0x80
 8000dce:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000dd8:	f107 031c 	add.w	r3, r7, #28
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4805      	ldr	r0, [pc, #20]	; (8000df4 <_ZL12MX_GPIO_Initv+0x138>)
 8000de0:	f000 ff94 	bl	8001d0c <HAL_GPIO_Init>

}
 8000de4:	bf00      	nop
 8000de6:	3730      	adds	r7, #48	; 0x30
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	40023800 	.word	0x40023800
 8000df0:	40020400 	.word	0x40020400
 8000df4:	40021800 	.word	0x40021800
 8000df8:	10110000 	.word	0x10110000
 8000dfc:	40020800 	.word	0x40020800

08000e00 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e04:	b672      	cpsid	i
}
 8000e06:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000e08:	e7fe      	b.n	8000e08 <Error_Handler+0x8>
	...

08000e0c <_Z41__static_initialization_and_destruction_0ii>:
	}
	/* USER CODE END Error_Handler_Debug */
}
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d109      	bne.n	8000e30 <_Z41__static_initialization_and_destruction_0ii+0x24>
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d104      	bne.n	8000e30 <_Z41__static_initialization_and_destruction_0ii+0x24>
UART_communucation_parameters_c phiCommunication(&huart4,&huart3);
 8000e26:	4a04      	ldr	r2, [pc, #16]	; (8000e38 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8000e28:	4904      	ldr	r1, [pc, #16]	; (8000e3c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8000e2a:	4805      	ldr	r0, [pc, #20]	; (8000e40 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8000e2c:	f7ff fbc4 	bl	80005b8 <_ZN31UART_communucation_parameters_cC1EP20__UART_HandleTypeDefS1_>
}
 8000e30:	bf00      	nop
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20000110 	.word	0x20000110
 8000e3c:	2000008c 	.word	0x2000008c
 8000e40:	200001f4 	.word	0x200001f4

08000e44 <_GLOBAL__sub_I_huart4>:
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000e4c:	2001      	movs	r0, #1
 8000e4e:	f7ff ffdd 	bl	8000e0c <_Z41__static_initialization_and_destruction_0ii>
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000e5a:	4b0f      	ldr	r3, [pc, #60]	; (8000e98 <HAL_MspInit+0x44>)
 8000e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5e:	4a0e      	ldr	r2, [pc, #56]	; (8000e98 <HAL_MspInit+0x44>)
 8000e60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e64:	6413      	str	r3, [r2, #64]	; 0x40
 8000e66:	4b0c      	ldr	r3, [pc, #48]	; (8000e98 <HAL_MspInit+0x44>)
 8000e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e6e:	607b      	str	r3, [r7, #4]
 8000e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e72:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <HAL_MspInit+0x44>)
 8000e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e76:	4a08      	ldr	r2, [pc, #32]	; (8000e98 <HAL_MspInit+0x44>)
 8000e78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000e7e:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <HAL_MspInit+0x44>)
 8000e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e86:	603b      	str	r3, [r7, #0]
 8000e88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	40023800 	.word	0x40023800

08000e9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b08c      	sub	sp, #48	; 0x30
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea4:	f107 031c 	add.w	r3, r7, #28
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
 8000eb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a5c      	ldr	r2, [pc, #368]	; (800102c <HAL_UART_MspInit+0x190>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d17c      	bne.n	8000fb8 <HAL_UART_MspInit+0x11c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000ebe:	4b5c      	ldr	r3, [pc, #368]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec2:	4a5b      	ldr	r2, [pc, #364]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000ec4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8000eca:	4b59      	ldr	r3, [pc, #356]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ece:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000ed2:	61bb      	str	r3, [r7, #24]
 8000ed4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed6:	4b56      	ldr	r3, [pc, #344]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eda:	4a55      	ldr	r2, [pc, #340]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000edc:	f043 0301 	orr.w	r3, r3, #1
 8000ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ee2:	4b53      	ldr	r3, [pc, #332]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	617b      	str	r3, [r7, #20]
 8000eec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eee:	4b50      	ldr	r3, [pc, #320]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef2:	4a4f      	ldr	r2, [pc, #316]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000ef4:	f043 0304 	orr.w	r3, r3, #4
 8000ef8:	6313      	str	r3, [r2, #48]	; 0x30
 8000efa:	4b4d      	ldr	r3, [pc, #308]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efe:	f003 0304 	and.w	r3, r3, #4
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PA0/WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f06:	2301      	movs	r3, #1
 8000f08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f12:	2303      	movs	r3, #3
 8000f14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000f16:	2308      	movs	r3, #8
 8000f18:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1a:	f107 031c 	add.w	r3, r7, #28
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4844      	ldr	r0, [pc, #272]	; (8001034 <HAL_UART_MspInit+0x198>)
 8000f22:	f000 fef3 	bl	8001d0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000f26:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f34:	2303      	movs	r3, #3
 8000f36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000f38:	2308      	movs	r3, #8
 8000f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f3c:	f107 031c 	add.w	r3, r7, #28
 8000f40:	4619      	mov	r1, r3
 8000f42:	483d      	ldr	r0, [pc, #244]	; (8001038 <HAL_UART_MspInit+0x19c>)
 8000f44:	f000 fee2 	bl	8001d0c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8000f48:	4b3c      	ldr	r3, [pc, #240]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000f4a:	4a3d      	ldr	r2, [pc, #244]	; (8001040 <HAL_UART_MspInit+0x1a4>)
 8000f4c:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8000f4e:	4b3b      	ldr	r3, [pc, #236]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000f50:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f54:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f56:	4b39      	ldr	r3, [pc, #228]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f5c:	4b37      	ldr	r3, [pc, #220]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f62:	4b36      	ldr	r3, [pc, #216]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000f64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f68:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f6a:	4b34      	ldr	r3, [pc, #208]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f70:	4b32      	ldr	r3, [pc, #200]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8000f76:	4b31      	ldr	r3, [pc, #196]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000f78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f7c:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f7e:	4b2f      	ldr	r3, [pc, #188]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f84:	4b2d      	ldr	r3, [pc, #180]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8000f8a:	482c      	ldr	r0, [pc, #176]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000f8c:	f000 fab4 	bl	80014f8 <HAL_DMA_Init>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <HAL_UART_MspInit+0xfe>
    {
      Error_Handler();
 8000f96:	f7ff ff33 	bl	8000e00 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a27      	ldr	r2, [pc, #156]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000f9e:	671a      	str	r2, [r3, #112]	; 0x70
 8000fa0:	4a26      	ldr	r2, [pc, #152]	; (800103c <HAL_UART_MspInit+0x1a0>)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2100      	movs	r1, #0
 8000faa:	2034      	movs	r0, #52	; 0x34
 8000fac:	f000 fa6d 	bl	800148a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000fb0:	2034      	movs	r0, #52	; 0x34
 8000fb2:	f000 fa86 	bl	80014c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000fb6:	e035      	b.n	8001024 <HAL_UART_MspInit+0x188>
  else if(huart->Instance==USART3)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a21      	ldr	r2, [pc, #132]	; (8001044 <HAL_UART_MspInit+0x1a8>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d130      	bne.n	8001024 <HAL_UART_MspInit+0x188>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fc2:	4b1b      	ldr	r3, [pc, #108]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc6:	4a1a      	ldr	r2, [pc, #104]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fcc:	6413      	str	r3, [r2, #64]	; 0x40
 8000fce:	4b18      	ldr	r3, [pc, #96]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fda:	4b15      	ldr	r3, [pc, #84]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	4a14      	ldr	r2, [pc, #80]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000fe0:	f043 0308 	orr.w	r3, r3, #8
 8000fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe6:	4b12      	ldr	r3, [pc, #72]	; (8001030 <HAL_UART_MspInit+0x194>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fea:	f003 0308 	and.w	r3, r3, #8
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000ff2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ff6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001000:	2303      	movs	r3, #3
 8001002:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001004:	2307      	movs	r3, #7
 8001006:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001008:	f107 031c 	add.w	r3, r7, #28
 800100c:	4619      	mov	r1, r3
 800100e:	480e      	ldr	r0, [pc, #56]	; (8001048 <HAL_UART_MspInit+0x1ac>)
 8001010:	f000 fe7c 	bl	8001d0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001014:	2200      	movs	r2, #0
 8001016:	2100      	movs	r1, #0
 8001018:	2027      	movs	r0, #39	; 0x27
 800101a:	f000 fa36 	bl	800148a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800101e:	2027      	movs	r0, #39	; 0x27
 8001020:	f000 fa4f 	bl	80014c2 <HAL_NVIC_EnableIRQ>
}
 8001024:	bf00      	nop
 8001026:	3730      	adds	r7, #48	; 0x30
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40004c00 	.word	0x40004c00
 8001030:	40023800 	.word	0x40023800
 8001034:	40020000 	.word	0x40020000
 8001038:	40020800 	.word	0x40020800
 800103c:	20000194 	.word	0x20000194
 8001040:	40026040 	.word	0x40026040
 8001044:	40004800 	.word	0x40004800
 8001048:	40020c00 	.word	0x40020c00

0800104c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001050:	e7fe      	b.n	8001050 <NMI_Handler+0x4>

08001052 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001056:	e7fe      	b.n	8001056 <HardFault_Handler+0x4>

08001058 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800105c:	e7fe      	b.n	800105c <MemManage_Handler+0x4>

0800105e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800105e:	b480      	push	{r7}
 8001060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001062:	e7fe      	b.n	8001062 <BusFault_Handler+0x4>

08001064 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001068:	e7fe      	b.n	8001068 <UsageFault_Handler+0x4>

0800106a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001086:	b480      	push	{r7}
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr

08001094 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001098:	f000 f8d8 	bl	800124c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}

080010a0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80010a4:	4802      	ldr	r0, [pc, #8]	; (80010b0 <DMA1_Stream2_IRQHandler+0x10>)
 80010a6:	f000 fbc7 	bl	8001838 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000194 	.word	0x20000194

080010b4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80010b8:	4802      	ldr	r0, [pc, #8]	; (80010c4 <USART3_IRQHandler+0x10>)
 80010ba:	f002 f9b1 	bl	8003420 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000110 	.word	0x20000110

080010c8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80010cc:	4802      	ldr	r0, [pc, #8]	; (80010d8 <UART4_IRQHandler+0x10>)
 80010ce:	f002 f9a7 	bl	8003420 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	2000008c 	.word	0x2000008c

080010dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010e4:	4a14      	ldr	r2, [pc, #80]	; (8001138 <_sbrk+0x5c>)
 80010e6:	4b15      	ldr	r3, [pc, #84]	; (800113c <_sbrk+0x60>)
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010f0:	4b13      	ldr	r3, [pc, #76]	; (8001140 <_sbrk+0x64>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d102      	bne.n	80010fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010f8:	4b11      	ldr	r3, [pc, #68]	; (8001140 <_sbrk+0x64>)
 80010fa:	4a12      	ldr	r2, [pc, #72]	; (8001144 <_sbrk+0x68>)
 80010fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010fe:	4b10      	ldr	r3, [pc, #64]	; (8001140 <_sbrk+0x64>)
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4413      	add	r3, r2
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	429a      	cmp	r2, r3
 800110a:	d207      	bcs.n	800111c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800110c:	f003 f8e0 	bl	80042d0 <__errno>
 8001110:	4603      	mov	r3, r0
 8001112:	220c      	movs	r2, #12
 8001114:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001116:	f04f 33ff 	mov.w	r3, #4294967295
 800111a:	e009      	b.n	8001130 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800111c:	4b08      	ldr	r3, [pc, #32]	; (8001140 <_sbrk+0x64>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001122:	4b07      	ldr	r3, [pc, #28]	; (8001140 <_sbrk+0x64>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4413      	add	r3, r2
 800112a:	4a05      	ldr	r2, [pc, #20]	; (8001140 <_sbrk+0x64>)
 800112c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800112e:	68fb      	ldr	r3, [r7, #12]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3718      	adds	r7, #24
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	20050000 	.word	0x20050000
 800113c:	00000400 	.word	0x00000400
 8001140:	200002cc 	.word	0x200002cc
 8001144:	200002f0 	.word	0x200002f0

08001148 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800114c:	4b06      	ldr	r3, [pc, #24]	; (8001168 <SystemInit+0x20>)
 800114e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001152:	4a05      	ldr	r2, [pc, #20]	; (8001168 <SystemInit+0x20>)
 8001154:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001158:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800115c:	bf00      	nop
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	e000ed00 	.word	0xe000ed00

0800116c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800116c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001170:	480d      	ldr	r0, [pc, #52]	; (80011a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001172:	490e      	ldr	r1, [pc, #56]	; (80011ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001174:	4a0e      	ldr	r2, [pc, #56]	; (80011b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001176:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001178:	e002      	b.n	8001180 <LoopCopyDataInit>

0800117a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800117a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800117c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800117e:	3304      	adds	r3, #4

08001180 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001180:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001182:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001184:	d3f9      	bcc.n	800117a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001186:	4a0b      	ldr	r2, [pc, #44]	; (80011b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001188:	4c0b      	ldr	r4, [pc, #44]	; (80011b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800118a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800118c:	e001      	b.n	8001192 <LoopFillZerobss>

0800118e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800118e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001190:	3204      	adds	r2, #4

08001192 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001192:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001194:	d3fb      	bcc.n	800118e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001196:	f7ff ffd7 	bl	8001148 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800119a:	f003 f89f 	bl	80042dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800119e:	f7ff fc41 	bl	8000a24 <main>
  bx  lr    
 80011a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011a4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80011a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011ac:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80011b0:	08004c8c 	.word	0x08004c8c
  ldr r2, =_sbss
 80011b4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80011b8:	200002ec 	.word	0x200002ec

080011bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011bc:	e7fe      	b.n	80011bc <ADC_IRQHandler>
	...

080011c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 80011c4:	4b08      	ldr	r3, [pc, #32]	; (80011e8 <HAL_Init+0x28>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a07      	ldr	r2, [pc, #28]	; (80011e8 <HAL_Init+0x28>)
 80011ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011ce:	6013      	str	r3, [r2, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011d0:	2003      	movs	r0, #3
 80011d2:	f000 f94f 	bl	8001474 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011d6:	2000      	movs	r0, #0
 80011d8:	f000 f808 	bl	80011ec <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80011dc:	f7ff fe3a 	bl	8000e54 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80011e0:	2300      	movs	r3, #0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	40023c00 	.word	0x40023c00

080011ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011f4:	4b12      	ldr	r3, [pc, #72]	; (8001240 <HAL_InitTick+0x54>)
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	4b12      	ldr	r3, [pc, #72]	; (8001244 <HAL_InitTick+0x58>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	4619      	mov	r1, r3
 80011fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001202:	fbb3 f3f1 	udiv	r3, r3, r1
 8001206:	fbb2 f3f3 	udiv	r3, r2, r3
 800120a:	4618      	mov	r0, r3
 800120c:	f000 f967 	bl	80014de <HAL_SYSTICK_Config>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e00e      	b.n	8001238 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2b0f      	cmp	r3, #15
 800121e:	d80a      	bhi.n	8001236 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001220:	2200      	movs	r2, #0
 8001222:	6879      	ldr	r1, [r7, #4]
 8001224:	f04f 30ff 	mov.w	r0, #4294967295
 8001228:	f000 f92f 	bl	800148a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800122c:	4a06      	ldr	r2, [pc, #24]	; (8001248 <HAL_InitTick+0x5c>)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001232:	2300      	movs	r3, #0
 8001234:	e000      	b.n	8001238 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
}
 8001238:	4618      	mov	r0, r3
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000000 	.word	0x20000000
 8001244:	20000008 	.word	0x20000008
 8001248:	20000004 	.word	0x20000004

0800124c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001250:	4b06      	ldr	r3, [pc, #24]	; (800126c <HAL_IncTick+0x20>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	461a      	mov	r2, r3
 8001256:	4b06      	ldr	r3, [pc, #24]	; (8001270 <HAL_IncTick+0x24>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4413      	add	r3, r2
 800125c:	4a04      	ldr	r2, [pc, #16]	; (8001270 <HAL_IncTick+0x24>)
 800125e:	6013      	str	r3, [r2, #0]
}
 8001260:	bf00      	nop
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	20000008 	.word	0x20000008
 8001270:	200002d8 	.word	0x200002d8

08001274 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  return uwTick;
 8001278:	4b03      	ldr	r3, [pc, #12]	; (8001288 <HAL_GetTick+0x14>)
 800127a:	681b      	ldr	r3, [r3, #0]
}
 800127c:	4618      	mov	r0, r3
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	200002d8 	.word	0x200002d8

0800128c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001294:	f7ff ffee 	bl	8001274 <HAL_GetTick>
 8001298:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012a4:	d005      	beq.n	80012b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012a6:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <HAL_Delay+0x44>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	461a      	mov	r2, r3
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	4413      	add	r3, r2
 80012b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012b2:	bf00      	nop
 80012b4:	f7ff ffde 	bl	8001274 <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d8f7      	bhi.n	80012b4 <HAL_Delay+0x28>
  {
  }
}
 80012c4:	bf00      	nop
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000008 	.word	0x20000008

080012d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f003 0307 	and.w	r3, r3, #7
 80012e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e4:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <__NVIC_SetPriorityGrouping+0x40>)
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ea:	68ba      	ldr	r2, [r7, #8]
 80012ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012f0:	4013      	ands	r3, r2
 80012f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012fc:	4b06      	ldr	r3, [pc, #24]	; (8001318 <__NVIC_SetPriorityGrouping+0x44>)
 80012fe:	4313      	orrs	r3, r2
 8001300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001302:	4a04      	ldr	r2, [pc, #16]	; (8001314 <__NVIC_SetPriorityGrouping+0x40>)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	60d3      	str	r3, [r2, #12]
}
 8001308:	bf00      	nop
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	e000ed00 	.word	0xe000ed00
 8001318:	05fa0000 	.word	0x05fa0000

0800131c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001320:	4b04      	ldr	r3, [pc, #16]	; (8001334 <__NVIC_GetPriorityGrouping+0x18>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	0a1b      	lsrs	r3, r3, #8
 8001326:	f003 0307 	and.w	r3, r3, #7
}
 800132a:	4618      	mov	r0, r3
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001346:	2b00      	cmp	r3, #0
 8001348:	db0b      	blt.n	8001362 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	f003 021f 	and.w	r2, r3, #31
 8001350:	4907      	ldr	r1, [pc, #28]	; (8001370 <__NVIC_EnableIRQ+0x38>)
 8001352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001356:	095b      	lsrs	r3, r3, #5
 8001358:	2001      	movs	r0, #1
 800135a:	fa00 f202 	lsl.w	r2, r0, r2
 800135e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	e000e100 	.word	0xe000e100

08001374 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	6039      	str	r1, [r7, #0]
 800137e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001384:	2b00      	cmp	r3, #0
 8001386:	db0a      	blt.n	800139e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	b2da      	uxtb	r2, r3
 800138c:	490c      	ldr	r1, [pc, #48]	; (80013c0 <__NVIC_SetPriority+0x4c>)
 800138e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001392:	0112      	lsls	r2, r2, #4
 8001394:	b2d2      	uxtb	r2, r2
 8001396:	440b      	add	r3, r1
 8001398:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800139c:	e00a      	b.n	80013b4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	b2da      	uxtb	r2, r3
 80013a2:	4908      	ldr	r1, [pc, #32]	; (80013c4 <__NVIC_SetPriority+0x50>)
 80013a4:	79fb      	ldrb	r3, [r7, #7]
 80013a6:	f003 030f 	and.w	r3, r3, #15
 80013aa:	3b04      	subs	r3, #4
 80013ac:	0112      	lsls	r2, r2, #4
 80013ae:	b2d2      	uxtb	r2, r2
 80013b0:	440b      	add	r3, r1
 80013b2:	761a      	strb	r2, [r3, #24]
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	e000e100 	.word	0xe000e100
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b089      	sub	sp, #36	; 0x24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f003 0307 	and.w	r3, r3, #7
 80013da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	f1c3 0307 	rsb	r3, r3, #7
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	bf28      	it	cs
 80013e6:	2304      	movcs	r3, #4
 80013e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	3304      	adds	r3, #4
 80013ee:	2b06      	cmp	r3, #6
 80013f0:	d902      	bls.n	80013f8 <NVIC_EncodePriority+0x30>
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	3b03      	subs	r3, #3
 80013f6:	e000      	b.n	80013fa <NVIC_EncodePriority+0x32>
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	fa02 f303 	lsl.w	r3, r2, r3
 8001406:	43da      	mvns	r2, r3
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	401a      	ands	r2, r3
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001410:	f04f 31ff 	mov.w	r1, #4294967295
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	fa01 f303 	lsl.w	r3, r1, r3
 800141a:	43d9      	mvns	r1, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001420:	4313      	orrs	r3, r2
         );
}
 8001422:	4618      	mov	r0, r3
 8001424:	3724      	adds	r7, #36	; 0x24
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
	...

08001430 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3b01      	subs	r3, #1
 800143c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001440:	d301      	bcc.n	8001446 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001442:	2301      	movs	r3, #1
 8001444:	e00f      	b.n	8001466 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001446:	4a0a      	ldr	r2, [pc, #40]	; (8001470 <SysTick_Config+0x40>)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3b01      	subs	r3, #1
 800144c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800144e:	210f      	movs	r1, #15
 8001450:	f04f 30ff 	mov.w	r0, #4294967295
 8001454:	f7ff ff8e 	bl	8001374 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <SysTick_Config+0x40>)
 800145a:	2200      	movs	r2, #0
 800145c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800145e:	4b04      	ldr	r3, [pc, #16]	; (8001470 <SysTick_Config+0x40>)
 8001460:	2207      	movs	r2, #7
 8001462:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	e000e010 	.word	0xe000e010

08001474 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff ff29 	bl	80012d4 <__NVIC_SetPriorityGrouping>
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800148a:	b580      	push	{r7, lr}
 800148c:	b086      	sub	sp, #24
 800148e:	af00      	add	r7, sp, #0
 8001490:	4603      	mov	r3, r0
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
 8001496:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800149c:	f7ff ff3e 	bl	800131c <__NVIC_GetPriorityGrouping>
 80014a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	68b9      	ldr	r1, [r7, #8]
 80014a6:	6978      	ldr	r0, [r7, #20]
 80014a8:	f7ff ff8e 	bl	80013c8 <NVIC_EncodePriority>
 80014ac:	4602      	mov	r2, r0
 80014ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014b2:	4611      	mov	r1, r2
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff ff5d 	bl	8001374 <__NVIC_SetPriority>
}
 80014ba:	bf00      	nop
 80014bc:	3718      	adds	r7, #24
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b082      	sub	sp, #8
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	4603      	mov	r3, r0
 80014ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff ff31 	bl	8001338 <__NVIC_EnableIRQ>
}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	b082      	sub	sp, #8
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f7ff ffa2 	bl	8001430 <SysTick_Config>
 80014ec:	4603      	mov	r3, r0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001500:	2300      	movs	r3, #0
 8001502:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001504:	f7ff feb6 	bl	8001274 <HAL_GetTick>
 8001508:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d101      	bne.n	8001514 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	e099      	b.n	8001648 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2200      	movs	r2, #0
 8001518:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2202      	movs	r2, #2
 8001520:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f022 0201 	bic.w	r2, r2, #1
 8001532:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001534:	e00f      	b.n	8001556 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001536:	f7ff fe9d 	bl	8001274 <HAL_GetTick>
 800153a:	4602      	mov	r2, r0
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	2b05      	cmp	r3, #5
 8001542:	d908      	bls.n	8001556 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2220      	movs	r2, #32
 8001548:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2203      	movs	r2, #3
 800154e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e078      	b.n	8001648 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 0301 	and.w	r3, r3, #1
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1e8      	bne.n	8001536 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800156c:	697a      	ldr	r2, [r7, #20]
 800156e:	4b38      	ldr	r3, [pc, #224]	; (8001650 <HAL_DMA_Init+0x158>)
 8001570:	4013      	ands	r3, r2
 8001572:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685a      	ldr	r2, [r3, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001582:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	691b      	ldr	r3, [r3, #16]
 8001588:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800158e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800159a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6a1b      	ldr	r3, [r3, #32]
 80015a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015a2:	697a      	ldr	r2, [r7, #20]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ac:	2b04      	cmp	r3, #4
 80015ae:	d107      	bne.n	80015c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b8:	4313      	orrs	r3, r2
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	4313      	orrs	r3, r2
 80015be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	697a      	ldr	r2, [r7, #20]
 80015c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	695b      	ldr	r3, [r3, #20]
 80015ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	f023 0307 	bic.w	r3, r3, #7
 80015d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015dc:	697a      	ldr	r2, [r7, #20]
 80015de:	4313      	orrs	r3, r2
 80015e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e6:	2b04      	cmp	r3, #4
 80015e8:	d117      	bne.n	800161a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ee:	697a      	ldr	r2, [r7, #20]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d00e      	beq.n	800161a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f000 fb09 	bl	8001c14 <DMA_CheckFifoParam>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d008      	beq.n	800161a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2240      	movs	r2, #64	; 0x40
 800160c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2201      	movs	r2, #1
 8001612:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001616:	2301      	movs	r3, #1
 8001618:	e016      	b.n	8001648 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	697a      	ldr	r2, [r7, #20]
 8001620:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f000 fac0 	bl	8001ba8 <DMA_CalcBaseAndBitshift>
 8001628:	4603      	mov	r3, r0
 800162a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001630:	223f      	movs	r2, #63	; 0x3f
 8001632:	409a      	lsls	r2, r3
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2201      	movs	r2, #1
 8001642:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001646:	2300      	movs	r3, #0
}
 8001648:	4618      	mov	r0, r3
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	f010803f 	.word	0xf010803f

08001654 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	607a      	str	r2, [r7, #4]
 8001660:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001662:	2300      	movs	r3, #0
 8001664:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800166a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001672:	2b01      	cmp	r3, #1
 8001674:	d101      	bne.n	800167a <HAL_DMA_Start_IT+0x26>
 8001676:	2302      	movs	r3, #2
 8001678:	e048      	b.n	800170c <HAL_DMA_Start_IT+0xb8>
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	2201      	movs	r2, #1
 800167e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001688:	b2db      	uxtb	r3, r3
 800168a:	2b01      	cmp	r3, #1
 800168c:	d137      	bne.n	80016fe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2202      	movs	r2, #2
 8001692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2200      	movs	r2, #0
 800169a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	68b9      	ldr	r1, [r7, #8]
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	f000 fa52 	bl	8001b4c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016ac:	223f      	movs	r2, #63	; 0x3f
 80016ae:	409a      	lsls	r2, r3
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f042 0216 	orr.w	r2, r2, #22
 80016c2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	695a      	ldr	r2, [r3, #20]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80016d2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d007      	beq.n	80016ec <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f042 0208 	orr.w	r2, r2, #8
 80016ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f042 0201 	orr.w	r2, r2, #1
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	e005      	b.n	800170a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2200      	movs	r2, #0
 8001702:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001706:	2302      	movs	r3, #2
 8001708:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800170a:	7dfb      	ldrb	r3, [r7, #23]
}
 800170c:	4618      	mov	r0, r3
 800170e:	3718      	adds	r7, #24
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001720:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001722:	f7ff fda7 	bl	8001274 <HAL_GetTick>
 8001726:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800172e:	b2db      	uxtb	r3, r3
 8001730:	2b02      	cmp	r3, #2
 8001732:	d008      	beq.n	8001746 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2280      	movs	r2, #128	; 0x80
 8001738:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2200      	movs	r2, #0
 800173e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e052      	b.n	80017ec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f022 0216 	bic.w	r2, r2, #22
 8001754:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	695a      	ldr	r2, [r3, #20]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001764:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176a:	2b00      	cmp	r3, #0
 800176c:	d103      	bne.n	8001776 <HAL_DMA_Abort+0x62>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001772:	2b00      	cmp	r3, #0
 8001774:	d007      	beq.n	8001786 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f022 0208 	bic.w	r2, r2, #8
 8001784:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f022 0201 	bic.w	r2, r2, #1
 8001794:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001796:	e013      	b.n	80017c0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001798:	f7ff fd6c 	bl	8001274 <HAL_GetTick>
 800179c:	4602      	mov	r2, r0
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b05      	cmp	r3, #5
 80017a4:	d90c      	bls.n	80017c0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2220      	movs	r2, #32
 80017aa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2200      	movs	r2, #0
 80017b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2203      	movs	r2, #3
 80017b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80017bc:	2303      	movs	r3, #3
 80017be:	e015      	b.n	80017ec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d1e4      	bne.n	8001798 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017d2:	223f      	movs	r2, #63	; 0x3f
 80017d4:	409a      	lsls	r2, r3
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2200      	movs	r2, #0
 80017de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2201      	movs	r2, #1
 80017e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d004      	beq.n	8001812 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2280      	movs	r2, #128	; 0x80
 800180c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e00c      	b.n	800182c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2205      	movs	r2, #5
 8001816:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f022 0201 	bic.w	r2, r2, #1
 8001828:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800182a:	2300      	movs	r3, #0
}
 800182c:	4618      	mov	r0, r3
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001840:	2300      	movs	r3, #0
 8001842:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001844:	4b92      	ldr	r3, [pc, #584]	; (8001a90 <HAL_DMA_IRQHandler+0x258>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a92      	ldr	r2, [pc, #584]	; (8001a94 <HAL_DMA_IRQHandler+0x25c>)
 800184a:	fba2 2303 	umull	r2, r3, r2, r3
 800184e:	0a9b      	lsrs	r3, r3, #10
 8001850:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001856:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001862:	2208      	movs	r2, #8
 8001864:	409a      	lsls	r2, r3
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	4013      	ands	r3, r2
 800186a:	2b00      	cmp	r3, #0
 800186c:	d01a      	beq.n	80018a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	2b00      	cmp	r3, #0
 800187a:	d013      	beq.n	80018a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f022 0204 	bic.w	r2, r2, #4
 800188a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001890:	2208      	movs	r2, #8
 8001892:	409a      	lsls	r2, r3
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800189c:	f043 0201 	orr.w	r2, r3, #1
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018a8:	2201      	movs	r2, #1
 80018aa:	409a      	lsls	r2, r3
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	4013      	ands	r3, r2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d012      	beq.n	80018da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d00b      	beq.n	80018da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018c6:	2201      	movs	r2, #1
 80018c8:	409a      	lsls	r2, r3
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018d2:	f043 0202 	orr.w	r2, r3, #2
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018de:	2204      	movs	r2, #4
 80018e0:	409a      	lsls	r2, r3
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4013      	ands	r3, r2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d012      	beq.n	8001910 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d00b      	beq.n	8001910 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018fc:	2204      	movs	r2, #4
 80018fe:	409a      	lsls	r2, r3
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001908:	f043 0204 	orr.w	r2, r3, #4
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001914:	2210      	movs	r2, #16
 8001916:	409a      	lsls	r2, r3
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4013      	ands	r3, r2
 800191c:	2b00      	cmp	r3, #0
 800191e:	d043      	beq.n	80019a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0308 	and.w	r3, r3, #8
 800192a:	2b00      	cmp	r3, #0
 800192c:	d03c      	beq.n	80019a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001932:	2210      	movs	r2, #16
 8001934:	409a      	lsls	r2, r3
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d018      	beq.n	800197a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d108      	bne.n	8001968 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195a:	2b00      	cmp	r3, #0
 800195c:	d024      	beq.n	80019a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	4798      	blx	r3
 8001966:	e01f      	b.n	80019a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800196c:	2b00      	cmp	r3, #0
 800196e:	d01b      	beq.n	80019a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	4798      	blx	r3
 8001978:	e016      	b.n	80019a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001984:	2b00      	cmp	r3, #0
 8001986:	d107      	bne.n	8001998 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f022 0208 	bic.w	r2, r2, #8
 8001996:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199c:	2b00      	cmp	r3, #0
 800199e:	d003      	beq.n	80019a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019ac:	2220      	movs	r2, #32
 80019ae:	409a      	lsls	r2, r3
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	4013      	ands	r3, r2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	f000 808e 	beq.w	8001ad6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0310 	and.w	r3, r3, #16
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	f000 8086 	beq.w	8001ad6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019ce:	2220      	movs	r2, #32
 80019d0:	409a      	lsls	r2, r3
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	2b05      	cmp	r3, #5
 80019e0:	d136      	bne.n	8001a50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f022 0216 	bic.w	r2, r2, #22
 80019f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	695a      	ldr	r2, [r3, #20]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d103      	bne.n	8001a12 <HAL_DMA_IRQHandler+0x1da>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d007      	beq.n	8001a22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f022 0208 	bic.w	r2, r2, #8
 8001a20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a26:	223f      	movs	r2, #63	; 0x3f
 8001a28:	409a      	lsls	r2, r3
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d07d      	beq.n	8001b42 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	4798      	blx	r3
        }
        return;
 8001a4e:	e078      	b.n	8001b42 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d01c      	beq.n	8001a98 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d108      	bne.n	8001a7e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d030      	beq.n	8001ad6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	4798      	blx	r3
 8001a7c:	e02b      	b.n	8001ad6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d027      	beq.n	8001ad6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	4798      	blx	r3
 8001a8e:	e022      	b.n	8001ad6 <HAL_DMA_IRQHandler+0x29e>
 8001a90:	20000000 	.word	0x20000000
 8001a94:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d10f      	bne.n	8001ac6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f022 0210 	bic.w	r2, r2, #16
 8001ab4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d003      	beq.n	8001ad6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d032      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d022      	beq.n	8001b30 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2205      	movs	r2, #5
 8001aee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 0201 	bic.w	r2, r2, #1
 8001b00:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	3301      	adds	r3, #1
 8001b06:	60bb      	str	r3, [r7, #8]
 8001b08:	697a      	ldr	r2, [r7, #20]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d307      	bcc.n	8001b1e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d1f2      	bne.n	8001b02 <HAL_DMA_IRQHandler+0x2ca>
 8001b1c:	e000      	b.n	8001b20 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001b1e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d005      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	4798      	blx	r3
 8001b40:	e000      	b.n	8001b44 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001b42:	bf00      	nop
    }
  }
}
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop

08001b4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b085      	sub	sp, #20
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	607a      	str	r2, [r7, #4]
 8001b58:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001b68:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	683a      	ldr	r2, [r7, #0]
 8001b70:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	2b40      	cmp	r3, #64	; 0x40
 8001b78:	d108      	bne.n	8001b8c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	68ba      	ldr	r2, [r7, #8]
 8001b88:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001b8a:	e007      	b.n	8001b9c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	68ba      	ldr	r2, [r7, #8]
 8001b92:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	60da      	str	r2, [r3, #12]
}
 8001b9c:	bf00      	nop
 8001b9e:	3714      	adds	r7, #20
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	3b10      	subs	r3, #16
 8001bb8:	4a13      	ldr	r2, [pc, #76]	; (8001c08 <DMA_CalcBaseAndBitshift+0x60>)
 8001bba:	fba2 2303 	umull	r2, r3, r2, r3
 8001bbe:	091b      	lsrs	r3, r3, #4
 8001bc0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001bc2:	4a12      	ldr	r2, [pc, #72]	; (8001c0c <DMA_CalcBaseAndBitshift+0x64>)
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2b03      	cmp	r3, #3
 8001bd4:	d908      	bls.n	8001be8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <DMA_CalcBaseAndBitshift+0x68>)
 8001bde:	4013      	ands	r3, r2
 8001be0:	1d1a      	adds	r2, r3, #4
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	659a      	str	r2, [r3, #88]	; 0x58
 8001be6:	e006      	b.n	8001bf6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	461a      	mov	r2, r3
 8001bee:	4b08      	ldr	r3, [pc, #32]	; (8001c10 <DMA_CalcBaseAndBitshift+0x68>)
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3714      	adds	r7, #20
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	aaaaaaab 	.word	0xaaaaaaab
 8001c0c:	08004c3c 	.word	0x08004c3c
 8001c10:	fffffc00 	.word	0xfffffc00

08001c14 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c24:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d11f      	bne.n	8001c6e <DMA_CheckFifoParam+0x5a>
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	2b03      	cmp	r3, #3
 8001c32:	d856      	bhi.n	8001ce2 <DMA_CheckFifoParam+0xce>
 8001c34:	a201      	add	r2, pc, #4	; (adr r2, 8001c3c <DMA_CheckFifoParam+0x28>)
 8001c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c3a:	bf00      	nop
 8001c3c:	08001c4d 	.word	0x08001c4d
 8001c40:	08001c5f 	.word	0x08001c5f
 8001c44:	08001c4d 	.word	0x08001c4d
 8001c48:	08001ce3 	.word	0x08001ce3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d046      	beq.n	8001ce6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c5c:	e043      	b.n	8001ce6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c62:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001c66:	d140      	bne.n	8001cea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c6c:	e03d      	b.n	8001cea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c76:	d121      	bne.n	8001cbc <DMA_CheckFifoParam+0xa8>
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	2b03      	cmp	r3, #3
 8001c7c:	d837      	bhi.n	8001cee <DMA_CheckFifoParam+0xda>
 8001c7e:	a201      	add	r2, pc, #4	; (adr r2, 8001c84 <DMA_CheckFifoParam+0x70>)
 8001c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c84:	08001c95 	.word	0x08001c95
 8001c88:	08001c9b 	.word	0x08001c9b
 8001c8c:	08001c95 	.word	0x08001c95
 8001c90:	08001cad 	.word	0x08001cad
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	73fb      	strb	r3, [r7, #15]
      break;
 8001c98:	e030      	b.n	8001cfc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d025      	beq.n	8001cf2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001caa:	e022      	b.n	8001cf2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cb0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001cb4:	d11f      	bne.n	8001cf6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001cba:	e01c      	b.n	8001cf6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d903      	bls.n	8001cca <DMA_CheckFifoParam+0xb6>
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	2b03      	cmp	r3, #3
 8001cc6:	d003      	beq.n	8001cd0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001cc8:	e018      	b.n	8001cfc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	73fb      	strb	r3, [r7, #15]
      break;
 8001cce:	e015      	b.n	8001cfc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d00e      	beq.n	8001cfa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	73fb      	strb	r3, [r7, #15]
      break;
 8001ce0:	e00b      	b.n	8001cfa <DMA_CheckFifoParam+0xe6>
      break;
 8001ce2:	bf00      	nop
 8001ce4:	e00a      	b.n	8001cfc <DMA_CheckFifoParam+0xe8>
      break;
 8001ce6:	bf00      	nop
 8001ce8:	e008      	b.n	8001cfc <DMA_CheckFifoParam+0xe8>
      break;
 8001cea:	bf00      	nop
 8001cec:	e006      	b.n	8001cfc <DMA_CheckFifoParam+0xe8>
      break;
 8001cee:	bf00      	nop
 8001cf0:	e004      	b.n	8001cfc <DMA_CheckFifoParam+0xe8>
      break;
 8001cf2:	bf00      	nop
 8001cf4:	e002      	b.n	8001cfc <DMA_CheckFifoParam+0xe8>
      break;   
 8001cf6:	bf00      	nop
 8001cf8:	e000      	b.n	8001cfc <DMA_CheckFifoParam+0xe8>
      break;
 8001cfa:	bf00      	nop
    }
  } 
  
  return status; 
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3714      	adds	r7, #20
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop

08001d0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b089      	sub	sp, #36	; 0x24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001d22:	2300      	movs	r3, #0
 8001d24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001d26:	2300      	movs	r3, #0
 8001d28:	61fb      	str	r3, [r7, #28]
 8001d2a:	e175      	b.n	8002018 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	697a      	ldr	r2, [r7, #20]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d40:	693a      	ldr	r2, [r7, #16]
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	f040 8164 	bne.w	8002012 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d00b      	beq.n	8001d6a <HAL_GPIO_Init+0x5e>
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d007      	beq.n	8001d6a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d5e:	2b11      	cmp	r3, #17
 8001d60:	d003      	beq.n	8001d6a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b12      	cmp	r3, #18
 8001d68:	d130      	bne.n	8001dcc <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	2203      	movs	r2, #3
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	68da      	ldr	r2, [r3, #12]
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001da0:	2201      	movs	r2, #1
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	43db      	mvns	r3, r3
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	4013      	ands	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	091b      	lsrs	r3, r3, #4
 8001db6:	f003 0201 	and.w	r2, r3, #1
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	2203      	movs	r2, #3
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	69ba      	ldr	r2, [r7, #24]
 8001de0:	4013      	ands	r3, r2
 8001de2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	689a      	ldr	r2, [r3, #8]
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d003      	beq.n	8001e0c <HAL_GPIO_Init+0x100>
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	2b12      	cmp	r3, #18
 8001e0a:	d123      	bne.n	8001e54 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	08da      	lsrs	r2, r3, #3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	3208      	adds	r2, #8
 8001e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	f003 0307 	and.w	r3, r3, #7
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	220f      	movs	r2, #15
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	691a      	ldr	r2, [r3, #16]
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	08da      	lsrs	r2, r3, #3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	3208      	adds	r2, #8
 8001e4e:	69b9      	ldr	r1, [r7, #24]
 8001e50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	2203      	movs	r2, #3
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f003 0203 	and.w	r2, r3, #3
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	f000 80be 	beq.w	8002012 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e96:	4b66      	ldr	r3, [pc, #408]	; (8002030 <HAL_GPIO_Init+0x324>)
 8001e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9a:	4a65      	ldr	r2, [pc, #404]	; (8002030 <HAL_GPIO_Init+0x324>)
 8001e9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ea0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea2:	4b63      	ldr	r3, [pc, #396]	; (8002030 <HAL_GPIO_Init+0x324>)
 8001ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001eae:	4a61      	ldr	r2, [pc, #388]	; (8002034 <HAL_GPIO_Init+0x328>)
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	089b      	lsrs	r3, r3, #2
 8001eb4:	3302      	adds	r3, #2
 8001eb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	220f      	movs	r2, #15
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a58      	ldr	r2, [pc, #352]	; (8002038 <HAL_GPIO_Init+0x32c>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d037      	beq.n	8001f4a <HAL_GPIO_Init+0x23e>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a57      	ldr	r2, [pc, #348]	; (800203c <HAL_GPIO_Init+0x330>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d031      	beq.n	8001f46 <HAL_GPIO_Init+0x23a>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a56      	ldr	r2, [pc, #344]	; (8002040 <HAL_GPIO_Init+0x334>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d02b      	beq.n	8001f42 <HAL_GPIO_Init+0x236>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a55      	ldr	r2, [pc, #340]	; (8002044 <HAL_GPIO_Init+0x338>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d025      	beq.n	8001f3e <HAL_GPIO_Init+0x232>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a54      	ldr	r2, [pc, #336]	; (8002048 <HAL_GPIO_Init+0x33c>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d01f      	beq.n	8001f3a <HAL_GPIO_Init+0x22e>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a53      	ldr	r2, [pc, #332]	; (800204c <HAL_GPIO_Init+0x340>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d019      	beq.n	8001f36 <HAL_GPIO_Init+0x22a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a52      	ldr	r2, [pc, #328]	; (8002050 <HAL_GPIO_Init+0x344>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d013      	beq.n	8001f32 <HAL_GPIO_Init+0x226>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a51      	ldr	r2, [pc, #324]	; (8002054 <HAL_GPIO_Init+0x348>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d00d      	beq.n	8001f2e <HAL_GPIO_Init+0x222>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a50      	ldr	r2, [pc, #320]	; (8002058 <HAL_GPIO_Init+0x34c>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d007      	beq.n	8001f2a <HAL_GPIO_Init+0x21e>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a4f      	ldr	r2, [pc, #316]	; (800205c <HAL_GPIO_Init+0x350>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d101      	bne.n	8001f26 <HAL_GPIO_Init+0x21a>
 8001f22:	2309      	movs	r3, #9
 8001f24:	e012      	b.n	8001f4c <HAL_GPIO_Init+0x240>
 8001f26:	230a      	movs	r3, #10
 8001f28:	e010      	b.n	8001f4c <HAL_GPIO_Init+0x240>
 8001f2a:	2308      	movs	r3, #8
 8001f2c:	e00e      	b.n	8001f4c <HAL_GPIO_Init+0x240>
 8001f2e:	2307      	movs	r3, #7
 8001f30:	e00c      	b.n	8001f4c <HAL_GPIO_Init+0x240>
 8001f32:	2306      	movs	r3, #6
 8001f34:	e00a      	b.n	8001f4c <HAL_GPIO_Init+0x240>
 8001f36:	2305      	movs	r3, #5
 8001f38:	e008      	b.n	8001f4c <HAL_GPIO_Init+0x240>
 8001f3a:	2304      	movs	r3, #4
 8001f3c:	e006      	b.n	8001f4c <HAL_GPIO_Init+0x240>
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e004      	b.n	8001f4c <HAL_GPIO_Init+0x240>
 8001f42:	2302      	movs	r3, #2
 8001f44:	e002      	b.n	8001f4c <HAL_GPIO_Init+0x240>
 8001f46:	2301      	movs	r3, #1
 8001f48:	e000      	b.n	8001f4c <HAL_GPIO_Init+0x240>
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	69fa      	ldr	r2, [r7, #28]
 8001f4e:	f002 0203 	and.w	r2, r2, #3
 8001f52:	0092      	lsls	r2, r2, #2
 8001f54:	4093      	lsls	r3, r2
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001f5c:	4935      	ldr	r1, [pc, #212]	; (8002034 <HAL_GPIO_Init+0x328>)
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	089b      	lsrs	r3, r3, #2
 8001f62:	3302      	adds	r3, #2
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f6a:	4b3d      	ldr	r3, [pc, #244]	; (8002060 <HAL_GPIO_Init+0x354>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	43db      	mvns	r3, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4013      	ands	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f8e:	4a34      	ldr	r2, [pc, #208]	; (8002060 <HAL_GPIO_Init+0x354>)
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f94:	4b32      	ldr	r3, [pc, #200]	; (8002060 <HAL_GPIO_Init+0x354>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fb8:	4a29      	ldr	r2, [pc, #164]	; (8002060 <HAL_GPIO_Init+0x354>)
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fbe:	4b28      	ldr	r3, [pc, #160]	; (8002060 <HAL_GPIO_Init+0x354>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fe2:	4a1f      	ldr	r2, [pc, #124]	; (8002060 <HAL_GPIO_Init+0x354>)
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fe8:	4b1d      	ldr	r3, [pc, #116]	; (8002060 <HAL_GPIO_Init+0x354>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d003      	beq.n	800200c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	4313      	orrs	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800200c:	4a14      	ldr	r2, [pc, #80]	; (8002060 <HAL_GPIO_Init+0x354>)
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	3301      	adds	r3, #1
 8002016:	61fb      	str	r3, [r7, #28]
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	2b0f      	cmp	r3, #15
 800201c:	f67f ae86 	bls.w	8001d2c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002020:	bf00      	nop
 8002022:	bf00      	nop
 8002024:	3724      	adds	r7, #36	; 0x24
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	40023800 	.word	0x40023800
 8002034:	40013800 	.word	0x40013800
 8002038:	40020000 	.word	0x40020000
 800203c:	40020400 	.word	0x40020400
 8002040:	40020800 	.word	0x40020800
 8002044:	40020c00 	.word	0x40020c00
 8002048:	40021000 	.word	0x40021000
 800204c:	40021400 	.word	0x40021400
 8002050:	40021800 	.word	0x40021800
 8002054:	40021c00 	.word	0x40021c00
 8002058:	40022000 	.word	0x40022000
 800205c:	40022400 	.word	0x40022400
 8002060:	40013c00 	.word	0x40013c00

08002064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	460b      	mov	r3, r1
 800206e:	807b      	strh	r3, [r7, #2]
 8002070:	4613      	mov	r3, r2
 8002072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002074:	787b      	ldrb	r3, [r7, #1]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800207a:	887a      	ldrh	r2, [r7, #2]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002080:	e003      	b.n	800208a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002082:	887b      	ldrh	r3, [r7, #2]
 8002084:	041a      	lsls	r2, r3, #16
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	619a      	str	r2, [r3, #24]
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800209c:	4b05      	ldr	r3, [pc, #20]	; (80020b4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a04      	ldr	r2, [pc, #16]	; (80020b4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80020a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020a6:	6013      	str	r3, [r2, #0]
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	40007000 	.word	0x40007000

080020b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80020c0:	2300      	movs	r3, #0
 80020c2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d101      	bne.n	80020ce <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e291      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	f000 8087 	beq.w	80021ea <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020dc:	4b96      	ldr	r3, [pc, #600]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f003 030c 	and.w	r3, r3, #12
 80020e4:	2b04      	cmp	r3, #4
 80020e6:	d00c      	beq.n	8002102 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020e8:	4b93      	ldr	r3, [pc, #588]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f003 030c 	and.w	r3, r3, #12
 80020f0:	2b08      	cmp	r3, #8
 80020f2:	d112      	bne.n	800211a <HAL_RCC_OscConfig+0x62>
 80020f4:	4b90      	ldr	r3, [pc, #576]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002100:	d10b      	bne.n	800211a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002102:	4b8d      	ldr	r3, [pc, #564]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d06c      	beq.n	80021e8 <HAL_RCC_OscConfig+0x130>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d168      	bne.n	80021e8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e26b      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002122:	d106      	bne.n	8002132 <HAL_RCC_OscConfig+0x7a>
 8002124:	4b84      	ldr	r3, [pc, #528]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a83      	ldr	r2, [pc, #524]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 800212a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800212e:	6013      	str	r3, [r2, #0]
 8002130:	e02e      	b.n	8002190 <HAL_RCC_OscConfig+0xd8>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10c      	bne.n	8002154 <HAL_RCC_OscConfig+0x9c>
 800213a:	4b7f      	ldr	r3, [pc, #508]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a7e      	ldr	r2, [pc, #504]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002140:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002144:	6013      	str	r3, [r2, #0]
 8002146:	4b7c      	ldr	r3, [pc, #496]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a7b      	ldr	r2, [pc, #492]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 800214c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002150:	6013      	str	r3, [r2, #0]
 8002152:	e01d      	b.n	8002190 <HAL_RCC_OscConfig+0xd8>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800215c:	d10c      	bne.n	8002178 <HAL_RCC_OscConfig+0xc0>
 800215e:	4b76      	ldr	r3, [pc, #472]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a75      	ldr	r2, [pc, #468]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002164:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002168:	6013      	str	r3, [r2, #0]
 800216a:	4b73      	ldr	r3, [pc, #460]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a72      	ldr	r2, [pc, #456]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002170:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002174:	6013      	str	r3, [r2, #0]
 8002176:	e00b      	b.n	8002190 <HAL_RCC_OscConfig+0xd8>
 8002178:	4b6f      	ldr	r3, [pc, #444]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a6e      	ldr	r2, [pc, #440]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 800217e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002182:	6013      	str	r3, [r2, #0]
 8002184:	4b6c      	ldr	r3, [pc, #432]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a6b      	ldr	r2, [pc, #428]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 800218a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800218e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d013      	beq.n	80021c0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002198:	f7ff f86c 	bl	8001274 <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800219e:	e008      	b.n	80021b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021a0:	f7ff f868 	bl	8001274 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b64      	cmp	r3, #100	; 0x64
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e21f      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021b2:	4b61      	ldr	r3, [pc, #388]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d0f0      	beq.n	80021a0 <HAL_RCC_OscConfig+0xe8>
 80021be:	e014      	b.n	80021ea <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c0:	f7ff f858 	bl	8001274 <HAL_GetTick>
 80021c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021c6:	e008      	b.n	80021da <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021c8:	f7ff f854 	bl	8001274 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b64      	cmp	r3, #100	; 0x64
 80021d4:	d901      	bls.n	80021da <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e20b      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021da:	4b57      	ldr	r3, [pc, #348]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1f0      	bne.n	80021c8 <HAL_RCC_OscConfig+0x110>
 80021e6:	e000      	b.n	80021ea <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d069      	beq.n	80022ca <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021f6:	4b50      	ldr	r3, [pc, #320]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f003 030c 	and.w	r3, r3, #12
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d00b      	beq.n	800221a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002202:	4b4d      	ldr	r3, [pc, #308]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 030c 	and.w	r3, r3, #12
 800220a:	2b08      	cmp	r3, #8
 800220c:	d11c      	bne.n	8002248 <HAL_RCC_OscConfig+0x190>
 800220e:	4b4a      	ldr	r3, [pc, #296]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d116      	bne.n	8002248 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800221a:	4b47      	ldr	r3, [pc, #284]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d005      	beq.n	8002232 <HAL_RCC_OscConfig+0x17a>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d001      	beq.n	8002232 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e1df      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002232:	4b41      	ldr	r3, [pc, #260]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	691b      	ldr	r3, [r3, #16]
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	493d      	ldr	r1, [pc, #244]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002242:	4313      	orrs	r3, r2
 8002244:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002246:	e040      	b.n	80022ca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d023      	beq.n	8002298 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002250:	4b39      	ldr	r3, [pc, #228]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a38      	ldr	r2, [pc, #224]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002256:	f043 0301 	orr.w	r3, r3, #1
 800225a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800225c:	f7ff f80a 	bl	8001274 <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002264:	f7ff f806 	bl	8001274 <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e1bd      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002276:	4b30      	ldr	r3, [pc, #192]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d0f0      	beq.n	8002264 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002282:	4b2d      	ldr	r3, [pc, #180]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	4929      	ldr	r1, [pc, #164]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002292:	4313      	orrs	r3, r2
 8002294:	600b      	str	r3, [r1, #0]
 8002296:	e018      	b.n	80022ca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002298:	4b27      	ldr	r3, [pc, #156]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a26      	ldr	r2, [pc, #152]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 800229e:	f023 0301 	bic.w	r3, r3, #1
 80022a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a4:	f7fe ffe6 	bl	8001274 <HAL_GetTick>
 80022a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022aa:	e008      	b.n	80022be <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ac:	f7fe ffe2 	bl	8001274 <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e199      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022be:	4b1e      	ldr	r3, [pc, #120]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d1f0      	bne.n	80022ac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0308 	and.w	r3, r3, #8
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d038      	beq.n	8002348 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d019      	beq.n	8002312 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022de:	4b16      	ldr	r3, [pc, #88]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 80022e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022e2:	4a15      	ldr	r2, [pc, #84]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 80022e4:	f043 0301 	orr.w	r3, r3, #1
 80022e8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ea:	f7fe ffc3 	bl	8001274 <HAL_GetTick>
 80022ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022f0:	e008      	b.n	8002304 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022f2:	f7fe ffbf 	bl	8001274 <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e176      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002304:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002306:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0f0      	beq.n	80022f2 <HAL_RCC_OscConfig+0x23a>
 8002310:	e01a      	b.n	8002348 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002312:	4b09      	ldr	r3, [pc, #36]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002314:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002316:	4a08      	ldr	r2, [pc, #32]	; (8002338 <HAL_RCC_OscConfig+0x280>)
 8002318:	f023 0301 	bic.w	r3, r3, #1
 800231c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800231e:	f7fe ffa9 	bl	8001274 <HAL_GetTick>
 8002322:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002324:	e00a      	b.n	800233c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002326:	f7fe ffa5 	bl	8001274 <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d903      	bls.n	800233c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e15c      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
 8002338:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800233c:	4b91      	ldr	r3, [pc, #580]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 800233e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1ee      	bne.n	8002326 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	2b00      	cmp	r3, #0
 8002352:	f000 80a4 	beq.w	800249e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002356:	4b8b      	ldr	r3, [pc, #556]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d10d      	bne.n	800237e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002362:	4b88      	ldr	r3, [pc, #544]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002366:	4a87      	ldr	r2, [pc, #540]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800236c:	6413      	str	r3, [r2, #64]	; 0x40
 800236e:	4b85      	ldr	r3, [pc, #532]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800237a:	2301      	movs	r3, #1
 800237c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800237e:	4b82      	ldr	r3, [pc, #520]	; (8002588 <HAL_RCC_OscConfig+0x4d0>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002386:	2b00      	cmp	r3, #0
 8002388:	d118      	bne.n	80023bc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800238a:	4b7f      	ldr	r3, [pc, #508]	; (8002588 <HAL_RCC_OscConfig+0x4d0>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a7e      	ldr	r2, [pc, #504]	; (8002588 <HAL_RCC_OscConfig+0x4d0>)
 8002390:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002394:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002396:	f7fe ff6d 	bl	8001274 <HAL_GetTick>
 800239a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800239c:	e008      	b.n	80023b0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800239e:	f7fe ff69 	bl	8001274 <HAL_GetTick>
 80023a2:	4602      	mov	r2, r0
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	2b64      	cmp	r3, #100	; 0x64
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e120      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023b0:	4b75      	ldr	r3, [pc, #468]	; (8002588 <HAL_RCC_OscConfig+0x4d0>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d0f0      	beq.n	800239e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d106      	bne.n	80023d2 <HAL_RCC_OscConfig+0x31a>
 80023c4:	4b6f      	ldr	r3, [pc, #444]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 80023c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023c8:	4a6e      	ldr	r2, [pc, #440]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 80023ca:	f043 0301 	orr.w	r3, r3, #1
 80023ce:	6713      	str	r3, [r2, #112]	; 0x70
 80023d0:	e02d      	b.n	800242e <HAL_RCC_OscConfig+0x376>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d10c      	bne.n	80023f4 <HAL_RCC_OscConfig+0x33c>
 80023da:	4b6a      	ldr	r3, [pc, #424]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 80023dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023de:	4a69      	ldr	r2, [pc, #420]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 80023e0:	f023 0301 	bic.w	r3, r3, #1
 80023e4:	6713      	str	r3, [r2, #112]	; 0x70
 80023e6:	4b67      	ldr	r3, [pc, #412]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 80023e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ea:	4a66      	ldr	r2, [pc, #408]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 80023ec:	f023 0304 	bic.w	r3, r3, #4
 80023f0:	6713      	str	r3, [r2, #112]	; 0x70
 80023f2:	e01c      	b.n	800242e <HAL_RCC_OscConfig+0x376>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	2b05      	cmp	r3, #5
 80023fa:	d10c      	bne.n	8002416 <HAL_RCC_OscConfig+0x35e>
 80023fc:	4b61      	ldr	r3, [pc, #388]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 80023fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002400:	4a60      	ldr	r2, [pc, #384]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002402:	f043 0304 	orr.w	r3, r3, #4
 8002406:	6713      	str	r3, [r2, #112]	; 0x70
 8002408:	4b5e      	ldr	r3, [pc, #376]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 800240a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800240c:	4a5d      	ldr	r2, [pc, #372]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 800240e:	f043 0301 	orr.w	r3, r3, #1
 8002412:	6713      	str	r3, [r2, #112]	; 0x70
 8002414:	e00b      	b.n	800242e <HAL_RCC_OscConfig+0x376>
 8002416:	4b5b      	ldr	r3, [pc, #364]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800241a:	4a5a      	ldr	r2, [pc, #360]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 800241c:	f023 0301 	bic.w	r3, r3, #1
 8002420:	6713      	str	r3, [r2, #112]	; 0x70
 8002422:	4b58      	ldr	r3, [pc, #352]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002426:	4a57      	ldr	r2, [pc, #348]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002428:	f023 0304 	bic.w	r3, r3, #4
 800242c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d015      	beq.n	8002462 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002436:	f7fe ff1d 	bl	8001274 <HAL_GetTick>
 800243a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800243c:	e00a      	b.n	8002454 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800243e:	f7fe ff19 	bl	8001274 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	f241 3288 	movw	r2, #5000	; 0x1388
 800244c:	4293      	cmp	r3, r2
 800244e:	d901      	bls.n	8002454 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e0ce      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002454:	4b4b      	ldr	r3, [pc, #300]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002456:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002458:	f003 0302 	and.w	r3, r3, #2
 800245c:	2b00      	cmp	r3, #0
 800245e:	d0ee      	beq.n	800243e <HAL_RCC_OscConfig+0x386>
 8002460:	e014      	b.n	800248c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002462:	f7fe ff07 	bl	8001274 <HAL_GetTick>
 8002466:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002468:	e00a      	b.n	8002480 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800246a:	f7fe ff03 	bl	8001274 <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	f241 3288 	movw	r2, #5000	; 0x1388
 8002478:	4293      	cmp	r3, r2
 800247a:	d901      	bls.n	8002480 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e0b8      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002480:	4b40      	ldr	r3, [pc, #256]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d1ee      	bne.n	800246a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800248c:	7dfb      	ldrb	r3, [r7, #23]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d105      	bne.n	800249e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002492:	4b3c      	ldr	r3, [pc, #240]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002496:	4a3b      	ldr	r2, [pc, #236]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002498:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800249c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	f000 80a4 	beq.w	80025f0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024a8:	4b36      	ldr	r3, [pc, #216]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f003 030c 	and.w	r3, r3, #12
 80024b0:	2b08      	cmp	r3, #8
 80024b2:	d06b      	beq.n	800258c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d149      	bne.n	8002550 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024bc:	4b31      	ldr	r3, [pc, #196]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a30      	ldr	r2, [pc, #192]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 80024c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c8:	f7fe fed4 	bl	8001274 <HAL_GetTick>
 80024cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ce:	e008      	b.n	80024e2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024d0:	f7fe fed0 	bl	8001274 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e087      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024e2:	4b28      	ldr	r3, [pc, #160]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d1f0      	bne.n	80024d0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	69da      	ldr	r2, [r3, #28]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a1b      	ldr	r3, [r3, #32]
 80024f6:	431a      	orrs	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024fc:	019b      	lsls	r3, r3, #6
 80024fe:	431a      	orrs	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002504:	085b      	lsrs	r3, r3, #1
 8002506:	3b01      	subs	r3, #1
 8002508:	041b      	lsls	r3, r3, #16
 800250a:	431a      	orrs	r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002510:	061b      	lsls	r3, r3, #24
 8002512:	4313      	orrs	r3, r2
 8002514:	4a1b      	ldr	r2, [pc, #108]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002516:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800251a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800251c:	4b19      	ldr	r3, [pc, #100]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a18      	ldr	r2, [pc, #96]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002522:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002526:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002528:	f7fe fea4 	bl	8001274 <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002530:	f7fe fea0 	bl	8001274 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e057      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002542:	4b10      	ldr	r3, [pc, #64]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d0f0      	beq.n	8002530 <HAL_RCC_OscConfig+0x478>
 800254e:	e04f      	b.n	80025f0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002550:	4b0c      	ldr	r3, [pc, #48]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a0b      	ldr	r2, [pc, #44]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002556:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800255a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800255c:	f7fe fe8a 	bl	8001274 <HAL_GetTick>
 8002560:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002562:	e008      	b.n	8002576 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002564:	f7fe fe86 	bl	8001274 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b02      	cmp	r3, #2
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e03d      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002576:	4b03      	ldr	r3, [pc, #12]	; (8002584 <HAL_RCC_OscConfig+0x4cc>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1f0      	bne.n	8002564 <HAL_RCC_OscConfig+0x4ac>
 8002582:	e035      	b.n	80025f0 <HAL_RCC_OscConfig+0x538>
 8002584:	40023800 	.word	0x40023800
 8002588:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800258c:	4b1b      	ldr	r3, [pc, #108]	; (80025fc <HAL_RCC_OscConfig+0x544>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d028      	beq.n	80025ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d121      	bne.n	80025ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d11a      	bne.n	80025ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025b6:	68fa      	ldr	r2, [r7, #12]
 80025b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80025bc:	4013      	ands	r3, r2
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80025c2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d111      	bne.n	80025ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d2:	085b      	lsrs	r3, r3, #1
 80025d4:	3b01      	subs	r3, #1
 80025d6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025d8:	429a      	cmp	r2, r3
 80025da:	d107      	bne.n	80025ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d001      	beq.n	80025f0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e000      	b.n	80025f2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40023800 	.word	0x40023800

08002600 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800260a:	2300      	movs	r3, #0
 800260c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d101      	bne.n	8002618 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e0d0      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002618:	4b6a      	ldr	r3, [pc, #424]	; (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 030f 	and.w	r3, r3, #15
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d910      	bls.n	8002648 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002626:	4b67      	ldr	r3, [pc, #412]	; (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f023 020f 	bic.w	r2, r3, #15
 800262e:	4965      	ldr	r1, [pc, #404]	; (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	4313      	orrs	r3, r2
 8002634:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002636:	4b63      	ldr	r3, [pc, #396]	; (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 030f 	and.w	r3, r3, #15
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	429a      	cmp	r2, r3
 8002642:	d001      	beq.n	8002648 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e0b8      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d020      	beq.n	8002696 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0304 	and.w	r3, r3, #4
 800265c:	2b00      	cmp	r3, #0
 800265e:	d005      	beq.n	800266c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002660:	4b59      	ldr	r3, [pc, #356]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	4a58      	ldr	r2, [pc, #352]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 8002666:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800266a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0308 	and.w	r3, r3, #8
 8002674:	2b00      	cmp	r3, #0
 8002676:	d005      	beq.n	8002684 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002678:	4b53      	ldr	r3, [pc, #332]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	4a52      	ldr	r2, [pc, #328]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 800267e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002682:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002684:	4b50      	ldr	r3, [pc, #320]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	494d      	ldr	r1, [pc, #308]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 8002692:	4313      	orrs	r3, r2
 8002694:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d040      	beq.n	8002724 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d107      	bne.n	80026ba <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026aa:	4b47      	ldr	r3, [pc, #284]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d115      	bne.n	80026e2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e07f      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d107      	bne.n	80026d2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026c2:	4b41      	ldr	r3, [pc, #260]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d109      	bne.n	80026e2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e073      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d2:	4b3d      	ldr	r3, [pc, #244]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d101      	bne.n	80026e2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e06b      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026e2:	4b39      	ldr	r3, [pc, #228]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f023 0203 	bic.w	r2, r3, #3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	4936      	ldr	r1, [pc, #216]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026f4:	f7fe fdbe 	bl	8001274 <HAL_GetTick>
 80026f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026fa:	e00a      	b.n	8002712 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026fc:	f7fe fdba 	bl	8001274 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	f241 3288 	movw	r2, #5000	; 0x1388
 800270a:	4293      	cmp	r3, r2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e053      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002712:	4b2d      	ldr	r3, [pc, #180]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	f003 020c 	and.w	r2, r3, #12
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	429a      	cmp	r2, r3
 8002722:	d1eb      	bne.n	80026fc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002724:	4b27      	ldr	r3, [pc, #156]	; (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 030f 	and.w	r3, r3, #15
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	429a      	cmp	r2, r3
 8002730:	d210      	bcs.n	8002754 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002732:	4b24      	ldr	r3, [pc, #144]	; (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f023 020f 	bic.w	r2, r3, #15
 800273a:	4922      	ldr	r1, [pc, #136]	; (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	4313      	orrs	r3, r2
 8002740:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002742:	4b20      	ldr	r3, [pc, #128]	; (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	683a      	ldr	r2, [r7, #0]
 800274c:	429a      	cmp	r2, r3
 800274e:	d001      	beq.n	8002754 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e032      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	d008      	beq.n	8002772 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002760:	4b19      	ldr	r3, [pc, #100]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	4916      	ldr	r1, [pc, #88]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 800276e:	4313      	orrs	r3, r2
 8002770:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0308 	and.w	r3, r3, #8
 800277a:	2b00      	cmp	r3, #0
 800277c:	d009      	beq.n	8002792 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800277e:	4b12      	ldr	r3, [pc, #72]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	490e      	ldr	r1, [pc, #56]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 800278e:	4313      	orrs	r3, r2
 8002790:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002792:	f000 f821 	bl	80027d8 <HAL_RCC_GetSysClockFreq>
 8002796:	4602      	mov	r2, r0
 8002798:	4b0b      	ldr	r3, [pc, #44]	; (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	091b      	lsrs	r3, r3, #4
 800279e:	f003 030f 	and.w	r3, r3, #15
 80027a2:	490a      	ldr	r1, [pc, #40]	; (80027cc <HAL_RCC_ClockConfig+0x1cc>)
 80027a4:	5ccb      	ldrb	r3, [r1, r3]
 80027a6:	fa22 f303 	lsr.w	r3, r2, r3
 80027aa:	4a09      	ldr	r2, [pc, #36]	; (80027d0 <HAL_RCC_ClockConfig+0x1d0>)
 80027ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027ae:	4b09      	ldr	r3, [pc, #36]	; (80027d4 <HAL_RCC_ClockConfig+0x1d4>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fe fd1a 	bl	80011ec <HAL_InitTick>

  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40023c00 	.word	0x40023c00
 80027c8:	40023800 	.word	0x40023800
 80027cc:	08004c24 	.word	0x08004c24
 80027d0:	20000000 	.word	0x20000000
 80027d4:	20000004 	.word	0x20000004

080027d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80027dc:	b084      	sub	sp, #16
 80027de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	607b      	str	r3, [r7, #4]
 80027e4:	2300      	movs	r3, #0
 80027e6:	60fb      	str	r3, [r7, #12]
 80027e8:	2300      	movs	r3, #0
 80027ea:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80027ec:	2300      	movs	r3, #0
 80027ee:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027f0:	4b67      	ldr	r3, [pc, #412]	; (8002990 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f003 030c 	and.w	r3, r3, #12
 80027f8:	2b08      	cmp	r3, #8
 80027fa:	d00d      	beq.n	8002818 <HAL_RCC_GetSysClockFreq+0x40>
 80027fc:	2b08      	cmp	r3, #8
 80027fe:	f200 80bd 	bhi.w	800297c <HAL_RCC_GetSysClockFreq+0x1a4>
 8002802:	2b00      	cmp	r3, #0
 8002804:	d002      	beq.n	800280c <HAL_RCC_GetSysClockFreq+0x34>
 8002806:	2b04      	cmp	r3, #4
 8002808:	d003      	beq.n	8002812 <HAL_RCC_GetSysClockFreq+0x3a>
 800280a:	e0b7      	b.n	800297c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800280c:	4b61      	ldr	r3, [pc, #388]	; (8002994 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800280e:	60bb      	str	r3, [r7, #8]
      break;
 8002810:	e0b7      	b.n	8002982 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002812:	4b61      	ldr	r3, [pc, #388]	; (8002998 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002814:	60bb      	str	r3, [r7, #8]
      break;
 8002816:	e0b4      	b.n	8002982 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002818:	4b5d      	ldr	r3, [pc, #372]	; (8002990 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002820:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002822:	4b5b      	ldr	r3, [pc, #364]	; (8002990 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d04d      	beq.n	80028ca <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800282e:	4b58      	ldr	r3, [pc, #352]	; (8002990 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	099b      	lsrs	r3, r3, #6
 8002834:	461a      	mov	r2, r3
 8002836:	f04f 0300 	mov.w	r3, #0
 800283a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800283e:	f04f 0100 	mov.w	r1, #0
 8002842:	ea02 0800 	and.w	r8, r2, r0
 8002846:	ea03 0901 	and.w	r9, r3, r1
 800284a:	4640      	mov	r0, r8
 800284c:	4649      	mov	r1, r9
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	f04f 0300 	mov.w	r3, #0
 8002856:	014b      	lsls	r3, r1, #5
 8002858:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800285c:	0142      	lsls	r2, r0, #5
 800285e:	4610      	mov	r0, r2
 8002860:	4619      	mov	r1, r3
 8002862:	ebb0 0008 	subs.w	r0, r0, r8
 8002866:	eb61 0109 	sbc.w	r1, r1, r9
 800286a:	f04f 0200 	mov.w	r2, #0
 800286e:	f04f 0300 	mov.w	r3, #0
 8002872:	018b      	lsls	r3, r1, #6
 8002874:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002878:	0182      	lsls	r2, r0, #6
 800287a:	1a12      	subs	r2, r2, r0
 800287c:	eb63 0301 	sbc.w	r3, r3, r1
 8002880:	f04f 0000 	mov.w	r0, #0
 8002884:	f04f 0100 	mov.w	r1, #0
 8002888:	00d9      	lsls	r1, r3, #3
 800288a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800288e:	00d0      	lsls	r0, r2, #3
 8002890:	4602      	mov	r2, r0
 8002892:	460b      	mov	r3, r1
 8002894:	eb12 0208 	adds.w	r2, r2, r8
 8002898:	eb43 0309 	adc.w	r3, r3, r9
 800289c:	f04f 0000 	mov.w	r0, #0
 80028a0:	f04f 0100 	mov.w	r1, #0
 80028a4:	0259      	lsls	r1, r3, #9
 80028a6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80028aa:	0250      	lsls	r0, r2, #9
 80028ac:	4602      	mov	r2, r0
 80028ae:	460b      	mov	r3, r1
 80028b0:	4610      	mov	r0, r2
 80028b2:	4619      	mov	r1, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	461a      	mov	r2, r3
 80028b8:	f04f 0300 	mov.w	r3, #0
 80028bc:	f7fd fd00 	bl	80002c0 <__aeabi_uldivmod>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	4613      	mov	r3, r2
 80028c6:	60fb      	str	r3, [r7, #12]
 80028c8:	e04a      	b.n	8002960 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028ca:	4b31      	ldr	r3, [pc, #196]	; (8002990 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	099b      	lsrs	r3, r3, #6
 80028d0:	461a      	mov	r2, r3
 80028d2:	f04f 0300 	mov.w	r3, #0
 80028d6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80028da:	f04f 0100 	mov.w	r1, #0
 80028de:	ea02 0400 	and.w	r4, r2, r0
 80028e2:	ea03 0501 	and.w	r5, r3, r1
 80028e6:	4620      	mov	r0, r4
 80028e8:	4629      	mov	r1, r5
 80028ea:	f04f 0200 	mov.w	r2, #0
 80028ee:	f04f 0300 	mov.w	r3, #0
 80028f2:	014b      	lsls	r3, r1, #5
 80028f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80028f8:	0142      	lsls	r2, r0, #5
 80028fa:	4610      	mov	r0, r2
 80028fc:	4619      	mov	r1, r3
 80028fe:	1b00      	subs	r0, r0, r4
 8002900:	eb61 0105 	sbc.w	r1, r1, r5
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	f04f 0300 	mov.w	r3, #0
 800290c:	018b      	lsls	r3, r1, #6
 800290e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002912:	0182      	lsls	r2, r0, #6
 8002914:	1a12      	subs	r2, r2, r0
 8002916:	eb63 0301 	sbc.w	r3, r3, r1
 800291a:	f04f 0000 	mov.w	r0, #0
 800291e:	f04f 0100 	mov.w	r1, #0
 8002922:	00d9      	lsls	r1, r3, #3
 8002924:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002928:	00d0      	lsls	r0, r2, #3
 800292a:	4602      	mov	r2, r0
 800292c:	460b      	mov	r3, r1
 800292e:	1912      	adds	r2, r2, r4
 8002930:	eb45 0303 	adc.w	r3, r5, r3
 8002934:	f04f 0000 	mov.w	r0, #0
 8002938:	f04f 0100 	mov.w	r1, #0
 800293c:	0299      	lsls	r1, r3, #10
 800293e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002942:	0290      	lsls	r0, r2, #10
 8002944:	4602      	mov	r2, r0
 8002946:	460b      	mov	r3, r1
 8002948:	4610      	mov	r0, r2
 800294a:	4619      	mov	r1, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	461a      	mov	r2, r3
 8002950:	f04f 0300 	mov.w	r3, #0
 8002954:	f7fd fcb4 	bl	80002c0 <__aeabi_uldivmod>
 8002958:	4602      	mov	r2, r0
 800295a:	460b      	mov	r3, r1
 800295c:	4613      	mov	r3, r2
 800295e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002960:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	0c1b      	lsrs	r3, r3, #16
 8002966:	f003 0303 	and.w	r3, r3, #3
 800296a:	3301      	adds	r3, #1
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8002970:	68fa      	ldr	r2, [r7, #12]
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	fbb2 f3f3 	udiv	r3, r2, r3
 8002978:	60bb      	str	r3, [r7, #8]
      break;
 800297a:	e002      	b.n	8002982 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800297c:	4b05      	ldr	r3, [pc, #20]	; (8002994 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800297e:	60bb      	str	r3, [r7, #8]
      break;
 8002980:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002982:	68bb      	ldr	r3, [r7, #8]
}
 8002984:	4618      	mov	r0, r3
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800298e:	bf00      	nop
 8002990:	40023800 	.word	0x40023800
 8002994:	00f42400 	.word	0x00f42400
 8002998:	007a1200 	.word	0x007a1200

0800299c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029a0:	4b03      	ldr	r3, [pc, #12]	; (80029b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80029a2:	681b      	ldr	r3, [r3, #0]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	20000000 	.word	0x20000000

080029b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029b8:	f7ff fff0 	bl	800299c <HAL_RCC_GetHCLKFreq>
 80029bc:	4602      	mov	r2, r0
 80029be:	4b05      	ldr	r3, [pc, #20]	; (80029d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	0a9b      	lsrs	r3, r3, #10
 80029c4:	f003 0307 	and.w	r3, r3, #7
 80029c8:	4903      	ldr	r1, [pc, #12]	; (80029d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029ca:	5ccb      	ldrb	r3, [r1, r3]
 80029cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	40023800 	.word	0x40023800
 80029d8:	08004c34 	.word	0x08004c34

080029dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029e0:	f7ff ffdc 	bl	800299c <HAL_RCC_GetHCLKFreq>
 80029e4:	4602      	mov	r2, r0
 80029e6:	4b05      	ldr	r3, [pc, #20]	; (80029fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	0b5b      	lsrs	r3, r3, #13
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	4903      	ldr	r1, [pc, #12]	; (8002a00 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029f2:	5ccb      	ldrb	r3, [r1, r3]
 80029f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40023800 	.word	0x40023800
 8002a00:	08004c34 	.word	0x08004c34

08002a04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b088      	sub	sp, #32
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002a10:	2300      	movs	r3, #0
 8002a12:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002a14:	2300      	movs	r3, #0
 8002a16:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d012      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002a2c:	4b69      	ldr	r3, [pc, #420]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	4a68      	ldr	r2, [pc, #416]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a32:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002a36:	6093      	str	r3, [r2, #8]
 8002a38:	4b66      	ldr	r3, [pc, #408]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a40:	4964      	ldr	r1, [pc, #400]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d017      	beq.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a5e:	4b5d      	ldr	r3, [pc, #372]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a64:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a6c:	4959      	ldr	r1, [pc, #356]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a7c:	d101      	bne.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d017      	beq.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a9a:	4b4e      	ldr	r3, [pc, #312]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002aa0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa8:	494a      	ldr	r1, [pc, #296]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ab8:	d101      	bne.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002aba:	2301      	movs	r3, #1
 8002abc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d001      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0320 	and.w	r3, r3, #32
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	f000 808b 	beq.w	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ae8:	4b3a      	ldr	r3, [pc, #232]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aec:	4a39      	ldr	r2, [pc, #228]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002af2:	6413      	str	r3, [r2, #64]	; 0x40
 8002af4:	4b37      	ldr	r3, [pc, #220]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002afc:	60bb      	str	r3, [r7, #8]
 8002afe:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002b00:	4b35      	ldr	r3, [pc, #212]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a34      	ldr	r2, [pc, #208]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b0c:	f7fe fbb2 	bl	8001274 <HAL_GetTick>
 8002b10:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002b12:	e008      	b.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b14:	f7fe fbae 	bl	8001274 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b64      	cmp	r3, #100	; 0x64
 8002b20:	d901      	bls.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e357      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002b26:	4b2c      	ldr	r3, [pc, #176]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d0f0      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b32:	4b28      	ldr	r3, [pc, #160]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b3a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d035      	beq.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d02e      	beq.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b50:	4b20      	ldr	r3, [pc, #128]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b58:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b5a:	4b1e      	ldr	r3, [pc, #120]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5e:	4a1d      	ldr	r2, [pc, #116]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b64:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b66:	4b1b      	ldr	r3, [pc, #108]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b6a:	4a1a      	ldr	r2, [pc, #104]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b70:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002b72:	4a18      	ldr	r2, [pc, #96]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002b78:	4b16      	ldr	r3, [pc, #88]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d114      	bne.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b84:	f7fe fb76 	bl	8001274 <HAL_GetTick>
 8002b88:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b8a:	e00a      	b.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b8c:	f7fe fb72 	bl	8001274 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e319      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ba2:	4b0c      	ldr	r3, [pc, #48]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0ee      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bb6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002bba:	d111      	bne.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002bbc:	4b05      	ldr	r3, [pc, #20]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002bc8:	4b04      	ldr	r3, [pc, #16]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002bca:	400b      	ands	r3, r1
 8002bcc:	4901      	ldr	r1, [pc, #4]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	608b      	str	r3, [r1, #8]
 8002bd2:	e00b      	b.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40007000 	.word	0x40007000
 8002bdc:	0ffffcff 	.word	0x0ffffcff
 8002be0:	4bb1      	ldr	r3, [pc, #708]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	4ab0      	ldr	r2, [pc, #704]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002be6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002bea:	6093      	str	r3, [r2, #8]
 8002bec:	4bae      	ldr	r3, [pc, #696]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bf8:	49ab      	ldr	r1, [pc, #684]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0310 	and.w	r3, r3, #16
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d010      	beq.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002c0a:	4ba7      	ldr	r3, [pc, #668]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c10:	4aa5      	ldr	r2, [pc, #660]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c16:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002c1a:	4ba3      	ldr	r3, [pc, #652]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c1c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c24:	49a0      	ldr	r1, [pc, #640]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d00a      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c38:	4b9b      	ldr	r3, [pc, #620]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c3e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c46:	4998      	ldr	r1, [pc, #608]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00a      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c5a:	4b93      	ldr	r3, [pc, #588]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c60:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c68:	498f      	ldr	r1, [pc, #572]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d00a      	beq.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c7c:	4b8a      	ldr	r3, [pc, #552]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c82:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c8a:	4987      	ldr	r1, [pc, #540]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00a      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002c9e:	4b82      	ldr	r3, [pc, #520]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cac:	497e      	ldr	r1, [pc, #504]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d00a      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cc0:	4b79      	ldr	r3, [pc, #484]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cc6:	f023 0203 	bic.w	r2, r3, #3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cce:	4976      	ldr	r1, [pc, #472]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00a      	beq.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ce2:	4b71      	ldr	r3, [pc, #452]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce8:	f023 020c 	bic.w	r2, r3, #12
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cf0:	496d      	ldr	r1, [pc, #436]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d00a      	beq.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d04:	4b68      	ldr	r3, [pc, #416]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d0a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d12:	4965      	ldr	r1, [pc, #404]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00a      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d26:	4b60      	ldr	r3, [pc, #384]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d2c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d34:	495c      	ldr	r1, [pc, #368]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d36:	4313      	orrs	r3, r2
 8002d38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d00a      	beq.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d48:	4b57      	ldr	r3, [pc, #348]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d4e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d56:	4954      	ldr	r1, [pc, #336]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00a      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002d6a:	4b4f      	ldr	r3, [pc, #316]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d70:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d78:	494b      	ldr	r1, [pc, #300]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00a      	beq.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002d8c:	4b46      	ldr	r3, [pc, #280]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d92:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d9a:	4943      	ldr	r1, [pc, #268]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00a      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002dae:	4b3e      	ldr	r3, [pc, #248]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002db4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dbc:	493a      	ldr	r1, [pc, #232]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00a      	beq.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002dd0:	4b35      	ldr	r3, [pc, #212]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dd6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002dde:	4932      	ldr	r1, [pc, #200]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002de0:	4313      	orrs	r3, r2
 8002de2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d011      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002df2:	4b2d      	ldr	r3, [pc, #180]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002df8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e00:	4929      	ldr	r1, [pc, #164]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002e02:	4313      	orrs	r3, r2
 8002e04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e10:	d101      	bne.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002e12:	2301      	movs	r3, #1
 8002e14:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0308 	and.w	r3, r3, #8
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002e22:	2301      	movs	r3, #1
 8002e24:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d00a      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e32:	4b1d      	ldr	r3, [pc, #116]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e38:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e40:	4919      	ldr	r1, [pc, #100]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002e42:	4313      	orrs	r3, r2
 8002e44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d00b      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e54:	4b14      	ldr	r3, [pc, #80]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e5a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e64:	4910      	ldr	r1, [pc, #64]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d006      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	f000 80d9 	beq.w	8003032 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002e80:	4b09      	ldr	r3, [pc, #36]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a08      	ldr	r2, [pc, #32]	; (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002e86:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002e8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e8c:	f7fe f9f2 	bl	8001274 <HAL_GetTick>
 8002e90:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e92:	e00b      	b.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002e94:	f7fe f9ee 	bl	8001274 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	2b64      	cmp	r3, #100	; 0x64
 8002ea0:	d904      	bls.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e197      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002ea6:	bf00      	nop
 8002ea8:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002eac:	4b6c      	ldr	r3, [pc, #432]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1ed      	bne.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0301 	and.w	r3, r3, #1
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d021      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d11d      	bne.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002ecc:	4b64      	ldr	r3, [pc, #400]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ece:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ed2:	0c1b      	lsrs	r3, r3, #16
 8002ed4:	f003 0303 	and.w	r3, r3, #3
 8002ed8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002eda:	4b61      	ldr	r3, [pc, #388]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ee0:	0e1b      	lsrs	r3, r3, #24
 8002ee2:	f003 030f 	and.w	r3, r3, #15
 8002ee6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	019a      	lsls	r2, r3, #6
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	041b      	lsls	r3, r3, #16
 8002ef2:	431a      	orrs	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	061b      	lsls	r3, r3, #24
 8002ef8:	431a      	orrs	r2, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	071b      	lsls	r3, r3, #28
 8002f00:	4957      	ldr	r1, [pc, #348]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f02:	4313      	orrs	r3, r2
 8002f04:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d004      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f1c:	d00a      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d02e      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f32:	d129      	bne.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002f34:	4b4a      	ldr	r3, [pc, #296]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f3a:	0c1b      	lsrs	r3, r3, #16
 8002f3c:	f003 0303 	and.w	r3, r3, #3
 8002f40:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f42:	4b47      	ldr	r3, [pc, #284]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f48:	0f1b      	lsrs	r3, r3, #28
 8002f4a:	f003 0307 	and.w	r3, r3, #7
 8002f4e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	019a      	lsls	r2, r3, #6
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	041b      	lsls	r3, r3, #16
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	061b      	lsls	r3, r3, #24
 8002f62:	431a      	orrs	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	071b      	lsls	r3, r3, #28
 8002f68:	493d      	ldr	r1, [pc, #244]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002f70:	4b3b      	ldr	r3, [pc, #236]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f76:	f023 021f 	bic.w	r2, r3, #31
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	4937      	ldr	r1, [pc, #220]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d01d      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002f94:	4b32      	ldr	r3, [pc, #200]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f9a:	0e1b      	lsrs	r3, r3, #24
 8002f9c:	f003 030f 	and.w	r3, r3, #15
 8002fa0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002fa2:	4b2f      	ldr	r3, [pc, #188]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fa8:	0f1b      	lsrs	r3, r3, #28
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	019a      	lsls	r2, r3, #6
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	041b      	lsls	r3, r3, #16
 8002fbc:	431a      	orrs	r2, r3
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	061b      	lsls	r3, r3, #24
 8002fc2:	431a      	orrs	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	071b      	lsls	r3, r3, #28
 8002fc8:	4925      	ldr	r1, [pc, #148]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d011      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	019a      	lsls	r2, r3, #6
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	041b      	lsls	r3, r3, #16
 8002fe8:	431a      	orrs	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	061b      	lsls	r3, r3, #24
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	071b      	lsls	r3, r3, #28
 8002ff8:	4919      	ldr	r1, [pc, #100]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003000:	4b17      	ldr	r3, [pc, #92]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a16      	ldr	r2, [pc, #88]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003006:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800300a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800300c:	f7fe f932 	bl	8001274 <HAL_GetTick>
 8003010:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003012:	e008      	b.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003014:	f7fe f92e 	bl	8001274 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b64      	cmp	r3, #100	; 0x64
 8003020:	d901      	bls.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e0d7      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003026:	4b0e      	ldr	r3, [pc, #56]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d0f0      	beq.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	2b01      	cmp	r3, #1
 8003036:	f040 80cd 	bne.w	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800303a:	4b09      	ldr	r3, [pc, #36]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a08      	ldr	r2, [pc, #32]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003040:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003044:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003046:	f7fe f915 	bl	8001274 <HAL_GetTick>
 800304a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800304c:	e00a      	b.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800304e:	f7fe f911 	bl	8001274 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	2b64      	cmp	r3, #100	; 0x64
 800305a:	d903      	bls.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e0ba      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003060:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003064:	4b5e      	ldr	r3, [pc, #376]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800306c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003070:	d0ed      	beq.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003082:	2b00      	cmp	r3, #0
 8003084:	d009      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800308e:	2b00      	cmp	r3, #0
 8003090:	d02e      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003096:	2b00      	cmp	r3, #0
 8003098:	d12a      	bne.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800309a:	4b51      	ldr	r3, [pc, #324]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800309c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a0:	0c1b      	lsrs	r3, r3, #16
 80030a2:	f003 0303 	and.w	r3, r3, #3
 80030a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80030a8:	4b4d      	ldr	r3, [pc, #308]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80030aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ae:	0f1b      	lsrs	r3, r3, #28
 80030b0:	f003 0307 	and.w	r3, r3, #7
 80030b4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	019a      	lsls	r2, r3, #6
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	041b      	lsls	r3, r3, #16
 80030c0:	431a      	orrs	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	699b      	ldr	r3, [r3, #24]
 80030c6:	061b      	lsls	r3, r3, #24
 80030c8:	431a      	orrs	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	071b      	lsls	r3, r3, #28
 80030ce:	4944      	ldr	r1, [pc, #272]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80030d6:	4b42      	ldr	r3, [pc, #264]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80030d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030dc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e4:	3b01      	subs	r3, #1
 80030e6:	021b      	lsls	r3, r3, #8
 80030e8:	493d      	ldr	r1, [pc, #244]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d022      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003100:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003104:	d11d      	bne.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003106:	4b36      	ldr	r3, [pc, #216]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003108:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800310c:	0e1b      	lsrs	r3, r3, #24
 800310e:	f003 030f 	and.w	r3, r3, #15
 8003112:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003114:	4b32      	ldr	r3, [pc, #200]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800311a:	0f1b      	lsrs	r3, r3, #28
 800311c:	f003 0307 	and.w	r3, r3, #7
 8003120:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	019a      	lsls	r2, r3, #6
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a1b      	ldr	r3, [r3, #32]
 800312c:	041b      	lsls	r3, r3, #16
 800312e:	431a      	orrs	r2, r3
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	061b      	lsls	r3, r3, #24
 8003134:	431a      	orrs	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	071b      	lsls	r3, r3, #28
 800313a:	4929      	ldr	r1, [pc, #164]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800313c:	4313      	orrs	r3, r2
 800313e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0308 	and.w	r3, r3, #8
 800314a:	2b00      	cmp	r3, #0
 800314c:	d028      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800314e:	4b24      	ldr	r3, [pc, #144]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003154:	0e1b      	lsrs	r3, r3, #24
 8003156:	f003 030f 	and.w	r3, r3, #15
 800315a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800315c:	4b20      	ldr	r3, [pc, #128]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800315e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003162:	0c1b      	lsrs	r3, r3, #16
 8003164:	f003 0303 	and.w	r3, r3, #3
 8003168:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	695b      	ldr	r3, [r3, #20]
 800316e:	019a      	lsls	r2, r3, #6
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	041b      	lsls	r3, r3, #16
 8003174:	431a      	orrs	r2, r3
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	061b      	lsls	r3, r3, #24
 800317a:	431a      	orrs	r2, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	69db      	ldr	r3, [r3, #28]
 8003180:	071b      	lsls	r3, r3, #28
 8003182:	4917      	ldr	r1, [pc, #92]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003184:	4313      	orrs	r3, r2
 8003186:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800318a:	4b15      	ldr	r3, [pc, #84]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800318c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003190:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003198:	4911      	ldr	r1, [pc, #68]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800319a:	4313      	orrs	r3, r2
 800319c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80031a0:	4b0f      	ldr	r3, [pc, #60]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a0e      	ldr	r2, [pc, #56]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031ac:	f7fe f862 	bl	8001274 <HAL_GetTick>
 80031b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80031b2:	e008      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80031b4:	f7fe f85e 	bl	8001274 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b64      	cmp	r3, #100	; 0x64
 80031c0:	d901      	bls.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e007      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80031c6:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031d2:	d1ef      	bne.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3720      	adds	r7, #32
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	40023800 	.word	0x40023800

080031e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e040      	b.n	8003278 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d106      	bne.n	800320c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f7fd fe48 	bl	8000e9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2224      	movs	r2, #36	; 0x24
 8003210:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f022 0201 	bic.w	r2, r2, #1
 8003220:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 fb1c 	bl	8003860 <UART_SetConfig>
 8003228:	4603      	mov	r3, r0
 800322a:	2b01      	cmp	r3, #1
 800322c:	d101      	bne.n	8003232 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e022      	b.n	8003278 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003236:	2b00      	cmp	r3, #0
 8003238:	d002      	beq.n	8003240 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 fd72 	bl	8003d24 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800324e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689a      	ldr	r2, [r3, #8]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800325e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f042 0201 	orr.w	r2, r2, #1
 800326e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f000 fdf9 	bl	8003e68 <UART_CheckIdleState>
 8003276:	4603      	mov	r3, r0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3708      	adds	r7, #8
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b08a      	sub	sp, #40	; 0x28
 8003284:	af02      	add	r7, sp, #8
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	603b      	str	r3, [r7, #0]
 800328c:	4613      	mov	r3, r2
 800328e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003294:	2b20      	cmp	r3, #32
 8003296:	f040 8081 	bne.w	800339c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d002      	beq.n	80032a6 <HAL_UART_Transmit+0x26>
 80032a0:	88fb      	ldrh	r3, [r7, #6]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e079      	b.n	800339e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d101      	bne.n	80032b8 <HAL_UART_Transmit+0x38>
 80032b4:	2302      	movs	r3, #2
 80032b6:	e072      	b.n	800339e <HAL_UART_Transmit+0x11e>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2221      	movs	r2, #33	; 0x21
 80032cc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032ce:	f7fd ffd1 	bl	8001274 <HAL_GetTick>
 80032d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	88fa      	ldrh	r2, [r7, #6]
 80032d8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	88fa      	ldrh	r2, [r7, #6]
 80032e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032ec:	d108      	bne.n	8003300 <HAL_UART_Transmit+0x80>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d104      	bne.n	8003300 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80032f6:	2300      	movs	r3, #0
 80032f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	61bb      	str	r3, [r7, #24]
 80032fe:	e003      	b.n	8003308 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003304:	2300      	movs	r3, #0
 8003306:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003310:	e02c      	b.n	800336c <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	2200      	movs	r2, #0
 800331a:	2180      	movs	r1, #128	; 0x80
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f000 fdd6 	bl	8003ece <UART_WaitOnFlagUntilTimeout>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e038      	b.n	800339e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d10b      	bne.n	800334a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003332:	69bb      	ldr	r3, [r7, #24]
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	461a      	mov	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003340:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	3302      	adds	r3, #2
 8003346:	61bb      	str	r3, [r7, #24]
 8003348:	e007      	b.n	800335a <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	781a      	ldrb	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	3301      	adds	r3, #1
 8003358:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003360:	b29b      	uxth	r3, r3
 8003362:	3b01      	subs	r3, #1
 8003364:	b29a      	uxth	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003372:	b29b      	uxth	r3, r3
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1cc      	bne.n	8003312 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	2200      	movs	r2, #0
 8003380:	2140      	movs	r1, #64	; 0x40
 8003382:	68f8      	ldr	r0, [r7, #12]
 8003384:	f000 fda3 	bl	8003ece <UART_WaitOnFlagUntilTimeout>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e005      	b.n	800339e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2220      	movs	r2, #32
 8003396:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003398:	2300      	movs	r3, #0
 800339a:	e000      	b.n	800339e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800339c:	2302      	movs	r3, #2
  }
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3720      	adds	r7, #32
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b084      	sub	sp, #16
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	60f8      	str	r0, [r7, #12]
 80033ae:	60b9      	str	r1, [r7, #8]
 80033b0:	4613      	mov	r3, r2
 80033b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033b8:	2b20      	cmp	r3, #32
 80033ba:	d12c      	bne.n	8003416 <HAL_UART_Receive_DMA+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d002      	beq.n	80033c8 <HAL_UART_Receive_DMA+0x22>
 80033c2:	88fb      	ldrh	r3, [r7, #6]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e025      	b.n	8003418 <HAL_UART_Receive_DMA+0x72>
    }

    __HAL_LOCK(huart);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d101      	bne.n	80033da <HAL_UART_Receive_DMA+0x34>
 80033d6:	2302      	movs	r3, #2
 80033d8:	e01e      	b.n	8003418 <HAL_UART_Receive_DMA+0x72>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2200      	movs	r2, #0
 80033e6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d007      	beq.n	8003406 <HAL_UART_Receive_DMA+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003404:	601a      	str	r2, [r3, #0]
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003406:	88fb      	ldrh	r3, [r7, #6]
 8003408:	461a      	mov	r2, r3
 800340a:	68b9      	ldr	r1, [r7, #8]
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f000 fddb 	bl	8003fc8 <UART_Start_Receive_DMA>
 8003412:	4603      	mov	r3, r0
 8003414:	e000      	b.n	8003418 <HAL_UART_Receive_DMA+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003416:	2302      	movs	r3, #2
  }
}
 8003418:	4618      	mov	r0, r3
 800341a:	3710      	adds	r7, #16
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b088      	sub	sp, #32
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	69db      	ldr	r3, [r3, #28]
 800342e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003440:	69fa      	ldr	r2, [r7, #28]
 8003442:	f640 030f 	movw	r3, #2063	; 0x80f
 8003446:	4013      	ands	r3, r2
 8003448:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d113      	bne.n	8003478 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	f003 0320 	and.w	r3, r3, #32
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00e      	beq.n	8003478 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	f003 0320 	and.w	r3, r3, #32
 8003460:	2b00      	cmp	r3, #0
 8003462:	d009      	beq.n	8003478 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003468:	2b00      	cmp	r3, #0
 800346a:	f000 81b9 	beq.w	80037e0 <HAL_UART_IRQHandler+0x3c0>
      {
        huart->RxISR(huart);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	4798      	blx	r3
      }
      return;
 8003476:	e1b3      	b.n	80037e0 <HAL_UART_IRQHandler+0x3c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 80e3 	beq.w	8003646 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b00      	cmp	r3, #0
 8003488:	d105      	bne.n	8003496 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	4ba5      	ldr	r3, [pc, #660]	; (8003724 <HAL_UART_IRQHandler+0x304>)
 800348e:	4013      	ands	r3, r2
 8003490:	2b00      	cmp	r3, #0
 8003492:	f000 80d8 	beq.w	8003646 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	f003 0301 	and.w	r3, r3, #1
 800349c:	2b00      	cmp	r3, #0
 800349e:	d010      	beq.n	80034c2 <HAL_UART_IRQHandler+0xa2>
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00b      	beq.n	80034c2 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2201      	movs	r2, #1
 80034b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034b8:	f043 0201 	orr.w	r2, r3, #1
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d010      	beq.n	80034ee <HAL_UART_IRQHandler+0xce>
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00b      	beq.n	80034ee <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2202      	movs	r2, #2
 80034dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034e4:	f043 0204 	orr.w	r2, r3, #4
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	f003 0304 	and.w	r3, r3, #4
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d010      	beq.n	800351a <HAL_UART_IRQHandler+0xfa>
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00b      	beq.n	800351a <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2204      	movs	r2, #4
 8003508:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003510:	f043 0202 	orr.w	r2, r3, #2
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	f003 0308 	and.w	r3, r3, #8
 8003520:	2b00      	cmp	r3, #0
 8003522:	d015      	beq.n	8003550 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	f003 0320 	and.w	r3, r3, #32
 800352a:	2b00      	cmp	r3, #0
 800352c:	d104      	bne.n	8003538 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00b      	beq.n	8003550 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2208      	movs	r2, #8
 800353e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003546:	f043 0208 	orr.w	r2, r3, #8
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003556:	2b00      	cmp	r3, #0
 8003558:	d011      	beq.n	800357e <HAL_UART_IRQHandler+0x15e>
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00c      	beq.n	800357e <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800356c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003574:	f043 0220 	orr.w	r2, r3, #32
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003584:	2b00      	cmp	r3, #0
 8003586:	f000 812d 	beq.w	80037e4 <HAL_UART_IRQHandler+0x3c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	f003 0320 	and.w	r3, r3, #32
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00c      	beq.n	80035ae <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	f003 0320 	and.w	r3, r3, #32
 800359a:	2b00      	cmp	r3, #0
 800359c:	d007      	beq.n	80035ae <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80035b4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035c0:	2b40      	cmp	r3, #64	; 0x40
 80035c2:	d004      	beq.n	80035ce <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d031      	beq.n	8003632 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f000 fd7b 	bl	80040ca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035de:	2b40      	cmp	r3, #64	; 0x40
 80035e0:	d123      	bne.n	800362a <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035f0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d013      	beq.n	8003622 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035fe:	4a4a      	ldr	r2, [pc, #296]	; (8003728 <HAL_UART_IRQHandler+0x308>)
 8003600:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003606:	4618      	mov	r0, r3
 8003608:	f7fe f8f4 	bl	80017f4 <HAL_DMA_Abort_IT>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d017      	beq.n	8003642 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003616:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800361c:	4610      	mov	r0, r2
 800361e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003620:	e00f      	b.n	8003642 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f000 f906 	bl	8003834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003628:	e00b      	b.n	8003642 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f902 	bl	8003834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003630:	e007      	b.n	8003642 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 f8fe 	bl	8003834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003640:	e0d0      	b.n	80037e4 <HAL_UART_IRQHandler+0x3c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003642:	bf00      	nop
    return;
 8003644:	e0ce      	b.n	80037e4 <HAL_UART_IRQHandler+0x3c4>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800364a:	2b01      	cmp	r3, #1
 800364c:	f040 80a7 	bne.w	800379e <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	f003 0310 	and.w	r3, r3, #16
 8003656:	2b00      	cmp	r3, #0
 8003658:	f000 80a1 	beq.w	800379e <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	f003 0310 	and.w	r3, r3, #16
 8003662:	2b00      	cmp	r3, #0
 8003664:	f000 809b 	beq.w	800379e <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2210      	movs	r2, #16
 800366e:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800367a:	2b40      	cmp	r3, #64	; 0x40
 800367c:	d156      	bne.n	800372c <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8003688:	893b      	ldrh	r3, [r7, #8]
 800368a:	2b00      	cmp	r3, #0
 800368c:	f000 80ac 	beq.w	80037e8 <HAL_UART_IRQHandler+0x3c8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003696:	893a      	ldrh	r2, [r7, #8]
 8003698:	429a      	cmp	r2, r3
 800369a:	f080 80a5 	bcs.w	80037e8 <HAL_UART_IRQHandler+0x3c8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	893a      	ldrh	r2, [r7, #8]
 80036a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036aa:	69db      	ldr	r3, [r3, #28]
 80036ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036b0:	d02a      	beq.n	8003708 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036c0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	689a      	ldr	r2, [r3, #8]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 0201 	bic.w	r2, r2, #1
 80036d0:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	689a      	ldr	r2, [r3, #8]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036e0:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2220      	movs	r2, #32
 80036e6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0210 	bic.w	r2, r2, #16
 80036fc:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003702:	4618      	mov	r0, r3
 8003704:	f7fe f806 	bl	8001714 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003714:	b29b      	uxth	r3, r3
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	b29b      	uxth	r3, r3
 800371a:	4619      	mov	r1, r3
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f000 f893 	bl	8003848 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003722:	e061      	b.n	80037e8 <HAL_UART_IRQHandler+0x3c8>
 8003724:	04000120 	.word	0x04000120
 8003728:	08004271 	.word	0x08004271
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003738:	b29b      	uxth	r3, r3
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003744:	b29b      	uxth	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d050      	beq.n	80037ec <HAL_UART_IRQHandler+0x3cc>
          && (nb_rx_data > 0U))
 800374a:	897b      	ldrh	r3, [r7, #10]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d04d      	beq.n	80037ec <HAL_UART_IRQHandler+0x3cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800375e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689a      	ldr	r2, [r3, #8]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2220      	movs	r2, #32
 8003774:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2200      	movs	r2, #0
 800377a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f022 0210 	bic.w	r2, r2, #16
 8003790:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003792:	897b      	ldrh	r3, [r7, #10]
 8003794:	4619      	mov	r1, r3
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 f856 	bl	8003848 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800379c:	e026      	b.n	80037ec <HAL_UART_IRQHandler+0x3cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00d      	beq.n	80037c4 <HAL_UART_IRQHandler+0x3a4>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d008      	beq.n	80037c4 <HAL_UART_IRQHandler+0x3a4>
  {
    if (huart->TxISR != NULL)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d01a      	beq.n	80037f0 <HAL_UART_IRQHandler+0x3d0>
    {
      huart->TxISR(huart);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	4798      	blx	r3
    }
    return;
 80037c2:	e015      	b.n	80037f0 <HAL_UART_IRQHandler+0x3d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d011      	beq.n	80037f2 <HAL_UART_IRQHandler+0x3d2>
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00c      	beq.n	80037f2 <HAL_UART_IRQHandler+0x3d2>
  {
    UART_EndTransmit_IT(huart);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f000 fd5f 	bl	800429c <UART_EndTransmit_IT>
    return;
 80037de:	e008      	b.n	80037f2 <HAL_UART_IRQHandler+0x3d2>
      return;
 80037e0:	bf00      	nop
 80037e2:	e006      	b.n	80037f2 <HAL_UART_IRQHandler+0x3d2>
    return;
 80037e4:	bf00      	nop
 80037e6:	e004      	b.n	80037f2 <HAL_UART_IRQHandler+0x3d2>
      return;
 80037e8:	bf00      	nop
 80037ea:	e002      	b.n	80037f2 <HAL_UART_IRQHandler+0x3d2>
      return;
 80037ec:	bf00      	nop
 80037ee:	e000      	b.n	80037f2 <HAL_UART_IRQHandler+0x3d2>
    return;
 80037f0:	bf00      	nop
  }

}
 80037f2:	3720      	adds	r7, #32
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003800:	bf00      	nop
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003814:	bf00      	nop
 8003816:	370c      	adds	r7, #12
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003828:	bf00      	nop
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800383c:	bf00      	nop
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003854:	bf00      	nop
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b088      	sub	sp, #32
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003868:	2300      	movs	r3, #0
 800386a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	431a      	orrs	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	431a      	orrs	r2, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	69db      	ldr	r3, [r3, #28]
 8003880:	4313      	orrs	r3, r2
 8003882:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	4ba7      	ldr	r3, [pc, #668]	; (8003b28 <UART_SetConfig+0x2c8>)
 800388c:	4013      	ands	r3, r2
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	6812      	ldr	r2, [r2, #0]
 8003892:	6979      	ldr	r1, [r7, #20]
 8003894:	430b      	orrs	r3, r1
 8003896:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	68da      	ldr	r2, [r3, #12]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	430a      	orrs	r2, r1
 80038ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	699b      	ldr	r3, [r3, #24]
 80038b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a1b      	ldr	r3, [r3, #32]
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	697a      	ldr	r2, [r7, #20]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a95      	ldr	r2, [pc, #596]	; (8003b2c <UART_SetConfig+0x2cc>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d120      	bne.n	800391e <UART_SetConfig+0xbe>
 80038dc:	4b94      	ldr	r3, [pc, #592]	; (8003b30 <UART_SetConfig+0x2d0>)
 80038de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038e2:	f003 0303 	and.w	r3, r3, #3
 80038e6:	2b03      	cmp	r3, #3
 80038e8:	d816      	bhi.n	8003918 <UART_SetConfig+0xb8>
 80038ea:	a201      	add	r2, pc, #4	; (adr r2, 80038f0 <UART_SetConfig+0x90>)
 80038ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f0:	08003901 	.word	0x08003901
 80038f4:	0800390d 	.word	0x0800390d
 80038f8:	08003907 	.word	0x08003907
 80038fc:	08003913 	.word	0x08003913
 8003900:	2301      	movs	r3, #1
 8003902:	77fb      	strb	r3, [r7, #31]
 8003904:	e14f      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003906:	2302      	movs	r3, #2
 8003908:	77fb      	strb	r3, [r7, #31]
 800390a:	e14c      	b.n	8003ba6 <UART_SetConfig+0x346>
 800390c:	2304      	movs	r3, #4
 800390e:	77fb      	strb	r3, [r7, #31]
 8003910:	e149      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003912:	2308      	movs	r3, #8
 8003914:	77fb      	strb	r3, [r7, #31]
 8003916:	e146      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003918:	2310      	movs	r3, #16
 800391a:	77fb      	strb	r3, [r7, #31]
 800391c:	e143      	b.n	8003ba6 <UART_SetConfig+0x346>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a84      	ldr	r2, [pc, #528]	; (8003b34 <UART_SetConfig+0x2d4>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d132      	bne.n	800398e <UART_SetConfig+0x12e>
 8003928:	4b81      	ldr	r3, [pc, #516]	; (8003b30 <UART_SetConfig+0x2d0>)
 800392a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800392e:	f003 030c 	and.w	r3, r3, #12
 8003932:	2b0c      	cmp	r3, #12
 8003934:	d828      	bhi.n	8003988 <UART_SetConfig+0x128>
 8003936:	a201      	add	r2, pc, #4	; (adr r2, 800393c <UART_SetConfig+0xdc>)
 8003938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800393c:	08003971 	.word	0x08003971
 8003940:	08003989 	.word	0x08003989
 8003944:	08003989 	.word	0x08003989
 8003948:	08003989 	.word	0x08003989
 800394c:	0800397d 	.word	0x0800397d
 8003950:	08003989 	.word	0x08003989
 8003954:	08003989 	.word	0x08003989
 8003958:	08003989 	.word	0x08003989
 800395c:	08003977 	.word	0x08003977
 8003960:	08003989 	.word	0x08003989
 8003964:	08003989 	.word	0x08003989
 8003968:	08003989 	.word	0x08003989
 800396c:	08003983 	.word	0x08003983
 8003970:	2300      	movs	r3, #0
 8003972:	77fb      	strb	r3, [r7, #31]
 8003974:	e117      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003976:	2302      	movs	r3, #2
 8003978:	77fb      	strb	r3, [r7, #31]
 800397a:	e114      	b.n	8003ba6 <UART_SetConfig+0x346>
 800397c:	2304      	movs	r3, #4
 800397e:	77fb      	strb	r3, [r7, #31]
 8003980:	e111      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003982:	2308      	movs	r3, #8
 8003984:	77fb      	strb	r3, [r7, #31]
 8003986:	e10e      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003988:	2310      	movs	r3, #16
 800398a:	77fb      	strb	r3, [r7, #31]
 800398c:	e10b      	b.n	8003ba6 <UART_SetConfig+0x346>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a69      	ldr	r2, [pc, #420]	; (8003b38 <UART_SetConfig+0x2d8>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d120      	bne.n	80039da <UART_SetConfig+0x17a>
 8003998:	4b65      	ldr	r3, [pc, #404]	; (8003b30 <UART_SetConfig+0x2d0>)
 800399a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800399e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80039a2:	2b30      	cmp	r3, #48	; 0x30
 80039a4:	d013      	beq.n	80039ce <UART_SetConfig+0x16e>
 80039a6:	2b30      	cmp	r3, #48	; 0x30
 80039a8:	d814      	bhi.n	80039d4 <UART_SetConfig+0x174>
 80039aa:	2b20      	cmp	r3, #32
 80039ac:	d009      	beq.n	80039c2 <UART_SetConfig+0x162>
 80039ae:	2b20      	cmp	r3, #32
 80039b0:	d810      	bhi.n	80039d4 <UART_SetConfig+0x174>
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d002      	beq.n	80039bc <UART_SetConfig+0x15c>
 80039b6:	2b10      	cmp	r3, #16
 80039b8:	d006      	beq.n	80039c8 <UART_SetConfig+0x168>
 80039ba:	e00b      	b.n	80039d4 <UART_SetConfig+0x174>
 80039bc:	2300      	movs	r3, #0
 80039be:	77fb      	strb	r3, [r7, #31]
 80039c0:	e0f1      	b.n	8003ba6 <UART_SetConfig+0x346>
 80039c2:	2302      	movs	r3, #2
 80039c4:	77fb      	strb	r3, [r7, #31]
 80039c6:	e0ee      	b.n	8003ba6 <UART_SetConfig+0x346>
 80039c8:	2304      	movs	r3, #4
 80039ca:	77fb      	strb	r3, [r7, #31]
 80039cc:	e0eb      	b.n	8003ba6 <UART_SetConfig+0x346>
 80039ce:	2308      	movs	r3, #8
 80039d0:	77fb      	strb	r3, [r7, #31]
 80039d2:	e0e8      	b.n	8003ba6 <UART_SetConfig+0x346>
 80039d4:	2310      	movs	r3, #16
 80039d6:	77fb      	strb	r3, [r7, #31]
 80039d8:	e0e5      	b.n	8003ba6 <UART_SetConfig+0x346>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a57      	ldr	r2, [pc, #348]	; (8003b3c <UART_SetConfig+0x2dc>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d120      	bne.n	8003a26 <UART_SetConfig+0x1c6>
 80039e4:	4b52      	ldr	r3, [pc, #328]	; (8003b30 <UART_SetConfig+0x2d0>)
 80039e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80039ee:	2bc0      	cmp	r3, #192	; 0xc0
 80039f0:	d013      	beq.n	8003a1a <UART_SetConfig+0x1ba>
 80039f2:	2bc0      	cmp	r3, #192	; 0xc0
 80039f4:	d814      	bhi.n	8003a20 <UART_SetConfig+0x1c0>
 80039f6:	2b80      	cmp	r3, #128	; 0x80
 80039f8:	d009      	beq.n	8003a0e <UART_SetConfig+0x1ae>
 80039fa:	2b80      	cmp	r3, #128	; 0x80
 80039fc:	d810      	bhi.n	8003a20 <UART_SetConfig+0x1c0>
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d002      	beq.n	8003a08 <UART_SetConfig+0x1a8>
 8003a02:	2b40      	cmp	r3, #64	; 0x40
 8003a04:	d006      	beq.n	8003a14 <UART_SetConfig+0x1b4>
 8003a06:	e00b      	b.n	8003a20 <UART_SetConfig+0x1c0>
 8003a08:	2300      	movs	r3, #0
 8003a0a:	77fb      	strb	r3, [r7, #31]
 8003a0c:	e0cb      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003a0e:	2302      	movs	r3, #2
 8003a10:	77fb      	strb	r3, [r7, #31]
 8003a12:	e0c8      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003a14:	2304      	movs	r3, #4
 8003a16:	77fb      	strb	r3, [r7, #31]
 8003a18:	e0c5      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003a1a:	2308      	movs	r3, #8
 8003a1c:	77fb      	strb	r3, [r7, #31]
 8003a1e:	e0c2      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003a20:	2310      	movs	r3, #16
 8003a22:	77fb      	strb	r3, [r7, #31]
 8003a24:	e0bf      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a45      	ldr	r2, [pc, #276]	; (8003b40 <UART_SetConfig+0x2e0>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d125      	bne.n	8003a7c <UART_SetConfig+0x21c>
 8003a30:	4b3f      	ldr	r3, [pc, #252]	; (8003b30 <UART_SetConfig+0x2d0>)
 8003a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a3a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a3e:	d017      	beq.n	8003a70 <UART_SetConfig+0x210>
 8003a40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a44:	d817      	bhi.n	8003a76 <UART_SetConfig+0x216>
 8003a46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a4a:	d00b      	beq.n	8003a64 <UART_SetConfig+0x204>
 8003a4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a50:	d811      	bhi.n	8003a76 <UART_SetConfig+0x216>
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <UART_SetConfig+0x1fe>
 8003a56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a5a:	d006      	beq.n	8003a6a <UART_SetConfig+0x20a>
 8003a5c:	e00b      	b.n	8003a76 <UART_SetConfig+0x216>
 8003a5e:	2300      	movs	r3, #0
 8003a60:	77fb      	strb	r3, [r7, #31]
 8003a62:	e0a0      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003a64:	2302      	movs	r3, #2
 8003a66:	77fb      	strb	r3, [r7, #31]
 8003a68:	e09d      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003a6a:	2304      	movs	r3, #4
 8003a6c:	77fb      	strb	r3, [r7, #31]
 8003a6e:	e09a      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003a70:	2308      	movs	r3, #8
 8003a72:	77fb      	strb	r3, [r7, #31]
 8003a74:	e097      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003a76:	2310      	movs	r3, #16
 8003a78:	77fb      	strb	r3, [r7, #31]
 8003a7a:	e094      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a30      	ldr	r2, [pc, #192]	; (8003b44 <UART_SetConfig+0x2e4>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d125      	bne.n	8003ad2 <UART_SetConfig+0x272>
 8003a86:	4b2a      	ldr	r3, [pc, #168]	; (8003b30 <UART_SetConfig+0x2d0>)
 8003a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a8c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003a90:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a94:	d017      	beq.n	8003ac6 <UART_SetConfig+0x266>
 8003a96:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a9a:	d817      	bhi.n	8003acc <UART_SetConfig+0x26c>
 8003a9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003aa0:	d00b      	beq.n	8003aba <UART_SetConfig+0x25a>
 8003aa2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003aa6:	d811      	bhi.n	8003acc <UART_SetConfig+0x26c>
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d003      	beq.n	8003ab4 <UART_SetConfig+0x254>
 8003aac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ab0:	d006      	beq.n	8003ac0 <UART_SetConfig+0x260>
 8003ab2:	e00b      	b.n	8003acc <UART_SetConfig+0x26c>
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	77fb      	strb	r3, [r7, #31]
 8003ab8:	e075      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003aba:	2302      	movs	r3, #2
 8003abc:	77fb      	strb	r3, [r7, #31]
 8003abe:	e072      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003ac0:	2304      	movs	r3, #4
 8003ac2:	77fb      	strb	r3, [r7, #31]
 8003ac4:	e06f      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003ac6:	2308      	movs	r3, #8
 8003ac8:	77fb      	strb	r3, [r7, #31]
 8003aca:	e06c      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003acc:	2310      	movs	r3, #16
 8003ace:	77fb      	strb	r3, [r7, #31]
 8003ad0:	e069      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a1c      	ldr	r2, [pc, #112]	; (8003b48 <UART_SetConfig+0x2e8>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d137      	bne.n	8003b4c <UART_SetConfig+0x2ec>
 8003adc:	4b14      	ldr	r3, [pc, #80]	; (8003b30 <UART_SetConfig+0x2d0>)
 8003ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ae2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003ae6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003aea:	d017      	beq.n	8003b1c <UART_SetConfig+0x2bc>
 8003aec:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003af0:	d817      	bhi.n	8003b22 <UART_SetConfig+0x2c2>
 8003af2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003af6:	d00b      	beq.n	8003b10 <UART_SetConfig+0x2b0>
 8003af8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003afc:	d811      	bhi.n	8003b22 <UART_SetConfig+0x2c2>
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d003      	beq.n	8003b0a <UART_SetConfig+0x2aa>
 8003b02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b06:	d006      	beq.n	8003b16 <UART_SetConfig+0x2b6>
 8003b08:	e00b      	b.n	8003b22 <UART_SetConfig+0x2c2>
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	77fb      	strb	r3, [r7, #31]
 8003b0e:	e04a      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003b10:	2302      	movs	r3, #2
 8003b12:	77fb      	strb	r3, [r7, #31]
 8003b14:	e047      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003b16:	2304      	movs	r3, #4
 8003b18:	77fb      	strb	r3, [r7, #31]
 8003b1a:	e044      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003b1c:	2308      	movs	r3, #8
 8003b1e:	77fb      	strb	r3, [r7, #31]
 8003b20:	e041      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003b22:	2310      	movs	r3, #16
 8003b24:	77fb      	strb	r3, [r7, #31]
 8003b26:	e03e      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003b28:	efff69f3 	.word	0xefff69f3
 8003b2c:	40011000 	.word	0x40011000
 8003b30:	40023800 	.word	0x40023800
 8003b34:	40004400 	.word	0x40004400
 8003b38:	40004800 	.word	0x40004800
 8003b3c:	40004c00 	.word	0x40004c00
 8003b40:	40005000 	.word	0x40005000
 8003b44:	40011400 	.word	0x40011400
 8003b48:	40007800 	.word	0x40007800
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a71      	ldr	r2, [pc, #452]	; (8003d18 <UART_SetConfig+0x4b8>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d125      	bne.n	8003ba2 <UART_SetConfig+0x342>
 8003b56:	4b71      	ldr	r3, [pc, #452]	; (8003d1c <UART_SetConfig+0x4bc>)
 8003b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b5c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003b60:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003b64:	d017      	beq.n	8003b96 <UART_SetConfig+0x336>
 8003b66:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003b6a:	d817      	bhi.n	8003b9c <UART_SetConfig+0x33c>
 8003b6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b70:	d00b      	beq.n	8003b8a <UART_SetConfig+0x32a>
 8003b72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b76:	d811      	bhi.n	8003b9c <UART_SetConfig+0x33c>
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d003      	beq.n	8003b84 <UART_SetConfig+0x324>
 8003b7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b80:	d006      	beq.n	8003b90 <UART_SetConfig+0x330>
 8003b82:	e00b      	b.n	8003b9c <UART_SetConfig+0x33c>
 8003b84:	2300      	movs	r3, #0
 8003b86:	77fb      	strb	r3, [r7, #31]
 8003b88:	e00d      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	77fb      	strb	r3, [r7, #31]
 8003b8e:	e00a      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003b90:	2304      	movs	r3, #4
 8003b92:	77fb      	strb	r3, [r7, #31]
 8003b94:	e007      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003b96:	2308      	movs	r3, #8
 8003b98:	77fb      	strb	r3, [r7, #31]
 8003b9a:	e004      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003b9c:	2310      	movs	r3, #16
 8003b9e:	77fb      	strb	r3, [r7, #31]
 8003ba0:	e001      	b.n	8003ba6 <UART_SetConfig+0x346>
 8003ba2:	2310      	movs	r3, #16
 8003ba4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	69db      	ldr	r3, [r3, #28]
 8003baa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bae:	d15b      	bne.n	8003c68 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8003bb0:	7ffb      	ldrb	r3, [r7, #31]
 8003bb2:	2b08      	cmp	r3, #8
 8003bb4:	d827      	bhi.n	8003c06 <UART_SetConfig+0x3a6>
 8003bb6:	a201      	add	r2, pc, #4	; (adr r2, 8003bbc <UART_SetConfig+0x35c>)
 8003bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bbc:	08003be1 	.word	0x08003be1
 8003bc0:	08003be9 	.word	0x08003be9
 8003bc4:	08003bf1 	.word	0x08003bf1
 8003bc8:	08003c07 	.word	0x08003c07
 8003bcc:	08003bf7 	.word	0x08003bf7
 8003bd0:	08003c07 	.word	0x08003c07
 8003bd4:	08003c07 	.word	0x08003c07
 8003bd8:	08003c07 	.word	0x08003c07
 8003bdc:	08003bff 	.word	0x08003bff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003be0:	f7fe fee8 	bl	80029b4 <HAL_RCC_GetPCLK1Freq>
 8003be4:	61b8      	str	r0, [r7, #24]
        break;
 8003be6:	e013      	b.n	8003c10 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003be8:	f7fe fef8 	bl	80029dc <HAL_RCC_GetPCLK2Freq>
 8003bec:	61b8      	str	r0, [r7, #24]
        break;
 8003bee:	e00f      	b.n	8003c10 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bf0:	4b4b      	ldr	r3, [pc, #300]	; (8003d20 <UART_SetConfig+0x4c0>)
 8003bf2:	61bb      	str	r3, [r7, #24]
        break;
 8003bf4:	e00c      	b.n	8003c10 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bf6:	f7fe fdef 	bl	80027d8 <HAL_RCC_GetSysClockFreq>
 8003bfa:	61b8      	str	r0, [r7, #24]
        break;
 8003bfc:	e008      	b.n	8003c10 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c02:	61bb      	str	r3, [r7, #24]
        break;
 8003c04:	e004      	b.n	8003c10 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8003c06:	2300      	movs	r3, #0
 8003c08:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	77bb      	strb	r3, [r7, #30]
        break;
 8003c0e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d074      	beq.n	8003d00 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	005a      	lsls	r2, r3, #1
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	085b      	lsrs	r3, r3, #1
 8003c20:	441a      	add	r2, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	2b0f      	cmp	r3, #15
 8003c32:	d916      	bls.n	8003c62 <UART_SetConfig+0x402>
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c3a:	d212      	bcs.n	8003c62 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	f023 030f 	bic.w	r3, r3, #15
 8003c44:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	085b      	lsrs	r3, r3, #1
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	f003 0307 	and.w	r3, r3, #7
 8003c50:	b29a      	uxth	r2, r3
 8003c52:	89fb      	ldrh	r3, [r7, #14]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	89fa      	ldrh	r2, [r7, #14]
 8003c5e:	60da      	str	r2, [r3, #12]
 8003c60:	e04e      	b.n	8003d00 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	77bb      	strb	r3, [r7, #30]
 8003c66:	e04b      	b.n	8003d00 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c68:	7ffb      	ldrb	r3, [r7, #31]
 8003c6a:	2b08      	cmp	r3, #8
 8003c6c:	d827      	bhi.n	8003cbe <UART_SetConfig+0x45e>
 8003c6e:	a201      	add	r2, pc, #4	; (adr r2, 8003c74 <UART_SetConfig+0x414>)
 8003c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c74:	08003c99 	.word	0x08003c99
 8003c78:	08003ca1 	.word	0x08003ca1
 8003c7c:	08003ca9 	.word	0x08003ca9
 8003c80:	08003cbf 	.word	0x08003cbf
 8003c84:	08003caf 	.word	0x08003caf
 8003c88:	08003cbf 	.word	0x08003cbf
 8003c8c:	08003cbf 	.word	0x08003cbf
 8003c90:	08003cbf 	.word	0x08003cbf
 8003c94:	08003cb7 	.word	0x08003cb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c98:	f7fe fe8c 	bl	80029b4 <HAL_RCC_GetPCLK1Freq>
 8003c9c:	61b8      	str	r0, [r7, #24]
        break;
 8003c9e:	e013      	b.n	8003cc8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ca0:	f7fe fe9c 	bl	80029dc <HAL_RCC_GetPCLK2Freq>
 8003ca4:	61b8      	str	r0, [r7, #24]
        break;
 8003ca6:	e00f      	b.n	8003cc8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ca8:	4b1d      	ldr	r3, [pc, #116]	; (8003d20 <UART_SetConfig+0x4c0>)
 8003caa:	61bb      	str	r3, [r7, #24]
        break;
 8003cac:	e00c      	b.n	8003cc8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cae:	f7fe fd93 	bl	80027d8 <HAL_RCC_GetSysClockFreq>
 8003cb2:	61b8      	str	r0, [r7, #24]
        break;
 8003cb4:	e008      	b.n	8003cc8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cba:	61bb      	str	r3, [r7, #24]
        break;
 8003cbc:	e004      	b.n	8003cc8 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	77bb      	strb	r3, [r7, #30]
        break;
 8003cc6:	bf00      	nop
    }

    if (pclk != 0U)
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d018      	beq.n	8003d00 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	085a      	lsrs	r2, r3, #1
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	441a      	add	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	2b0f      	cmp	r3, #15
 8003ce8:	d908      	bls.n	8003cfc <UART_SetConfig+0x49c>
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cf0:	d204      	bcs.n	8003cfc <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	60da      	str	r2, [r3, #12]
 8003cfa:	e001      	b.n	8003d00 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003d0c:	7fbb      	ldrb	r3, [r7, #30]
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3720      	adds	r7, #32
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	40007c00 	.word	0x40007c00
 8003d1c:	40023800 	.word	0x40023800
 8003d20:	00f42400 	.word	0x00f42400

08003d24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d30:	f003 0301 	and.w	r3, r3, #1
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d00a      	beq.n	8003d4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00a      	beq.n	8003d70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d74:	f003 0304 	and.w	r3, r3, #4
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00a      	beq.n	8003d92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d96:	f003 0308 	and.w	r3, r3, #8
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00a      	beq.n	8003db4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	430a      	orrs	r2, r1
 8003db2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db8:	f003 0310 	and.w	r3, r3, #16
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d00a      	beq.n	8003dd6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dda:	f003 0320 	and.w	r3, r3, #32
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00a      	beq.n	8003df8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	430a      	orrs	r2, r1
 8003df6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d01a      	beq.n	8003e3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	430a      	orrs	r2, r1
 8003e18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e22:	d10a      	bne.n	8003e3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00a      	beq.n	8003e5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	605a      	str	r2, [r3, #4]
  }
}
 8003e5c:	bf00      	nop
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b086      	sub	sp, #24
 8003e6c:	af02      	add	r7, sp, #8
 8003e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e78:	f7fd f9fc 	bl	8001274 <HAL_GetTick>
 8003e7c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0308 	and.w	r3, r3, #8
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d10e      	bne.n	8003eaa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e90:	9300      	str	r3, [sp, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 f817 	bl	8003ece <UART_WaitOnFlagUntilTimeout>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d001      	beq.n	8003eaa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e00d      	b.n	8003ec6 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2220      	movs	r2, #32
 8003eae:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2220      	movs	r2, #32
 8003eb4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b084      	sub	sp, #16
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	603b      	str	r3, [r7, #0]
 8003eda:	4613      	mov	r3, r2
 8003edc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ede:	e05e      	b.n	8003f9e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee6:	d05a      	beq.n	8003f9e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ee8:	f7fd f9c4 	bl	8001274 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	69ba      	ldr	r2, [r7, #24]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d302      	bcc.n	8003efe <UART_WaitOnFlagUntilTimeout+0x30>
 8003ef8:	69bb      	ldr	r3, [r7, #24]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d11b      	bne.n	8003f36 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f0c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	689a      	ldr	r2, [r3, #8]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f022 0201 	bic.w	r2, r2, #1
 8003f1c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2220      	movs	r2, #32
 8003f22:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2220      	movs	r2, #32
 8003f28:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e043      	b.n	8003fbe <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0304 	and.w	r3, r3, #4
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d02c      	beq.n	8003f9e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	69db      	ldr	r3, [r3, #28]
 8003f4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f52:	d124      	bne.n	8003f9e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f5c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f6c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f022 0201 	bic.w	r2, r2, #1
 8003f7c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2220      	movs	r2, #32
 8003f82:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2220      	movs	r2, #32
 8003f88:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2220      	movs	r2, #32
 8003f8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e00f      	b.n	8003fbe <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	69da      	ldr	r2, [r3, #28]
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	bf0c      	ite	eq
 8003fae:	2301      	moveq	r3, #1
 8003fb0:	2300      	movne	r3, #0
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	79fb      	ldrb	r3, [r7, #7]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d091      	beq.n	8003ee0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
	...

08003fc8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	68ba      	ldr	r2, [r7, #8]
 8003fda:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	88fa      	ldrh	r2, [r7, #6]
 8003fe0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2222      	movs	r2, #34	; 0x22
 8003ff0:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d02b      	beq.n	8004052 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ffe:	4a25      	ldr	r2, [pc, #148]	; (8004094 <UART_Start_Receive_DMA+0xcc>)
 8004000:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004006:	4a24      	ldr	r2, [pc, #144]	; (8004098 <UART_Start_Receive_DMA+0xd0>)
 8004008:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800400e:	4a23      	ldr	r2, [pc, #140]	; (800409c <UART_Start_Receive_DMA+0xd4>)
 8004010:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004016:	2200      	movs	r2, #0
 8004018:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	3324      	adds	r3, #36	; 0x24
 8004024:	4619      	mov	r1, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800402a:	461a      	mov	r2, r3
 800402c:	88fb      	ldrh	r3, [r7, #6]
 800402e:	f7fd fb11 	bl	8001654 <HAL_DMA_Start_IT>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00c      	beq.n	8004052 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2210      	movs	r2, #16
 800403c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2220      	movs	r2, #32
 800404c:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e01c      	b.n	800408c <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004068:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	689a      	ldr	r2, [r3, #8]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f042 0201 	orr.w	r2, r2, #1
 8004078:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	689a      	ldr	r2, [r3, #8]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004088:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	08004129 	.word	0x08004129
 8004098:	080041bd 	.word	0x080041bd
 800409c:	080041f5 	.word	0x080041f5

080040a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80040b6:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2220      	movs	r2, #32
 80040bc:	679a      	str	r2, [r3, #120]	; 0x78
}
 80040be:	bf00      	nop
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040ca:	b480      	push	{r7}
 80040cc:	b083      	sub	sp, #12
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80040e0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689a      	ldr	r2, [r3, #8]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 0201 	bic.w	r2, r2, #1
 80040f0:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d107      	bne.n	800410a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0210 	bic.w	r2, r2, #16
 8004108:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2220      	movs	r2, #32
 800410e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	665a      	str	r2, [r3, #100]	; 0x64
}
 800411c:	bf00      	nop
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004134:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	69db      	ldr	r3, [r3, #28]
 800413a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800413e:	d02a      	beq.n	8004196 <UART_DMAReceiveCplt+0x6e>
  {
    huart->RxXferCount = 0U;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2200      	movs	r2, #0
 8004144:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004156:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	689a      	ldr	r2, [r3, #8]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 0201 	bic.w	r2, r2, #1
 8004166:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	689a      	ldr	r2, [r3, #8]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004176:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2220      	movs	r2, #32
 800417c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004182:	2b01      	cmp	r3, #1
 8004184:	d107      	bne.n	8004196 <UART_DMAReceiveCplt+0x6e>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f022 0210 	bic.w	r2, r2, #16
 8004194:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800419a:	2b01      	cmp	r3, #1
 800419c:	d107      	bne.n	80041ae <UART_DMAReceiveCplt+0x86>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80041a4:	4619      	mov	r1, r3
 80041a6:	68f8      	ldr	r0, [r7, #12]
 80041a8:	f7ff fb4e 	bl	8003848 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80041ac:	e002      	b.n	80041b4 <UART_DMAReceiveCplt+0x8c>
    HAL_UART_RxCpltCallback(huart);
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f7ff fb2c 	bl	800380c <HAL_UART_RxCpltCallback>
}
 80041b4:	bf00      	nop
 80041b6:	3710      	adds	r7, #16
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d109      	bne.n	80041e6 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80041d8:	085b      	lsrs	r3, r3, #1
 80041da:	b29b      	uxth	r3, r3
 80041dc:	4619      	mov	r1, r3
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f7ff fb32 	bl	8003848 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80041e4:	e002      	b.n	80041ec <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 80041e6:	68f8      	ldr	r0, [r7, #12]
 80041e8:	f7ff fb1a 	bl	8003820 <HAL_UART_RxHalfCpltCallback>
}
 80041ec:	bf00      	nop
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b086      	sub	sp, #24
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004200:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004206:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800420c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004218:	2b80      	cmp	r3, #128	; 0x80
 800421a:	d109      	bne.n	8004230 <UART_DMAError+0x3c>
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	2b21      	cmp	r3, #33	; 0x21
 8004220:	d106      	bne.n	8004230 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	2200      	movs	r2, #0
 8004226:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800422a:	6978      	ldr	r0, [r7, #20]
 800422c:	f7ff ff38 	bl	80040a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800423a:	2b40      	cmp	r3, #64	; 0x40
 800423c:	d109      	bne.n	8004252 <UART_DMAError+0x5e>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2b22      	cmp	r3, #34	; 0x22
 8004242:	d106      	bne.n	8004252 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	2200      	movs	r2, #0
 8004248:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800424c:	6978      	ldr	r0, [r7, #20]
 800424e:	f7ff ff3c 	bl	80040ca <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004258:	f043 0210 	orr.w	r2, r3, #16
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004262:	6978      	ldr	r0, [r7, #20]
 8004264:	f7ff fae6 	bl	8003834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004268:	bf00      	nop
 800426a:	3718      	adds	r7, #24
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800427c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2200      	movs	r2, #0
 8004282:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f7ff fad0 	bl	8003834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004294:	bf00      	nop
 8004296:	3710      	adds	r7, #16
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042b2:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2220      	movs	r2, #32
 80042b8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f7ff fa99 	bl	80037f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042c6:	bf00      	nop
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
	...

080042d0 <__errno>:
 80042d0:	4b01      	ldr	r3, [pc, #4]	; (80042d8 <__errno+0x8>)
 80042d2:	6818      	ldr	r0, [r3, #0]
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop
 80042d8:	2000000c 	.word	0x2000000c

080042dc <__libc_init_array>:
 80042dc:	b570      	push	{r4, r5, r6, lr}
 80042de:	4d0d      	ldr	r5, [pc, #52]	; (8004314 <__libc_init_array+0x38>)
 80042e0:	4c0d      	ldr	r4, [pc, #52]	; (8004318 <__libc_init_array+0x3c>)
 80042e2:	1b64      	subs	r4, r4, r5
 80042e4:	10a4      	asrs	r4, r4, #2
 80042e6:	2600      	movs	r6, #0
 80042e8:	42a6      	cmp	r6, r4
 80042ea:	d109      	bne.n	8004300 <__libc_init_array+0x24>
 80042ec:	4d0b      	ldr	r5, [pc, #44]	; (800431c <__libc_init_array+0x40>)
 80042ee:	4c0c      	ldr	r4, [pc, #48]	; (8004320 <__libc_init_array+0x44>)
 80042f0:	f000 fc4e 	bl	8004b90 <_init>
 80042f4:	1b64      	subs	r4, r4, r5
 80042f6:	10a4      	asrs	r4, r4, #2
 80042f8:	2600      	movs	r6, #0
 80042fa:	42a6      	cmp	r6, r4
 80042fc:	d105      	bne.n	800430a <__libc_init_array+0x2e>
 80042fe:	bd70      	pop	{r4, r5, r6, pc}
 8004300:	f855 3b04 	ldr.w	r3, [r5], #4
 8004304:	4798      	blx	r3
 8004306:	3601      	adds	r6, #1
 8004308:	e7ee      	b.n	80042e8 <__libc_init_array+0xc>
 800430a:	f855 3b04 	ldr.w	r3, [r5], #4
 800430e:	4798      	blx	r3
 8004310:	3601      	adds	r6, #1
 8004312:	e7f2      	b.n	80042fa <__libc_init_array+0x1e>
 8004314:	08004c80 	.word	0x08004c80
 8004318:	08004c80 	.word	0x08004c80
 800431c:	08004c80 	.word	0x08004c80
 8004320:	08004c88 	.word	0x08004c88

08004324 <memcpy>:
 8004324:	440a      	add	r2, r1
 8004326:	4291      	cmp	r1, r2
 8004328:	f100 33ff 	add.w	r3, r0, #4294967295
 800432c:	d100      	bne.n	8004330 <memcpy+0xc>
 800432e:	4770      	bx	lr
 8004330:	b510      	push	{r4, lr}
 8004332:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004336:	f803 4f01 	strb.w	r4, [r3, #1]!
 800433a:	4291      	cmp	r1, r2
 800433c:	d1f9      	bne.n	8004332 <memcpy+0xe>
 800433e:	bd10      	pop	{r4, pc}

08004340 <memset>:
 8004340:	4402      	add	r2, r0
 8004342:	4603      	mov	r3, r0
 8004344:	4293      	cmp	r3, r2
 8004346:	d100      	bne.n	800434a <memset+0xa>
 8004348:	4770      	bx	lr
 800434a:	f803 1b01 	strb.w	r1, [r3], #1
 800434e:	e7f9      	b.n	8004344 <memset+0x4>

08004350 <siprintf>:
 8004350:	b40e      	push	{r1, r2, r3}
 8004352:	b500      	push	{lr}
 8004354:	b09c      	sub	sp, #112	; 0x70
 8004356:	ab1d      	add	r3, sp, #116	; 0x74
 8004358:	9002      	str	r0, [sp, #8]
 800435a:	9006      	str	r0, [sp, #24]
 800435c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004360:	4809      	ldr	r0, [pc, #36]	; (8004388 <siprintf+0x38>)
 8004362:	9107      	str	r1, [sp, #28]
 8004364:	9104      	str	r1, [sp, #16]
 8004366:	4909      	ldr	r1, [pc, #36]	; (800438c <siprintf+0x3c>)
 8004368:	f853 2b04 	ldr.w	r2, [r3], #4
 800436c:	9105      	str	r1, [sp, #20]
 800436e:	6800      	ldr	r0, [r0, #0]
 8004370:	9301      	str	r3, [sp, #4]
 8004372:	a902      	add	r1, sp, #8
 8004374:	f000 f868 	bl	8004448 <_svfiprintf_r>
 8004378:	9b02      	ldr	r3, [sp, #8]
 800437a:	2200      	movs	r2, #0
 800437c:	701a      	strb	r2, [r3, #0]
 800437e:	b01c      	add	sp, #112	; 0x70
 8004380:	f85d eb04 	ldr.w	lr, [sp], #4
 8004384:	b003      	add	sp, #12
 8004386:	4770      	bx	lr
 8004388:	2000000c 	.word	0x2000000c
 800438c:	ffff0208 	.word	0xffff0208

08004390 <__ssputs_r>:
 8004390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004394:	688e      	ldr	r6, [r1, #8]
 8004396:	429e      	cmp	r6, r3
 8004398:	4682      	mov	sl, r0
 800439a:	460c      	mov	r4, r1
 800439c:	4690      	mov	r8, r2
 800439e:	461f      	mov	r7, r3
 80043a0:	d838      	bhi.n	8004414 <__ssputs_r+0x84>
 80043a2:	898a      	ldrh	r2, [r1, #12]
 80043a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80043a8:	d032      	beq.n	8004410 <__ssputs_r+0x80>
 80043aa:	6825      	ldr	r5, [r4, #0]
 80043ac:	6909      	ldr	r1, [r1, #16]
 80043ae:	eba5 0901 	sub.w	r9, r5, r1
 80043b2:	6965      	ldr	r5, [r4, #20]
 80043b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80043b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80043bc:	3301      	adds	r3, #1
 80043be:	444b      	add	r3, r9
 80043c0:	106d      	asrs	r5, r5, #1
 80043c2:	429d      	cmp	r5, r3
 80043c4:	bf38      	it	cc
 80043c6:	461d      	movcc	r5, r3
 80043c8:	0553      	lsls	r3, r2, #21
 80043ca:	d531      	bpl.n	8004430 <__ssputs_r+0xa0>
 80043cc:	4629      	mov	r1, r5
 80043ce:	f000 fb39 	bl	8004a44 <_malloc_r>
 80043d2:	4606      	mov	r6, r0
 80043d4:	b950      	cbnz	r0, 80043ec <__ssputs_r+0x5c>
 80043d6:	230c      	movs	r3, #12
 80043d8:	f8ca 3000 	str.w	r3, [sl]
 80043dc:	89a3      	ldrh	r3, [r4, #12]
 80043de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043e2:	81a3      	strh	r3, [r4, #12]
 80043e4:	f04f 30ff 	mov.w	r0, #4294967295
 80043e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043ec:	6921      	ldr	r1, [r4, #16]
 80043ee:	464a      	mov	r2, r9
 80043f0:	f7ff ff98 	bl	8004324 <memcpy>
 80043f4:	89a3      	ldrh	r3, [r4, #12]
 80043f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80043fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043fe:	81a3      	strh	r3, [r4, #12]
 8004400:	6126      	str	r6, [r4, #16]
 8004402:	6165      	str	r5, [r4, #20]
 8004404:	444e      	add	r6, r9
 8004406:	eba5 0509 	sub.w	r5, r5, r9
 800440a:	6026      	str	r6, [r4, #0]
 800440c:	60a5      	str	r5, [r4, #8]
 800440e:	463e      	mov	r6, r7
 8004410:	42be      	cmp	r6, r7
 8004412:	d900      	bls.n	8004416 <__ssputs_r+0x86>
 8004414:	463e      	mov	r6, r7
 8004416:	4632      	mov	r2, r6
 8004418:	6820      	ldr	r0, [r4, #0]
 800441a:	4641      	mov	r1, r8
 800441c:	f000 faa8 	bl	8004970 <memmove>
 8004420:	68a3      	ldr	r3, [r4, #8]
 8004422:	6822      	ldr	r2, [r4, #0]
 8004424:	1b9b      	subs	r3, r3, r6
 8004426:	4432      	add	r2, r6
 8004428:	60a3      	str	r3, [r4, #8]
 800442a:	6022      	str	r2, [r4, #0]
 800442c:	2000      	movs	r0, #0
 800442e:	e7db      	b.n	80043e8 <__ssputs_r+0x58>
 8004430:	462a      	mov	r2, r5
 8004432:	f000 fb61 	bl	8004af8 <_realloc_r>
 8004436:	4606      	mov	r6, r0
 8004438:	2800      	cmp	r0, #0
 800443a:	d1e1      	bne.n	8004400 <__ssputs_r+0x70>
 800443c:	6921      	ldr	r1, [r4, #16]
 800443e:	4650      	mov	r0, sl
 8004440:	f000 fab0 	bl	80049a4 <_free_r>
 8004444:	e7c7      	b.n	80043d6 <__ssputs_r+0x46>
	...

08004448 <_svfiprintf_r>:
 8004448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800444c:	4698      	mov	r8, r3
 800444e:	898b      	ldrh	r3, [r1, #12]
 8004450:	061b      	lsls	r3, r3, #24
 8004452:	b09d      	sub	sp, #116	; 0x74
 8004454:	4607      	mov	r7, r0
 8004456:	460d      	mov	r5, r1
 8004458:	4614      	mov	r4, r2
 800445a:	d50e      	bpl.n	800447a <_svfiprintf_r+0x32>
 800445c:	690b      	ldr	r3, [r1, #16]
 800445e:	b963      	cbnz	r3, 800447a <_svfiprintf_r+0x32>
 8004460:	2140      	movs	r1, #64	; 0x40
 8004462:	f000 faef 	bl	8004a44 <_malloc_r>
 8004466:	6028      	str	r0, [r5, #0]
 8004468:	6128      	str	r0, [r5, #16]
 800446a:	b920      	cbnz	r0, 8004476 <_svfiprintf_r+0x2e>
 800446c:	230c      	movs	r3, #12
 800446e:	603b      	str	r3, [r7, #0]
 8004470:	f04f 30ff 	mov.w	r0, #4294967295
 8004474:	e0d1      	b.n	800461a <_svfiprintf_r+0x1d2>
 8004476:	2340      	movs	r3, #64	; 0x40
 8004478:	616b      	str	r3, [r5, #20]
 800447a:	2300      	movs	r3, #0
 800447c:	9309      	str	r3, [sp, #36]	; 0x24
 800447e:	2320      	movs	r3, #32
 8004480:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004484:	f8cd 800c 	str.w	r8, [sp, #12]
 8004488:	2330      	movs	r3, #48	; 0x30
 800448a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004634 <_svfiprintf_r+0x1ec>
 800448e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004492:	f04f 0901 	mov.w	r9, #1
 8004496:	4623      	mov	r3, r4
 8004498:	469a      	mov	sl, r3
 800449a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800449e:	b10a      	cbz	r2, 80044a4 <_svfiprintf_r+0x5c>
 80044a0:	2a25      	cmp	r2, #37	; 0x25
 80044a2:	d1f9      	bne.n	8004498 <_svfiprintf_r+0x50>
 80044a4:	ebba 0b04 	subs.w	fp, sl, r4
 80044a8:	d00b      	beq.n	80044c2 <_svfiprintf_r+0x7a>
 80044aa:	465b      	mov	r3, fp
 80044ac:	4622      	mov	r2, r4
 80044ae:	4629      	mov	r1, r5
 80044b0:	4638      	mov	r0, r7
 80044b2:	f7ff ff6d 	bl	8004390 <__ssputs_r>
 80044b6:	3001      	adds	r0, #1
 80044b8:	f000 80aa 	beq.w	8004610 <_svfiprintf_r+0x1c8>
 80044bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80044be:	445a      	add	r2, fp
 80044c0:	9209      	str	r2, [sp, #36]	; 0x24
 80044c2:	f89a 3000 	ldrb.w	r3, [sl]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	f000 80a2 	beq.w	8004610 <_svfiprintf_r+0x1c8>
 80044cc:	2300      	movs	r3, #0
 80044ce:	f04f 32ff 	mov.w	r2, #4294967295
 80044d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80044d6:	f10a 0a01 	add.w	sl, sl, #1
 80044da:	9304      	str	r3, [sp, #16]
 80044dc:	9307      	str	r3, [sp, #28]
 80044de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80044e2:	931a      	str	r3, [sp, #104]	; 0x68
 80044e4:	4654      	mov	r4, sl
 80044e6:	2205      	movs	r2, #5
 80044e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044ec:	4851      	ldr	r0, [pc, #324]	; (8004634 <_svfiprintf_r+0x1ec>)
 80044ee:	f7fb fe97 	bl	8000220 <memchr>
 80044f2:	9a04      	ldr	r2, [sp, #16]
 80044f4:	b9d8      	cbnz	r0, 800452e <_svfiprintf_r+0xe6>
 80044f6:	06d0      	lsls	r0, r2, #27
 80044f8:	bf44      	itt	mi
 80044fa:	2320      	movmi	r3, #32
 80044fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004500:	0711      	lsls	r1, r2, #28
 8004502:	bf44      	itt	mi
 8004504:	232b      	movmi	r3, #43	; 0x2b
 8004506:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800450a:	f89a 3000 	ldrb.w	r3, [sl]
 800450e:	2b2a      	cmp	r3, #42	; 0x2a
 8004510:	d015      	beq.n	800453e <_svfiprintf_r+0xf6>
 8004512:	9a07      	ldr	r2, [sp, #28]
 8004514:	4654      	mov	r4, sl
 8004516:	2000      	movs	r0, #0
 8004518:	f04f 0c0a 	mov.w	ip, #10
 800451c:	4621      	mov	r1, r4
 800451e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004522:	3b30      	subs	r3, #48	; 0x30
 8004524:	2b09      	cmp	r3, #9
 8004526:	d94e      	bls.n	80045c6 <_svfiprintf_r+0x17e>
 8004528:	b1b0      	cbz	r0, 8004558 <_svfiprintf_r+0x110>
 800452a:	9207      	str	r2, [sp, #28]
 800452c:	e014      	b.n	8004558 <_svfiprintf_r+0x110>
 800452e:	eba0 0308 	sub.w	r3, r0, r8
 8004532:	fa09 f303 	lsl.w	r3, r9, r3
 8004536:	4313      	orrs	r3, r2
 8004538:	9304      	str	r3, [sp, #16]
 800453a:	46a2      	mov	sl, r4
 800453c:	e7d2      	b.n	80044e4 <_svfiprintf_r+0x9c>
 800453e:	9b03      	ldr	r3, [sp, #12]
 8004540:	1d19      	adds	r1, r3, #4
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	9103      	str	r1, [sp, #12]
 8004546:	2b00      	cmp	r3, #0
 8004548:	bfbb      	ittet	lt
 800454a:	425b      	neglt	r3, r3
 800454c:	f042 0202 	orrlt.w	r2, r2, #2
 8004550:	9307      	strge	r3, [sp, #28]
 8004552:	9307      	strlt	r3, [sp, #28]
 8004554:	bfb8      	it	lt
 8004556:	9204      	strlt	r2, [sp, #16]
 8004558:	7823      	ldrb	r3, [r4, #0]
 800455a:	2b2e      	cmp	r3, #46	; 0x2e
 800455c:	d10c      	bne.n	8004578 <_svfiprintf_r+0x130>
 800455e:	7863      	ldrb	r3, [r4, #1]
 8004560:	2b2a      	cmp	r3, #42	; 0x2a
 8004562:	d135      	bne.n	80045d0 <_svfiprintf_r+0x188>
 8004564:	9b03      	ldr	r3, [sp, #12]
 8004566:	1d1a      	adds	r2, r3, #4
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	9203      	str	r2, [sp, #12]
 800456c:	2b00      	cmp	r3, #0
 800456e:	bfb8      	it	lt
 8004570:	f04f 33ff 	movlt.w	r3, #4294967295
 8004574:	3402      	adds	r4, #2
 8004576:	9305      	str	r3, [sp, #20]
 8004578:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004644 <_svfiprintf_r+0x1fc>
 800457c:	7821      	ldrb	r1, [r4, #0]
 800457e:	2203      	movs	r2, #3
 8004580:	4650      	mov	r0, sl
 8004582:	f7fb fe4d 	bl	8000220 <memchr>
 8004586:	b140      	cbz	r0, 800459a <_svfiprintf_r+0x152>
 8004588:	2340      	movs	r3, #64	; 0x40
 800458a:	eba0 000a 	sub.w	r0, r0, sl
 800458e:	fa03 f000 	lsl.w	r0, r3, r0
 8004592:	9b04      	ldr	r3, [sp, #16]
 8004594:	4303      	orrs	r3, r0
 8004596:	3401      	adds	r4, #1
 8004598:	9304      	str	r3, [sp, #16]
 800459a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800459e:	4826      	ldr	r0, [pc, #152]	; (8004638 <_svfiprintf_r+0x1f0>)
 80045a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80045a4:	2206      	movs	r2, #6
 80045a6:	f7fb fe3b 	bl	8000220 <memchr>
 80045aa:	2800      	cmp	r0, #0
 80045ac:	d038      	beq.n	8004620 <_svfiprintf_r+0x1d8>
 80045ae:	4b23      	ldr	r3, [pc, #140]	; (800463c <_svfiprintf_r+0x1f4>)
 80045b0:	bb1b      	cbnz	r3, 80045fa <_svfiprintf_r+0x1b2>
 80045b2:	9b03      	ldr	r3, [sp, #12]
 80045b4:	3307      	adds	r3, #7
 80045b6:	f023 0307 	bic.w	r3, r3, #7
 80045ba:	3308      	adds	r3, #8
 80045bc:	9303      	str	r3, [sp, #12]
 80045be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045c0:	4433      	add	r3, r6
 80045c2:	9309      	str	r3, [sp, #36]	; 0x24
 80045c4:	e767      	b.n	8004496 <_svfiprintf_r+0x4e>
 80045c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80045ca:	460c      	mov	r4, r1
 80045cc:	2001      	movs	r0, #1
 80045ce:	e7a5      	b.n	800451c <_svfiprintf_r+0xd4>
 80045d0:	2300      	movs	r3, #0
 80045d2:	3401      	adds	r4, #1
 80045d4:	9305      	str	r3, [sp, #20]
 80045d6:	4619      	mov	r1, r3
 80045d8:	f04f 0c0a 	mov.w	ip, #10
 80045dc:	4620      	mov	r0, r4
 80045de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80045e2:	3a30      	subs	r2, #48	; 0x30
 80045e4:	2a09      	cmp	r2, #9
 80045e6:	d903      	bls.n	80045f0 <_svfiprintf_r+0x1a8>
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d0c5      	beq.n	8004578 <_svfiprintf_r+0x130>
 80045ec:	9105      	str	r1, [sp, #20]
 80045ee:	e7c3      	b.n	8004578 <_svfiprintf_r+0x130>
 80045f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80045f4:	4604      	mov	r4, r0
 80045f6:	2301      	movs	r3, #1
 80045f8:	e7f0      	b.n	80045dc <_svfiprintf_r+0x194>
 80045fa:	ab03      	add	r3, sp, #12
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	462a      	mov	r2, r5
 8004600:	4b0f      	ldr	r3, [pc, #60]	; (8004640 <_svfiprintf_r+0x1f8>)
 8004602:	a904      	add	r1, sp, #16
 8004604:	4638      	mov	r0, r7
 8004606:	f3af 8000 	nop.w
 800460a:	1c42      	adds	r2, r0, #1
 800460c:	4606      	mov	r6, r0
 800460e:	d1d6      	bne.n	80045be <_svfiprintf_r+0x176>
 8004610:	89ab      	ldrh	r3, [r5, #12]
 8004612:	065b      	lsls	r3, r3, #25
 8004614:	f53f af2c 	bmi.w	8004470 <_svfiprintf_r+0x28>
 8004618:	9809      	ldr	r0, [sp, #36]	; 0x24
 800461a:	b01d      	add	sp, #116	; 0x74
 800461c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004620:	ab03      	add	r3, sp, #12
 8004622:	9300      	str	r3, [sp, #0]
 8004624:	462a      	mov	r2, r5
 8004626:	4b06      	ldr	r3, [pc, #24]	; (8004640 <_svfiprintf_r+0x1f8>)
 8004628:	a904      	add	r1, sp, #16
 800462a:	4638      	mov	r0, r7
 800462c:	f000 f87a 	bl	8004724 <_printf_i>
 8004630:	e7eb      	b.n	800460a <_svfiprintf_r+0x1c2>
 8004632:	bf00      	nop
 8004634:	08004c44 	.word	0x08004c44
 8004638:	08004c4e 	.word	0x08004c4e
 800463c:	00000000 	.word	0x00000000
 8004640:	08004391 	.word	0x08004391
 8004644:	08004c4a 	.word	0x08004c4a

08004648 <_printf_common>:
 8004648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800464c:	4616      	mov	r6, r2
 800464e:	4699      	mov	r9, r3
 8004650:	688a      	ldr	r2, [r1, #8]
 8004652:	690b      	ldr	r3, [r1, #16]
 8004654:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004658:	4293      	cmp	r3, r2
 800465a:	bfb8      	it	lt
 800465c:	4613      	movlt	r3, r2
 800465e:	6033      	str	r3, [r6, #0]
 8004660:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004664:	4607      	mov	r7, r0
 8004666:	460c      	mov	r4, r1
 8004668:	b10a      	cbz	r2, 800466e <_printf_common+0x26>
 800466a:	3301      	adds	r3, #1
 800466c:	6033      	str	r3, [r6, #0]
 800466e:	6823      	ldr	r3, [r4, #0]
 8004670:	0699      	lsls	r1, r3, #26
 8004672:	bf42      	ittt	mi
 8004674:	6833      	ldrmi	r3, [r6, #0]
 8004676:	3302      	addmi	r3, #2
 8004678:	6033      	strmi	r3, [r6, #0]
 800467a:	6825      	ldr	r5, [r4, #0]
 800467c:	f015 0506 	ands.w	r5, r5, #6
 8004680:	d106      	bne.n	8004690 <_printf_common+0x48>
 8004682:	f104 0a19 	add.w	sl, r4, #25
 8004686:	68e3      	ldr	r3, [r4, #12]
 8004688:	6832      	ldr	r2, [r6, #0]
 800468a:	1a9b      	subs	r3, r3, r2
 800468c:	42ab      	cmp	r3, r5
 800468e:	dc26      	bgt.n	80046de <_printf_common+0x96>
 8004690:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004694:	1e13      	subs	r3, r2, #0
 8004696:	6822      	ldr	r2, [r4, #0]
 8004698:	bf18      	it	ne
 800469a:	2301      	movne	r3, #1
 800469c:	0692      	lsls	r2, r2, #26
 800469e:	d42b      	bmi.n	80046f8 <_printf_common+0xb0>
 80046a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80046a4:	4649      	mov	r1, r9
 80046a6:	4638      	mov	r0, r7
 80046a8:	47c0      	blx	r8
 80046aa:	3001      	adds	r0, #1
 80046ac:	d01e      	beq.n	80046ec <_printf_common+0xa4>
 80046ae:	6823      	ldr	r3, [r4, #0]
 80046b0:	68e5      	ldr	r5, [r4, #12]
 80046b2:	6832      	ldr	r2, [r6, #0]
 80046b4:	f003 0306 	and.w	r3, r3, #6
 80046b8:	2b04      	cmp	r3, #4
 80046ba:	bf08      	it	eq
 80046bc:	1aad      	subeq	r5, r5, r2
 80046be:	68a3      	ldr	r3, [r4, #8]
 80046c0:	6922      	ldr	r2, [r4, #16]
 80046c2:	bf0c      	ite	eq
 80046c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046c8:	2500      	movne	r5, #0
 80046ca:	4293      	cmp	r3, r2
 80046cc:	bfc4      	itt	gt
 80046ce:	1a9b      	subgt	r3, r3, r2
 80046d0:	18ed      	addgt	r5, r5, r3
 80046d2:	2600      	movs	r6, #0
 80046d4:	341a      	adds	r4, #26
 80046d6:	42b5      	cmp	r5, r6
 80046d8:	d11a      	bne.n	8004710 <_printf_common+0xc8>
 80046da:	2000      	movs	r0, #0
 80046dc:	e008      	b.n	80046f0 <_printf_common+0xa8>
 80046de:	2301      	movs	r3, #1
 80046e0:	4652      	mov	r2, sl
 80046e2:	4649      	mov	r1, r9
 80046e4:	4638      	mov	r0, r7
 80046e6:	47c0      	blx	r8
 80046e8:	3001      	adds	r0, #1
 80046ea:	d103      	bne.n	80046f4 <_printf_common+0xac>
 80046ec:	f04f 30ff 	mov.w	r0, #4294967295
 80046f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046f4:	3501      	adds	r5, #1
 80046f6:	e7c6      	b.n	8004686 <_printf_common+0x3e>
 80046f8:	18e1      	adds	r1, r4, r3
 80046fa:	1c5a      	adds	r2, r3, #1
 80046fc:	2030      	movs	r0, #48	; 0x30
 80046fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004702:	4422      	add	r2, r4
 8004704:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004708:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800470c:	3302      	adds	r3, #2
 800470e:	e7c7      	b.n	80046a0 <_printf_common+0x58>
 8004710:	2301      	movs	r3, #1
 8004712:	4622      	mov	r2, r4
 8004714:	4649      	mov	r1, r9
 8004716:	4638      	mov	r0, r7
 8004718:	47c0      	blx	r8
 800471a:	3001      	adds	r0, #1
 800471c:	d0e6      	beq.n	80046ec <_printf_common+0xa4>
 800471e:	3601      	adds	r6, #1
 8004720:	e7d9      	b.n	80046d6 <_printf_common+0x8e>
	...

08004724 <_printf_i>:
 8004724:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004728:	460c      	mov	r4, r1
 800472a:	4691      	mov	r9, r2
 800472c:	7e27      	ldrb	r7, [r4, #24]
 800472e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004730:	2f78      	cmp	r7, #120	; 0x78
 8004732:	4680      	mov	r8, r0
 8004734:	469a      	mov	sl, r3
 8004736:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800473a:	d807      	bhi.n	800474c <_printf_i+0x28>
 800473c:	2f62      	cmp	r7, #98	; 0x62
 800473e:	d80a      	bhi.n	8004756 <_printf_i+0x32>
 8004740:	2f00      	cmp	r7, #0
 8004742:	f000 80d8 	beq.w	80048f6 <_printf_i+0x1d2>
 8004746:	2f58      	cmp	r7, #88	; 0x58
 8004748:	f000 80a3 	beq.w	8004892 <_printf_i+0x16e>
 800474c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004750:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004754:	e03a      	b.n	80047cc <_printf_i+0xa8>
 8004756:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800475a:	2b15      	cmp	r3, #21
 800475c:	d8f6      	bhi.n	800474c <_printf_i+0x28>
 800475e:	a001      	add	r0, pc, #4	; (adr r0, 8004764 <_printf_i+0x40>)
 8004760:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004764:	080047bd 	.word	0x080047bd
 8004768:	080047d1 	.word	0x080047d1
 800476c:	0800474d 	.word	0x0800474d
 8004770:	0800474d 	.word	0x0800474d
 8004774:	0800474d 	.word	0x0800474d
 8004778:	0800474d 	.word	0x0800474d
 800477c:	080047d1 	.word	0x080047d1
 8004780:	0800474d 	.word	0x0800474d
 8004784:	0800474d 	.word	0x0800474d
 8004788:	0800474d 	.word	0x0800474d
 800478c:	0800474d 	.word	0x0800474d
 8004790:	080048dd 	.word	0x080048dd
 8004794:	08004801 	.word	0x08004801
 8004798:	080048bf 	.word	0x080048bf
 800479c:	0800474d 	.word	0x0800474d
 80047a0:	0800474d 	.word	0x0800474d
 80047a4:	080048ff 	.word	0x080048ff
 80047a8:	0800474d 	.word	0x0800474d
 80047ac:	08004801 	.word	0x08004801
 80047b0:	0800474d 	.word	0x0800474d
 80047b4:	0800474d 	.word	0x0800474d
 80047b8:	080048c7 	.word	0x080048c7
 80047bc:	680b      	ldr	r3, [r1, #0]
 80047be:	1d1a      	adds	r2, r3, #4
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	600a      	str	r2, [r1, #0]
 80047c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80047c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80047cc:	2301      	movs	r3, #1
 80047ce:	e0a3      	b.n	8004918 <_printf_i+0x1f4>
 80047d0:	6825      	ldr	r5, [r4, #0]
 80047d2:	6808      	ldr	r0, [r1, #0]
 80047d4:	062e      	lsls	r6, r5, #24
 80047d6:	f100 0304 	add.w	r3, r0, #4
 80047da:	d50a      	bpl.n	80047f2 <_printf_i+0xce>
 80047dc:	6805      	ldr	r5, [r0, #0]
 80047de:	600b      	str	r3, [r1, #0]
 80047e0:	2d00      	cmp	r5, #0
 80047e2:	da03      	bge.n	80047ec <_printf_i+0xc8>
 80047e4:	232d      	movs	r3, #45	; 0x2d
 80047e6:	426d      	negs	r5, r5
 80047e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047ec:	485e      	ldr	r0, [pc, #376]	; (8004968 <_printf_i+0x244>)
 80047ee:	230a      	movs	r3, #10
 80047f0:	e019      	b.n	8004826 <_printf_i+0x102>
 80047f2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80047f6:	6805      	ldr	r5, [r0, #0]
 80047f8:	600b      	str	r3, [r1, #0]
 80047fa:	bf18      	it	ne
 80047fc:	b22d      	sxthne	r5, r5
 80047fe:	e7ef      	b.n	80047e0 <_printf_i+0xbc>
 8004800:	680b      	ldr	r3, [r1, #0]
 8004802:	6825      	ldr	r5, [r4, #0]
 8004804:	1d18      	adds	r0, r3, #4
 8004806:	6008      	str	r0, [r1, #0]
 8004808:	0628      	lsls	r0, r5, #24
 800480a:	d501      	bpl.n	8004810 <_printf_i+0xec>
 800480c:	681d      	ldr	r5, [r3, #0]
 800480e:	e002      	b.n	8004816 <_printf_i+0xf2>
 8004810:	0669      	lsls	r1, r5, #25
 8004812:	d5fb      	bpl.n	800480c <_printf_i+0xe8>
 8004814:	881d      	ldrh	r5, [r3, #0]
 8004816:	4854      	ldr	r0, [pc, #336]	; (8004968 <_printf_i+0x244>)
 8004818:	2f6f      	cmp	r7, #111	; 0x6f
 800481a:	bf0c      	ite	eq
 800481c:	2308      	moveq	r3, #8
 800481e:	230a      	movne	r3, #10
 8004820:	2100      	movs	r1, #0
 8004822:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004826:	6866      	ldr	r6, [r4, #4]
 8004828:	60a6      	str	r6, [r4, #8]
 800482a:	2e00      	cmp	r6, #0
 800482c:	bfa2      	ittt	ge
 800482e:	6821      	ldrge	r1, [r4, #0]
 8004830:	f021 0104 	bicge.w	r1, r1, #4
 8004834:	6021      	strge	r1, [r4, #0]
 8004836:	b90d      	cbnz	r5, 800483c <_printf_i+0x118>
 8004838:	2e00      	cmp	r6, #0
 800483a:	d04d      	beq.n	80048d8 <_printf_i+0x1b4>
 800483c:	4616      	mov	r6, r2
 800483e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004842:	fb03 5711 	mls	r7, r3, r1, r5
 8004846:	5dc7      	ldrb	r7, [r0, r7]
 8004848:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800484c:	462f      	mov	r7, r5
 800484e:	42bb      	cmp	r3, r7
 8004850:	460d      	mov	r5, r1
 8004852:	d9f4      	bls.n	800483e <_printf_i+0x11a>
 8004854:	2b08      	cmp	r3, #8
 8004856:	d10b      	bne.n	8004870 <_printf_i+0x14c>
 8004858:	6823      	ldr	r3, [r4, #0]
 800485a:	07df      	lsls	r7, r3, #31
 800485c:	d508      	bpl.n	8004870 <_printf_i+0x14c>
 800485e:	6923      	ldr	r3, [r4, #16]
 8004860:	6861      	ldr	r1, [r4, #4]
 8004862:	4299      	cmp	r1, r3
 8004864:	bfde      	ittt	le
 8004866:	2330      	movle	r3, #48	; 0x30
 8004868:	f806 3c01 	strble.w	r3, [r6, #-1]
 800486c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004870:	1b92      	subs	r2, r2, r6
 8004872:	6122      	str	r2, [r4, #16]
 8004874:	f8cd a000 	str.w	sl, [sp]
 8004878:	464b      	mov	r3, r9
 800487a:	aa03      	add	r2, sp, #12
 800487c:	4621      	mov	r1, r4
 800487e:	4640      	mov	r0, r8
 8004880:	f7ff fee2 	bl	8004648 <_printf_common>
 8004884:	3001      	adds	r0, #1
 8004886:	d14c      	bne.n	8004922 <_printf_i+0x1fe>
 8004888:	f04f 30ff 	mov.w	r0, #4294967295
 800488c:	b004      	add	sp, #16
 800488e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004892:	4835      	ldr	r0, [pc, #212]	; (8004968 <_printf_i+0x244>)
 8004894:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004898:	6823      	ldr	r3, [r4, #0]
 800489a:	680e      	ldr	r6, [r1, #0]
 800489c:	061f      	lsls	r7, r3, #24
 800489e:	f856 5b04 	ldr.w	r5, [r6], #4
 80048a2:	600e      	str	r6, [r1, #0]
 80048a4:	d514      	bpl.n	80048d0 <_printf_i+0x1ac>
 80048a6:	07d9      	lsls	r1, r3, #31
 80048a8:	bf44      	itt	mi
 80048aa:	f043 0320 	orrmi.w	r3, r3, #32
 80048ae:	6023      	strmi	r3, [r4, #0]
 80048b0:	b91d      	cbnz	r5, 80048ba <_printf_i+0x196>
 80048b2:	6823      	ldr	r3, [r4, #0]
 80048b4:	f023 0320 	bic.w	r3, r3, #32
 80048b8:	6023      	str	r3, [r4, #0]
 80048ba:	2310      	movs	r3, #16
 80048bc:	e7b0      	b.n	8004820 <_printf_i+0xfc>
 80048be:	6823      	ldr	r3, [r4, #0]
 80048c0:	f043 0320 	orr.w	r3, r3, #32
 80048c4:	6023      	str	r3, [r4, #0]
 80048c6:	2378      	movs	r3, #120	; 0x78
 80048c8:	4828      	ldr	r0, [pc, #160]	; (800496c <_printf_i+0x248>)
 80048ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80048ce:	e7e3      	b.n	8004898 <_printf_i+0x174>
 80048d0:	065e      	lsls	r6, r3, #25
 80048d2:	bf48      	it	mi
 80048d4:	b2ad      	uxthmi	r5, r5
 80048d6:	e7e6      	b.n	80048a6 <_printf_i+0x182>
 80048d8:	4616      	mov	r6, r2
 80048da:	e7bb      	b.n	8004854 <_printf_i+0x130>
 80048dc:	680b      	ldr	r3, [r1, #0]
 80048de:	6826      	ldr	r6, [r4, #0]
 80048e0:	6960      	ldr	r0, [r4, #20]
 80048e2:	1d1d      	adds	r5, r3, #4
 80048e4:	600d      	str	r5, [r1, #0]
 80048e6:	0635      	lsls	r5, r6, #24
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	d501      	bpl.n	80048f0 <_printf_i+0x1cc>
 80048ec:	6018      	str	r0, [r3, #0]
 80048ee:	e002      	b.n	80048f6 <_printf_i+0x1d2>
 80048f0:	0671      	lsls	r1, r6, #25
 80048f2:	d5fb      	bpl.n	80048ec <_printf_i+0x1c8>
 80048f4:	8018      	strh	r0, [r3, #0]
 80048f6:	2300      	movs	r3, #0
 80048f8:	6123      	str	r3, [r4, #16]
 80048fa:	4616      	mov	r6, r2
 80048fc:	e7ba      	b.n	8004874 <_printf_i+0x150>
 80048fe:	680b      	ldr	r3, [r1, #0]
 8004900:	1d1a      	adds	r2, r3, #4
 8004902:	600a      	str	r2, [r1, #0]
 8004904:	681e      	ldr	r6, [r3, #0]
 8004906:	6862      	ldr	r2, [r4, #4]
 8004908:	2100      	movs	r1, #0
 800490a:	4630      	mov	r0, r6
 800490c:	f7fb fc88 	bl	8000220 <memchr>
 8004910:	b108      	cbz	r0, 8004916 <_printf_i+0x1f2>
 8004912:	1b80      	subs	r0, r0, r6
 8004914:	6060      	str	r0, [r4, #4]
 8004916:	6863      	ldr	r3, [r4, #4]
 8004918:	6123      	str	r3, [r4, #16]
 800491a:	2300      	movs	r3, #0
 800491c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004920:	e7a8      	b.n	8004874 <_printf_i+0x150>
 8004922:	6923      	ldr	r3, [r4, #16]
 8004924:	4632      	mov	r2, r6
 8004926:	4649      	mov	r1, r9
 8004928:	4640      	mov	r0, r8
 800492a:	47d0      	blx	sl
 800492c:	3001      	adds	r0, #1
 800492e:	d0ab      	beq.n	8004888 <_printf_i+0x164>
 8004930:	6823      	ldr	r3, [r4, #0]
 8004932:	079b      	lsls	r3, r3, #30
 8004934:	d413      	bmi.n	800495e <_printf_i+0x23a>
 8004936:	68e0      	ldr	r0, [r4, #12]
 8004938:	9b03      	ldr	r3, [sp, #12]
 800493a:	4298      	cmp	r0, r3
 800493c:	bfb8      	it	lt
 800493e:	4618      	movlt	r0, r3
 8004940:	e7a4      	b.n	800488c <_printf_i+0x168>
 8004942:	2301      	movs	r3, #1
 8004944:	4632      	mov	r2, r6
 8004946:	4649      	mov	r1, r9
 8004948:	4640      	mov	r0, r8
 800494a:	47d0      	blx	sl
 800494c:	3001      	adds	r0, #1
 800494e:	d09b      	beq.n	8004888 <_printf_i+0x164>
 8004950:	3501      	adds	r5, #1
 8004952:	68e3      	ldr	r3, [r4, #12]
 8004954:	9903      	ldr	r1, [sp, #12]
 8004956:	1a5b      	subs	r3, r3, r1
 8004958:	42ab      	cmp	r3, r5
 800495a:	dcf2      	bgt.n	8004942 <_printf_i+0x21e>
 800495c:	e7eb      	b.n	8004936 <_printf_i+0x212>
 800495e:	2500      	movs	r5, #0
 8004960:	f104 0619 	add.w	r6, r4, #25
 8004964:	e7f5      	b.n	8004952 <_printf_i+0x22e>
 8004966:	bf00      	nop
 8004968:	08004c55 	.word	0x08004c55
 800496c:	08004c66 	.word	0x08004c66

08004970 <memmove>:
 8004970:	4288      	cmp	r0, r1
 8004972:	b510      	push	{r4, lr}
 8004974:	eb01 0402 	add.w	r4, r1, r2
 8004978:	d902      	bls.n	8004980 <memmove+0x10>
 800497a:	4284      	cmp	r4, r0
 800497c:	4623      	mov	r3, r4
 800497e:	d807      	bhi.n	8004990 <memmove+0x20>
 8004980:	1e43      	subs	r3, r0, #1
 8004982:	42a1      	cmp	r1, r4
 8004984:	d008      	beq.n	8004998 <memmove+0x28>
 8004986:	f811 2b01 	ldrb.w	r2, [r1], #1
 800498a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800498e:	e7f8      	b.n	8004982 <memmove+0x12>
 8004990:	4402      	add	r2, r0
 8004992:	4601      	mov	r1, r0
 8004994:	428a      	cmp	r2, r1
 8004996:	d100      	bne.n	800499a <memmove+0x2a>
 8004998:	bd10      	pop	{r4, pc}
 800499a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800499e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80049a2:	e7f7      	b.n	8004994 <memmove+0x24>

080049a4 <_free_r>:
 80049a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80049a6:	2900      	cmp	r1, #0
 80049a8:	d048      	beq.n	8004a3c <_free_r+0x98>
 80049aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049ae:	9001      	str	r0, [sp, #4]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f1a1 0404 	sub.w	r4, r1, #4
 80049b6:	bfb8      	it	lt
 80049b8:	18e4      	addlt	r4, r4, r3
 80049ba:	f000 f8d3 	bl	8004b64 <__malloc_lock>
 80049be:	4a20      	ldr	r2, [pc, #128]	; (8004a40 <_free_r+0x9c>)
 80049c0:	9801      	ldr	r0, [sp, #4]
 80049c2:	6813      	ldr	r3, [r2, #0]
 80049c4:	4615      	mov	r5, r2
 80049c6:	b933      	cbnz	r3, 80049d6 <_free_r+0x32>
 80049c8:	6063      	str	r3, [r4, #4]
 80049ca:	6014      	str	r4, [r2, #0]
 80049cc:	b003      	add	sp, #12
 80049ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80049d2:	f000 b8cd 	b.w	8004b70 <__malloc_unlock>
 80049d6:	42a3      	cmp	r3, r4
 80049d8:	d90b      	bls.n	80049f2 <_free_r+0x4e>
 80049da:	6821      	ldr	r1, [r4, #0]
 80049dc:	1862      	adds	r2, r4, r1
 80049de:	4293      	cmp	r3, r2
 80049e0:	bf04      	itt	eq
 80049e2:	681a      	ldreq	r2, [r3, #0]
 80049e4:	685b      	ldreq	r3, [r3, #4]
 80049e6:	6063      	str	r3, [r4, #4]
 80049e8:	bf04      	itt	eq
 80049ea:	1852      	addeq	r2, r2, r1
 80049ec:	6022      	streq	r2, [r4, #0]
 80049ee:	602c      	str	r4, [r5, #0]
 80049f0:	e7ec      	b.n	80049cc <_free_r+0x28>
 80049f2:	461a      	mov	r2, r3
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	b10b      	cbz	r3, 80049fc <_free_r+0x58>
 80049f8:	42a3      	cmp	r3, r4
 80049fa:	d9fa      	bls.n	80049f2 <_free_r+0x4e>
 80049fc:	6811      	ldr	r1, [r2, #0]
 80049fe:	1855      	adds	r5, r2, r1
 8004a00:	42a5      	cmp	r5, r4
 8004a02:	d10b      	bne.n	8004a1c <_free_r+0x78>
 8004a04:	6824      	ldr	r4, [r4, #0]
 8004a06:	4421      	add	r1, r4
 8004a08:	1854      	adds	r4, r2, r1
 8004a0a:	42a3      	cmp	r3, r4
 8004a0c:	6011      	str	r1, [r2, #0]
 8004a0e:	d1dd      	bne.n	80049cc <_free_r+0x28>
 8004a10:	681c      	ldr	r4, [r3, #0]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	6053      	str	r3, [r2, #4]
 8004a16:	4421      	add	r1, r4
 8004a18:	6011      	str	r1, [r2, #0]
 8004a1a:	e7d7      	b.n	80049cc <_free_r+0x28>
 8004a1c:	d902      	bls.n	8004a24 <_free_r+0x80>
 8004a1e:	230c      	movs	r3, #12
 8004a20:	6003      	str	r3, [r0, #0]
 8004a22:	e7d3      	b.n	80049cc <_free_r+0x28>
 8004a24:	6825      	ldr	r5, [r4, #0]
 8004a26:	1961      	adds	r1, r4, r5
 8004a28:	428b      	cmp	r3, r1
 8004a2a:	bf04      	itt	eq
 8004a2c:	6819      	ldreq	r1, [r3, #0]
 8004a2e:	685b      	ldreq	r3, [r3, #4]
 8004a30:	6063      	str	r3, [r4, #4]
 8004a32:	bf04      	itt	eq
 8004a34:	1949      	addeq	r1, r1, r5
 8004a36:	6021      	streq	r1, [r4, #0]
 8004a38:	6054      	str	r4, [r2, #4]
 8004a3a:	e7c7      	b.n	80049cc <_free_r+0x28>
 8004a3c:	b003      	add	sp, #12
 8004a3e:	bd30      	pop	{r4, r5, pc}
 8004a40:	200002d0 	.word	0x200002d0

08004a44 <_malloc_r>:
 8004a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a46:	1ccd      	adds	r5, r1, #3
 8004a48:	f025 0503 	bic.w	r5, r5, #3
 8004a4c:	3508      	adds	r5, #8
 8004a4e:	2d0c      	cmp	r5, #12
 8004a50:	bf38      	it	cc
 8004a52:	250c      	movcc	r5, #12
 8004a54:	2d00      	cmp	r5, #0
 8004a56:	4606      	mov	r6, r0
 8004a58:	db01      	blt.n	8004a5e <_malloc_r+0x1a>
 8004a5a:	42a9      	cmp	r1, r5
 8004a5c:	d903      	bls.n	8004a66 <_malloc_r+0x22>
 8004a5e:	230c      	movs	r3, #12
 8004a60:	6033      	str	r3, [r6, #0]
 8004a62:	2000      	movs	r0, #0
 8004a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a66:	f000 f87d 	bl	8004b64 <__malloc_lock>
 8004a6a:	4921      	ldr	r1, [pc, #132]	; (8004af0 <_malloc_r+0xac>)
 8004a6c:	680a      	ldr	r2, [r1, #0]
 8004a6e:	4614      	mov	r4, r2
 8004a70:	b99c      	cbnz	r4, 8004a9a <_malloc_r+0x56>
 8004a72:	4f20      	ldr	r7, [pc, #128]	; (8004af4 <_malloc_r+0xb0>)
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	b923      	cbnz	r3, 8004a82 <_malloc_r+0x3e>
 8004a78:	4621      	mov	r1, r4
 8004a7a:	4630      	mov	r0, r6
 8004a7c:	f000 f862 	bl	8004b44 <_sbrk_r>
 8004a80:	6038      	str	r0, [r7, #0]
 8004a82:	4629      	mov	r1, r5
 8004a84:	4630      	mov	r0, r6
 8004a86:	f000 f85d 	bl	8004b44 <_sbrk_r>
 8004a8a:	1c43      	adds	r3, r0, #1
 8004a8c:	d123      	bne.n	8004ad6 <_malloc_r+0x92>
 8004a8e:	230c      	movs	r3, #12
 8004a90:	6033      	str	r3, [r6, #0]
 8004a92:	4630      	mov	r0, r6
 8004a94:	f000 f86c 	bl	8004b70 <__malloc_unlock>
 8004a98:	e7e3      	b.n	8004a62 <_malloc_r+0x1e>
 8004a9a:	6823      	ldr	r3, [r4, #0]
 8004a9c:	1b5b      	subs	r3, r3, r5
 8004a9e:	d417      	bmi.n	8004ad0 <_malloc_r+0x8c>
 8004aa0:	2b0b      	cmp	r3, #11
 8004aa2:	d903      	bls.n	8004aac <_malloc_r+0x68>
 8004aa4:	6023      	str	r3, [r4, #0]
 8004aa6:	441c      	add	r4, r3
 8004aa8:	6025      	str	r5, [r4, #0]
 8004aaa:	e004      	b.n	8004ab6 <_malloc_r+0x72>
 8004aac:	6863      	ldr	r3, [r4, #4]
 8004aae:	42a2      	cmp	r2, r4
 8004ab0:	bf0c      	ite	eq
 8004ab2:	600b      	streq	r3, [r1, #0]
 8004ab4:	6053      	strne	r3, [r2, #4]
 8004ab6:	4630      	mov	r0, r6
 8004ab8:	f000 f85a 	bl	8004b70 <__malloc_unlock>
 8004abc:	f104 000b 	add.w	r0, r4, #11
 8004ac0:	1d23      	adds	r3, r4, #4
 8004ac2:	f020 0007 	bic.w	r0, r0, #7
 8004ac6:	1ac2      	subs	r2, r0, r3
 8004ac8:	d0cc      	beq.n	8004a64 <_malloc_r+0x20>
 8004aca:	1a1b      	subs	r3, r3, r0
 8004acc:	50a3      	str	r3, [r4, r2]
 8004ace:	e7c9      	b.n	8004a64 <_malloc_r+0x20>
 8004ad0:	4622      	mov	r2, r4
 8004ad2:	6864      	ldr	r4, [r4, #4]
 8004ad4:	e7cc      	b.n	8004a70 <_malloc_r+0x2c>
 8004ad6:	1cc4      	adds	r4, r0, #3
 8004ad8:	f024 0403 	bic.w	r4, r4, #3
 8004adc:	42a0      	cmp	r0, r4
 8004ade:	d0e3      	beq.n	8004aa8 <_malloc_r+0x64>
 8004ae0:	1a21      	subs	r1, r4, r0
 8004ae2:	4630      	mov	r0, r6
 8004ae4:	f000 f82e 	bl	8004b44 <_sbrk_r>
 8004ae8:	3001      	adds	r0, #1
 8004aea:	d1dd      	bne.n	8004aa8 <_malloc_r+0x64>
 8004aec:	e7cf      	b.n	8004a8e <_malloc_r+0x4a>
 8004aee:	bf00      	nop
 8004af0:	200002d0 	.word	0x200002d0
 8004af4:	200002d4 	.word	0x200002d4

08004af8 <_realloc_r>:
 8004af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004afa:	4607      	mov	r7, r0
 8004afc:	4614      	mov	r4, r2
 8004afe:	460e      	mov	r6, r1
 8004b00:	b921      	cbnz	r1, 8004b0c <_realloc_r+0x14>
 8004b02:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004b06:	4611      	mov	r1, r2
 8004b08:	f7ff bf9c 	b.w	8004a44 <_malloc_r>
 8004b0c:	b922      	cbnz	r2, 8004b18 <_realloc_r+0x20>
 8004b0e:	f7ff ff49 	bl	80049a4 <_free_r>
 8004b12:	4625      	mov	r5, r4
 8004b14:	4628      	mov	r0, r5
 8004b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b18:	f000 f830 	bl	8004b7c <_malloc_usable_size_r>
 8004b1c:	42a0      	cmp	r0, r4
 8004b1e:	d20f      	bcs.n	8004b40 <_realloc_r+0x48>
 8004b20:	4621      	mov	r1, r4
 8004b22:	4638      	mov	r0, r7
 8004b24:	f7ff ff8e 	bl	8004a44 <_malloc_r>
 8004b28:	4605      	mov	r5, r0
 8004b2a:	2800      	cmp	r0, #0
 8004b2c:	d0f2      	beq.n	8004b14 <_realloc_r+0x1c>
 8004b2e:	4631      	mov	r1, r6
 8004b30:	4622      	mov	r2, r4
 8004b32:	f7ff fbf7 	bl	8004324 <memcpy>
 8004b36:	4631      	mov	r1, r6
 8004b38:	4638      	mov	r0, r7
 8004b3a:	f7ff ff33 	bl	80049a4 <_free_r>
 8004b3e:	e7e9      	b.n	8004b14 <_realloc_r+0x1c>
 8004b40:	4635      	mov	r5, r6
 8004b42:	e7e7      	b.n	8004b14 <_realloc_r+0x1c>

08004b44 <_sbrk_r>:
 8004b44:	b538      	push	{r3, r4, r5, lr}
 8004b46:	4d06      	ldr	r5, [pc, #24]	; (8004b60 <_sbrk_r+0x1c>)
 8004b48:	2300      	movs	r3, #0
 8004b4a:	4604      	mov	r4, r0
 8004b4c:	4608      	mov	r0, r1
 8004b4e:	602b      	str	r3, [r5, #0]
 8004b50:	f7fc fac4 	bl	80010dc <_sbrk>
 8004b54:	1c43      	adds	r3, r0, #1
 8004b56:	d102      	bne.n	8004b5e <_sbrk_r+0x1a>
 8004b58:	682b      	ldr	r3, [r5, #0]
 8004b5a:	b103      	cbz	r3, 8004b5e <_sbrk_r+0x1a>
 8004b5c:	6023      	str	r3, [r4, #0]
 8004b5e:	bd38      	pop	{r3, r4, r5, pc}
 8004b60:	200002dc 	.word	0x200002dc

08004b64 <__malloc_lock>:
 8004b64:	4801      	ldr	r0, [pc, #4]	; (8004b6c <__malloc_lock+0x8>)
 8004b66:	f000 b811 	b.w	8004b8c <__retarget_lock_acquire_recursive>
 8004b6a:	bf00      	nop
 8004b6c:	200002e4 	.word	0x200002e4

08004b70 <__malloc_unlock>:
 8004b70:	4801      	ldr	r0, [pc, #4]	; (8004b78 <__malloc_unlock+0x8>)
 8004b72:	f000 b80c 	b.w	8004b8e <__retarget_lock_release_recursive>
 8004b76:	bf00      	nop
 8004b78:	200002e4 	.word	0x200002e4

08004b7c <_malloc_usable_size_r>:
 8004b7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b80:	1f18      	subs	r0, r3, #4
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	bfbc      	itt	lt
 8004b86:	580b      	ldrlt	r3, [r1, r0]
 8004b88:	18c0      	addlt	r0, r0, r3
 8004b8a:	4770      	bx	lr

08004b8c <__retarget_lock_acquire_recursive>:
 8004b8c:	4770      	bx	lr

08004b8e <__retarget_lock_release_recursive>:
 8004b8e:	4770      	bx	lr

08004b90 <_init>:
 8004b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b92:	bf00      	nop
 8004b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b96:	bc08      	pop	{r3}
 8004b98:	469e      	mov	lr, r3
 8004b9a:	4770      	bx	lr

08004b9c <_fini>:
 8004b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b9e:	bf00      	nop
 8004ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ba2:	bc08      	pop	{r3}
 8004ba4:	469e      	mov	lr, r3
 8004ba6:	4770      	bx	lr
