Checking out Encounter license ...
[11/23 23:42:27     0s] Virtuoso_Digital_Implem 14.1 license checkout succeeded.
[11/23 23:42:34     0s] 	Maximum number of instance allowed (1 x 50000).
[11/23 23:42:34     0s] SGN Version : 10.10-p122 (27-Nov-2013) (64 bit executable)
[11/23 23:42:34     0s] This Encounter release has been compiled with OA version 22.43-p033.
[11/23 23:42:35     0s] 
[11/23 23:42:36     1s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[11/23 23:42:39     2s] @(#)CDS: Encounter v14.13-s036_1 (64bit) 08/14/2014 18:19 (Linux 2.6)
[11/23 23:42:39     2s] @(#)CDS: NanoRoute v14.13-s019 NR140805-0429/14_13-UB (database version 2.30, 237.6.1) {superthreading v1.19}
[11/23 23:42:39     2s] @(#)CDS: CeltIC v14.13-s013_1 (64bit) 08/14/2014 12:47:36 (Linux 2.6.18-194.el5)
[11/23 23:42:39     2s] @(#)CDS: AAE 14.13-s010 (64bit) 08/14/2014 (Linux 2.6.18-194.el5)
[11/23 23:42:39     2s] @(#)CDS: CTE 14.13-s011_1 (64bit) Aug 14 2014 10:00:19 (Linux 2.6.18-194.el5)
[11/23 23:42:39     2s] @(#)CDS: CPE v14.13-s029
[11/23 23:42:39     2s] @(#)CDS: IQRC/TQRC 13.2.0-s451 (64bit) Tue Jul 22 19:06:40 PDT 2014 (Linux 2.6.18-194.el5)
[11/23 23:42:39     2s] --- Starting "Encounter v14.13-s036_1" on Fri Nov 23 23:42:39 2018 (mem=97.7M) ---
[11/23 23:42:39     2s] --- Running on ssh-soc (x86_64 w/Linux 2.6.32-696.20.1.el6.x86_64) ---
[11/23 23:42:39     2s] This version was compiled on Thu Aug 14 18:19:25 PDT 2014.
[11/23 23:42:39     2s] Set DBUPerIGU to 1000.
[11/23 23:42:39     2s] Set net toggle Scale Factor to 1.00
[11/23 23:42:39     2s] Set Shrink Factor to 1.00000
[11/23 23:42:39     2s] 
[11/23 23:42:39     3s] **INFO:  MMMC transition support version v31-84 
[11/23 23:42:39     3s] 
[11/23 23:42:39     3s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/23 23:42:39     3s] <CMD> suppressMessage ENCEXT-2799
[11/23 23:42:39     3s] <CMD> getVersion
[11/23 23:42:39     3s] <CMD> win
[11/23 23:42:40     3s] <CMD> set ::DelayCal::esigUseVDC 1
[11/23 23:43:17     5s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/23 23:43:17     5s] <CMD> set conf_qxconf_file NULL
[11/23 23:43:17     5s] <CMD> set conf_qxlib_file NULL
[11/23 23:43:17     5s] <CMD> set defHierChar /
[11/23 23:43:17     5s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[11/23 23:43:17     5s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[11/23 23:43:17     5s] <CMD> set init_gnd_net VSS
[11/23 23:43:17     5s] <CMD> set init_lef_file {in/gsclib045_macro.lef in/gsclib045_multibitsDFF.lef in/gsclib045_tech.lef}
[11/23 23:43:17     5s] <CMD> set init_mmmc_file in/MMMC.tcl
[11/23 23:43:17     5s] <CMD> set init_pwr_net VDD
[11/23 23:43:17     5s] <CMD> set init_top_cell TopBlender
[11/23 23:43:17     5s] <CMD> set init_verilog in/P2Blender_map.v
[11/23 23:43:17     5s] <CMD> set lsgOCPGainMult 1.000000
[11/23 23:43:17     5s] <CMD> set pegDefaultResScaleFactor 1.000000
[11/23 23:43:17     5s] <CMD> set pegDetailResScaleFactor 1.000000
[11/23 23:43:17     5s] <CMD> set timing_library_float_precision_tol 0.000010
[11/23 23:43:17     5s] <CMD> set timing_library_load_pin_cap_indices {}
[11/23 23:43:17     5s] <CMD> save_global Default.globals
[11/23 23:43:42     7s] <CMD> set init_lef_file {in/gsclib045_tech.lef in/gsclib045_macro.lef in/gsclib045_multibitsDFF.lef}
[11/23 23:43:48     8s] <CMD> set init_top_cell P2Blender
[11/23 23:43:48     8s] <CMD> init_design
[11/23 23:43:48     8s] 
[11/23 23:43:48     8s] Loading LEF file in/gsclib045_tech.lef ...
[11/23 23:43:48     8s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[11/23 23:43:48     8s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[11/23 23:43:48     8s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[11/23 23:43:48     8s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[11/23 23:43:48     8s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[11/23 23:43:48     8s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[11/23 23:43:48     8s] 
[11/23 23:43:48     8s] Loading LEF file in/gsclib045_macro.lef ...
[11/23 23:43:48     8s] Set DBUPerIGU to M2 pitch 200.
[11/23 23:43:48     8s] 
[11/23 23:43:48     8s] Loading LEF file in/gsclib045_multibitsDFF.lef ...
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-58' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[11/23 23:43:48     8s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 23:43:48     8s] Type 'man ENCLF-61' for more detail.
[11/23 23:43:48     8s] **WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/23 23:43:48     8s] Type 'man ENCLF-200' for more detail.
[11/23 23:43:48     8s] 
[11/23 23:43:48     8s] viaInitial starts at Fri Nov 23 23:43:48 2018
viaInitial ends at Fri Nov 23 23:43:48 2018
*** Begin netlist parsing (mem=386.4M) ***
[11/23 23:43:48     8s] Reading netlist ...
[11/23 23:43:48     8s] Backslashed names will retain backslash and a trailing blank character.
[11/23 23:43:48     8s] Reading verilog netlist 'in/P2Blender_map.v'
[11/23 23:43:48     8s] 
[11/23 23:43:48     8s] *** Memory Usage v#1 (Current mem = 386.363M, initial mem = 97.688M) ***
[11/23 23:43:48     8s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=386.4M) ***
[11/23 23:43:48     8s] Set top cell to P2Blender.
[11/23 23:43:48     8s] Reading lsMax timing library '/ubc/ece/data/cmc2/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library.
[11/23 23:43:48     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library.
[11/23 23:43:48     8s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[11/23 23:43:48     8s] No function defined for cell 'DECAP9'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP8'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP7'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP6'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP5'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP4'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP3'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP2'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP10'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'ANTENNA'. The cell will only be used for analysis.
[11/23 23:43:49     9s] Read 489 cells in library 'slow_vdd1v0' 
[11/23 23:43:49     9s] Reading lsMin timing library '/ubc/ece/data/cmc2/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
[11/23 23:43:49     9s] No function defined for cell 'DECAP9'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP8'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP7'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP6'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP5'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP4'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP3'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP2'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'DECAP10'. The cell will only be used for analysis.
[11/23 23:43:49     9s] No function defined for cell 'ANTENNA'. The cell will only be used for analysis.
[11/23 23:43:49     9s] Read 489 cells in library 'fast_vdd1v0' 
[11/23 23:43:49     9s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.16min, fe_real=1.37min, fe_mem=437.6M) ***
[11/23 23:43:49     9s] Starting recursive module instantiation check.
[11/23 23:43:49     9s] No recursion found.
[11/23 23:43:49     9s] Building hierarchical netlist for Cell P2Blender ...
[11/23 23:43:49     9s] *** Netlist is unique.
[11/23 23:43:49     9s] ** info: there are 1073 modules.
[11/23 23:43:49     9s] ** info: there are 182 stdCell insts.
[11/23 23:43:49     9s] 
[11/23 23:43:49     9s] *** Memory Usage v#1 (Current mem = 444.121M, initial mem = 97.688M) ***
[11/23 23:43:49     9s] **WARN: (ENCFP-3961):	The techSite 'CornerSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist  in  the LEF library. Check and correct the LEF file.
[11/23 23:43:49     9s] **WARN: (ENCFP-3961):	The techSite 'IOSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist  in  the LEF library. Check and correct the LEF file.
[11/23 23:43:49     9s] Set Using Default Delay Limit as 1000.
[11/23 23:43:49     9s] Set Default Net Delay as 1000 ps.
[11/23 23:43:49     9s] Set Default Net Load as 0.5 pF. 
[11/23 23:43:49     9s] Set Input Pin Transition Delay as 0.1 ps.
[11/23 23:43:49     9s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/23 23:43:50     9s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/23 23:43:50     9s] Importing multi-corner technology file(s) for preRoute extraction...
[11/23 23:43:50     9s] /CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/23 23:43:50     9s] Completed (cpu: 0:00:06.6)
[11/23 23:43:59    16s] Set Shrink Factor to 1.00000
[11/23 23:43:59    16s] Summary of Active RC-Corners : 
[11/23 23:43:59    16s]  
[11/23 23:43:59    16s]  Analysis View: av_lsMax_rcWorst_cmFunc
[11/23 23:43:59    16s]     RC-Corner Name        : rcWorst
[11/23 23:43:59    16s]     RC-Corner Index       : 0
[11/23 23:43:59    16s]     RC-Corner Temperature : 25 Celsius
[11/23 23:43:59    16s]     RC-Corner Cap Table   : ''
[11/23 23:43:59    16s]     RC-Corner PreRoute Res Factor         : 1
[11/23 23:43:59    16s]     RC-Corner PreRoute Cap Factor         : 1
[11/23 23:43:59    16s]     RC-Corner PostRoute Res Factor        : 1
[11/23 23:43:59    16s]     RC-Corner PostRoute Cap Factor        : 1
[11/23 23:43:59    16s]     RC-Corner PostRoute XCap Factor       : 1
[11/23 23:43:59    16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/23 23:43:59    16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/23 23:43:59    16s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/23 23:43:59    16s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/23 23:43:59    16s]     RC-Corner Technology file: '/CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/23 23:43:59    16s]  
[11/23 23:43:59    16s]  Analysis View: av_lsMin_rcBest_cmFunc
[11/23 23:43:59    16s]     RC-Corner Name        : rcBest
[11/23 23:43:59    16s]     RC-Corner Index       : 1
[11/23 23:43:59    16s]     RC-Corner Temperature : 25 Celsius
[11/23 23:43:59    16s]     RC-Corner Cap Table   : ''
[11/23 23:43:59    16s]     RC-Corner PreRoute Res Factor         : 1
[11/23 23:43:59    16s]     RC-Corner PreRoute Cap Factor         : 1
[11/23 23:43:59    16s]     RC-Corner PostRoute Res Factor        : 1
[11/23 23:43:59    16s]     RC-Corner PostRoute Cap Factor        : 1
[11/23 23:43:59    16s]     RC-Corner PostRoute XCap Factor       : 1
[11/23 23:43:59    16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/23 23:43:59    16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/23 23:43:59    16s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/23 23:43:59    16s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/23 23:43:59    16s]     RC-Corner Technology file: '/CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/23 23:43:59    16s] Technology file '/CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch' associated with first view 'av_lsMax_rcWorst_cmFunc' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
[11/23 23:43:59    16s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/23 23:43:59    16s] *Info: initialize multi-corner CTS.
[11/23 23:43:59    16s] CTE reading timing constraint file '/ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR/in/P2Blender_map.sdc' ...
[11/23 23:43:59    16s] Current (total cpu=0:00:16.7, real=0:01:32, peak res=442.4M, current mem=648.4M)
[11/23 23:43:59    16s] INFO (CTE): Constraints read successfully.
[11/23 23:43:59    16s] WARNING (CTE-25): Line: 9, 10 of File /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR/in/P2Blender_map.sdc : Skipped unsupported command: set_units
[11/23 23:43:59    16s] 
[11/23 23:43:59    16s] 
[11/23 23:43:59    16s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=448.9M, current mem=650.4M)
[11/23 23:43:59    16s] Current (total cpu=0:00:16.8, real=0:01:32, peak res=448.9M, current mem=650.4M)
[11/23 23:43:59    16s] Total number of combinational cells: 324
[11/23 23:44:00    16s] Total number of sequential cells: 152
[11/23 23:44:00    16s] Total number of tristate cells: 10
[11/23 23:44:00    16s] Total number of level shifter cells: 0
[11/23 23:44:00    16s] Total number of power gating cells: 0
[11/23 23:44:00    16s] Total number of isolation cells: 0
[11/23 23:44:00    16s] Total number of power switch cells: 0
[11/23 23:44:00    16s] Total number of pulse generator cells: 0
[11/23 23:44:00    16s] Total number of always on buffers: 0
[11/23 23:44:00    16s] Total number of retention cells: 0
[11/23 23:44:00    16s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/23 23:44:00    16s] Total number of usable buffers: 16
[11/23 23:44:00    16s] List of unusable buffers:
[11/23 23:44:00    16s] Total number of unusable buffers: 0
[11/23 23:44:00    16s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/23 23:44:00    16s] Total number of usable inverters: 19
[11/23 23:44:00    16s] List of unusable inverters:
[11/23 23:44:00    16s] Total number of unusable inverters: 0
[11/23 23:44:00    16s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/23 23:44:00    16s] Total number of identified usable delay cells: 8
[11/23 23:44:00    16s] List of identified unusable delay cells:
[11/23 23:44:00    16s] Total number of identified unusable delay cells: 0
[11/23 23:44:00    16s] 
[11/23 23:44:00    16s] *** Summary of all messages that are not suppressed in this session:
[11/23 23:44:00    16s] Severity  ID               Count  Summary                                  
[11/23 23:44:00    16s] WARNING   ENCLF-58            16  MACRO '%s' has been found in the databas...
[11/23 23:44:00    16s] WARNING   ENCLF-61             1  %d duplicated MACRO definitions have bee...
[11/23 23:44:00    16s] WARNING   ENCLF-155            6  ViaRule only supports routing/cut layer,...
[11/23 23:44:00    16s] WARNING   ENCLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/23 23:44:00    16s] WARNING   ENCFP-3961           2  The techSite '%s' has no related cells i...
[11/23 23:44:00    16s] *** Message Summary: 26 warning(s), 0 error(s)
[11/23 23:44:00    16s] 
[11/23 23:44:00    16s] <CMD> getIoFlowFlag
[11/23 23:44:15    17s] <CMD> setIoFlowFlag 0
[11/23 23:44:45    19s] <CMD> floorPlan -site CoreSite -r 0.930727362692 0.699924 0.0 0.0 0.0 0.0
[11/23 23:44:45    19s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/23 23:44:45    19s] <CMD> uiSetTool select
[11/23 23:44:45    19s] <CMD> getIoFlowFlag
[11/23 23:44:45    19s] <CMD> fit
[11/23 23:44:45    19s] <CMD> setIoFlowFlag 0
[11/23 23:44:46    19s] <CMD> floorPlan -site CoreSite -r 0.769230769231 0.699955 0.0 0.0 0.0 0.0
[11/23 23:44:46    19s] <CMD> uiSetTool select
[11/23 23:44:47    19s] <CMD> getIoFlowFlag
[11/23 23:44:47    19s] <CMD> fit
[11/23 23:44:47    19s] <CMD> saveDesign P2Blender.enc
[11/23 23:45:04    20s] Writing Netlist "P2Blender.enc.dat/P2Blender.v.gz" ...
[11/23 23:45:05    20s] Saving AAE Data ...
[11/23 23:45:05    20s] Saving configuration ...
[11/23 23:45:05    20s] Saving preference file P2Blender.enc.dat/enc.pref.tcl ...
[11/23 23:45:05    20s] Saving floorplan ...
[11/23 23:45:05    20s] Saving Drc markers ...
[11/23 23:45:05    20s] ... No Drc file written since there is no markers found.
[11/23 23:45:05    20s] Saving placement ...
[11/23 23:45:05    20s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=650.5M) ***
[11/23 23:45:05    20s] Saving route ...
[11/23 23:45:05    20s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=650.5M) ***
[11/23 23:45:05    20s] Writing DEF file 'P2Blender.enc.dat/P2Blender.def.gz', current time is Fri Nov 23 23:45:05 2018 ...
[11/23 23:45:05    20s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[11/23 23:45:05    20s] DEF file 'P2Blender.enc.dat/P2Blender.def.gz' is written, current time is Fri Nov 23 23:45:05 2018 ...
[11/23 23:45:05    20s] Copying timing libraries...
[11/23 23:45:05    20s] .
[11/23 23:45:05    20s] Copying LEF files...
[11/23 23:45:05    20s] ...
[11/23 23:45:05    20s] Copying Constraints file(s)...
[11/23 23:45:05    20s] Modifying View File...
[11/23 23:45:06    21s] Updating MMMC files...
[11/23 23:45:06    21s] Checking if file contains nested files: P2Blender_map.sdc
[11/23 23:45:06    21s] Modifying Globals File...
[11/23 23:45:06    21s] Modifying Power Constraints File...
[11/23 23:45:06    21s] Generated self-contained design: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/23 23:45:06    21s] *** Message Summary: 0 warning(s), 0 error(s)
[11/23 23:45:06    21s] 
[11/23 23:45:06    21s] <CMD> set sprCreateIeRingNets {}
[11/23 23:45:27    23s] <CMD> set sprCreateIeRingLayers {}
[11/23 23:45:27    23s] <CMD> set sprCreateIeRingWidth 1.0
[11/23 23:45:27    23s] <CMD> set sprCreateIeRingSpacing 1.0
[11/23 23:45:27    23s] <CMD> set sprCreateIeRingOffset 1.0
[11/23 23:45:27    23s] <CMD> set sprCreateIeRingThreshold 1.0
[11/23 23:45:27    23s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/23 23:45:27    23s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 0.22 -spacing 0.2 -offset 0.6
[11/23 23:46:09    25s] 
[11/23 23:46:09    25s] **WARN: (ENCPP-193):	The currently specified top spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.0450. If violation happens, increase the spacing to around 0.2621. The recommended spacing is the square root of min enclosure area.
[11/23 23:46:09    25s] **WARN: (ENCPP-193):	The currently specified bottom spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.0450. If violation happens, increase the spacing to around 0.2621. The recommended spacing is the square root of min enclosure area.
[11/23 23:46:09    25s] **WARN: (ENCPP-193):	The currently specified left spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/23 23:46:09    25s] **WARN: (ENCPP-193):	The currently specified right spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/23 23:46:09    25s] **WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[11/23 23:46:09    25s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 650.6M) ***
[11/23 23:46:09    25s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal11 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal11 } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 Metal11 }
[11/23 23:46:40    27s] *** Begin SPECIAL ROUTE on Fri Nov 23 23:46:40 2018 ***
[11/23 23:46:40    27s] SPECIAL ROUTE ran on directory: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/23 23:46:40    27s] SPECIAL ROUTE ran on machine: ssh-soc (Linux 2.6.32-696.20.1.el6.x86_64 Xeon 2.19Ghz)
[11/23 23:46:40    27s] 
[11/23 23:46:40    27s] Begin option processing ...
[11/23 23:46:40    27s] srouteConnectPowerBump set to false
[11/23 23:46:40    27s] routeSelectNet set to "VDD VSS"
[11/23 23:46:40    27s] routeSpecial set to true
[11/23 23:46:40    27s] srouteBlockPin set to "useLef"
[11/23 23:46:40    27s] srouteBottomLayerLimit set to 1
[11/23 23:46:40    27s] srouteBottomTargetLayerLimit set to 1
[11/23 23:46:40    27s] srouteConnectConverterPin set to false
[11/23 23:46:40    27s] srouteCrossoverViaBottomLayer set to 1
[11/23 23:46:40    27s] srouteCrossoverViaTopLayer set to 11
[11/23 23:46:40    27s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/23 23:46:40    27s] srouteFollowCorePinEnd set to 3
[11/23 23:46:40    27s] srouteJogControl set to "preferWithChanges differentLayer"
[11/23 23:46:40    27s] sroutePadPinAllPorts set to true
[11/23 23:46:40    27s] sroutePreserveExistingRoutes set to true
[11/23 23:46:40    27s] srouteRoutePowerBarPortOnBothDir set to true
[11/23 23:46:40    27s] srouteStopBlockPin set to "nearestTarget"
[11/23 23:46:40    27s] srouteTopLayerLimit set to 11
[11/23 23:46:40    27s] srouteTopTargetLayerLimit set to 11
[11/23 23:46:40    27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1200.00 megs.
[11/23 23:46:40    27s] 
[11/23 23:46:40    27s] Reading DB technology information...
[11/23 23:46:40    27s] Finished reading DB technology information.
[11/23 23:46:40    27s] Reading floorplan and netlist information...
[11/23 23:46:40    27s] Finished reading floorplan and netlist information.
[11/23 23:46:40    27s] **WARN: (ENCSR-4302):	Cap-table is found in the design, so the same information from LEF will be ignored.
[11/23 23:46:40    27s] Read in 36 layers, 11 routing layers, 1 overlap layer
[11/23 23:46:40    27s] Read in 2 nondefault rules, 0 used
[11/23 23:46:40    27s] Read in 583 macros, 41 used
[11/23 23:46:40    27s] Read in 41 components
[11/23 23:46:40    27s]   41 core components: 41 unplaced, 0 placed, 0 fixed
[11/23 23:46:40    27s] Read in 9 logical pins
[11/23 23:46:40    27s] Read in 9 nets
[11/23 23:46:40    27s] Read in 2 special nets
[11/23 23:46:40    27s] 2 nets selected.
[11/23 23:46:40    27s] 
[11/23 23:46:40    27s] Begin power routing ...
[11/23 23:46:40    27s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
[11/23 23:46:40    27s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/23 23:46:40    27s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/23 23:46:40    27s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/23 23:46:40    27s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/23 23:46:40    27s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
[11/23 23:46:40    27s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/23 23:46:40    27s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/23 23:46:40    27s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/23 23:46:40    27s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/23 23:46:40    27s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/23 23:46:40    27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/23 23:46:40    27s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/23 23:46:40    27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/23 23:46:40    27s] CPU time for FollowPin 0 seconds
[11/23 23:46:40    27s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/23 23:46:40    27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/23 23:46:40    27s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/23 23:46:40    27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/23 23:46:40    27s] CPU time for FollowPin 0 seconds
[11/23 23:46:40    27s]   Number of IO ports routed: 0
[11/23 23:46:40    27s]   Number of Block ports routed: 0
[11/23 23:46:40    27s]   Number of Stripe ports routed: 0
[11/23 23:46:40    27s]   Number of Core ports routed: 0  open: 11
[11/23 23:46:40    27s]   Number of Pad ports routed: 0
[11/23 23:46:40    27s]   Number of Power Bump ports routed: 0
[11/23 23:46:40    27s]   Number of Followpin connections: 11
[11/23 23:46:40    27s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1202.00 megs.
[11/23 23:46:40    27s] 
[11/23 23:46:40    27s] 
[11/23 23:46:40    27s] 
[11/23 23:46:40    27s]  Begin updating DB with routing results ...
[11/23 23:46:40    27s]  Updating DB with 119 via definition ...Extracting standard cell pins and blockage ...... 
[11/23 23:46:40    27s] Pin and blockage extraction finished
[11/23 23:46:40    27s] 
[11/23 23:46:40    27s] sroute: Total CPU time used = 0:0:0
[11/23 23:46:40    27s] sroute: Total Real time used = 0:0:0
[11/23 23:46:40    27s] sroute: Total Memory used = 0.00 megs
[11/23 23:46:40    27s] sroute: Total Peak Memory used = 650.57 megs
[11/23 23:46:40    27s] <CMD> set sprCreateIeStripeNets {}
[11/23 23:47:10    30s] <CMD> set sprCreateIeStripeLayers {}
[11/23 23:47:10    30s] <CMD> set sprCreateIeStripeWidth 10.0
[11/23 23:47:10    30s] <CMD> set sprCreateIeStripeSpacing 2.0
[11/23 23:47:10    30s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/23 23:47:10    30s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.44 -padcore_ring_bottom_layer_limit Metal1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -padcore_ring_top_layer_limit Metal3 -spacing 0.2 -merge_stripes_value 0.6 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -width 0.22 -nets {VDD VSS} -stacked_via_bottom_layer Metal1
[11/23 23:49:25    36s] 
[11/23 23:49:25    36s] **WARN: (ENCPP-193):	The currently specified  spacing 0.2000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/23 23:49:25    36s] Starting stripe generation ...
[11/23 23:49:25    36s] Non-Default setAddStripeOption Settings :
[11/23 23:49:25    36s]   NONE
[11/23 23:49:25    36s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/23 23:49:25    36s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/23 23:49:25    36s] Stripe generation is complete; vias are now being generated.
[11/23 23:49:25    36s] The power planner created 2 wires.
[11/23 23:49:25    36s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 650.6M) ***
[11/23 23:49:25    36s] **ERROR: (ENCSYT-16268):	Only support 'start' and 'center' spread for single pin.
[11/23 23:55:14    55s] <CMD> setPinAssignMode -pinEditInBatch false
[11/23 23:55:28    56s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.2 -start 2.0 0.1 -pin clk
[11/23 23:55:28    56s] Successfully spread [1] pins.
[11/23 23:55:28    56s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 650.6M).
[11/23 23:55:28    56s] <CMD> set ptngSprNoRefreshPins 1
[11/23 23:56:20    59s] <CMD> setPtnPinStatus -cell P2Blender -pin {Mode[0]} -status unplaced -silent
[11/23 23:56:20    59s] <CMD> setPtnPinStatus -cell P2Blender -pin {Mode[1]} -status unplaced -silent
[11/23 23:56:20    59s] <CMD> setPtnPinStatus -cell P2Blender -pin {Mode[2]} -status unplaced -silent
[11/23 23:56:20    59s] <CMD> setPtnPinStatus -cell P2Blender -pin {Mode[3]} -status unplaced -silent
[11/23 23:56:20    59s] <CMD> setPtnPinStatus -cell P2Blender -pin {Mode[4]} -status unplaced -silent
[11/23 23:56:20    59s] <CMD> set ptngSprNoRefreshPins 0
[11/23 23:56:20    59s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[11/23 23:56:20    59s] **ERROR: (ENCSYT-16249):	Inside Pin can only be specified with 'From Start Point' and single pin.
[11/23 23:56:28    59s] <CMD> setPinAssignMode -pinEditInBatch false
[11/23 23:56:36    60s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 1 -spreadType range -start 0.0 0.0 -end 0.0 0.0 -pin {{Mode[0]} {Mode[1]} {Mode[2]} {Mode[3]} {Mode[4]}}
[11/23 23:56:36    60s] Successfully spread [5] pins.
[11/23 23:56:36    60s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 650.6M).
[11/23 23:56:36    60s] **ERROR: (ENCSYT-16249):	Inside Pin can only be specified with 'From Start Point' and single pin.
[11/23 23:56:45    61s] <CMD> setPinAssignMode -pinEditInBatch false
[11/23 23:56:56    62s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Inside -layer 4 -assign 0.0 0.0 -pin reset
[11/23 23:56:56    62s] **ERROR: (ENCTCM-113):	Option -spacing is required when option [ -unit ] is specified.
[11/23 23:56:56    62s] **ERROR: (ENCPTN-1599):	Invalid syntax of editPin command, errorCode [-2]
[11/23 23:56:56    62s] <CMD> set ptngSprNoRefreshPins 1
[11/23 23:57:02    62s] <CMD> setPtnPinStatus -cell P2Blender -pin reset -status unplaced -silent
[11/23 23:57:02    62s] <CMD> set ptngSprNoRefreshPins 0
[11/23 23:57:02    62s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[11/23 23:57:02    62s] <CMD> setPinAssignMode -pinEditInBatch false
[11/23 23:57:12    63s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Inside -layer 3 -assign 0.0 0.0 -pin reset
[11/23 23:57:12    63s] **ERROR: (ENCTCM-113):	Option -spacing is required when option [ -unit ] is specified.
[11/23 23:57:12    63s] **ERROR: (ENCPTN-1599):	Invalid syntax of editPin command, errorCode [-2]
[11/23 23:57:12    63s] <CMD> set ptngSprNoRefreshPins 1
[11/23 23:57:12    63s] <CMD> setPtnPinStatus -cell P2Blender -pin reset -status unplaced -silent
[11/23 23:57:12    63s] <CMD> set ptngSprNoRefreshPins 0
[11/23 23:57:12    63s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[11/23 23:57:12    63s] <CMD> setPinAssignMode -pinEditInBatch false
[11/23 23:57:18    63s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing 1.0 -start 0.0 0.0 -pin reset
[11/23 23:57:18    63s] **ERROR: (ENCPTN-971):	Selected region for spreading the selected [1] pins is not sufficient to spread all the pins. Ensure that the space on the specified region is enough to spread the pins uniformly.
[11/23 23:57:18    63s] Selected [1] pin for spreading. Could not spread (1 out of 1) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[11/23 23:57:18    63s] 
[11/23 23:57:18    63s] Following pin is not spread:
[11/23 23:57:18    63s]   reset
[11/23 23:57:18    63s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 650.6M).
[11/23 23:57:18    63s] <CMD> setPinAssignMode -pinEditInBatch false
[11/23 23:57:25    64s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 1.0 -start 0.0 0.0 -pin reset
[11/23 23:57:25    64s] Successfully spread [1] pins.
[11/23 23:57:25    64s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 650.6M).
[11/23 23:57:25    64s] <CMD> setPinAssignMode -pinEditInBatch false
[11/23 23:57:43    65s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 0.2 -start 4.0 1.0 -pin {{y[0]} {y[1]}}
[11/23 23:57:43    65s] Selected [2] pin for spreading. Could not spread (2 out of 2) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[11/23 23:57:43    65s] 
[11/23 23:57:43    65s] Following pins are not spread:
[11/23 23:57:43    65s]   y[0]
[11/23 23:57:43    65s]   y[1]
[11/23 23:57:43    65s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 650.6M).
[11/23 23:57:43    65s] <CMD> setPinAssignMode -pinEditInBatch false
[11/23 23:57:49    66s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin {{y[0]} {y[1]}}
[11/23 23:57:49    66s] **ERROR: (ENCPTN-971):	Selected region for spreading the selected [2] pins is not sufficient to spread all the pins. Ensure that the space on the specified region is enough to spread the pins uniformly.
[11/23 23:57:49    66s] Selected [2] pin for spreading. Could not spread (2 out of 2) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[11/23 23:57:49    66s] 
[11/23 23:57:49    66s] Following pins are not spread:
[11/23 23:57:49    66s]   y[0]
[11/23 23:57:49    66s]   y[1]
[11/23 23:57:49    66s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 650.6M).
[11/23 23:57:49    66s] <CMD> setPinAssignMode -pinEditInBatch false
[11/23 23:58:14    67s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin {{y[0]} {y[1]}}
[11/23 23:58:14    67s] Successfully spread [2] pins.
[11/23 23:58:14    67s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 650.6M).
[11/23 23:58:14    67s] <CMD> setPinAssignMode -pinEditInBatch false
[11/23 23:58:16    67s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.38 -start 0.0 0.855 -pin {{y[0]} {y[1]}}
[11/23 23:58:16    67s] Successfully spread [2] pins.
[11/23 23:58:16    67s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 650.6M).
[11/23 23:58:16    67s] <CMD> setEndCapMode -reset
[11/24 00:00:40    76s] <CMD> setEndCapMode -boundary_tap false
[11/24 00:00:40    76s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[11/24 00:00:40    76s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 00:00:40    76s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 00:00:40    76s] <CMD> setPlaceMode -reset
[11/24 00:00:40    76s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/24 00:00:40    76s] <CMD> setEndCapMode -reset
[11/24 00:00:41    76s] <CMD> setEndCapMode -boundary_tap false
[11/24 00:00:41    76s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 00:00:41    76s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 00:00:41    76s] <CMD> windowSelect 7.615 2.133 4.572 2.628
[11/24 00:00:48    77s] <CMD> panCenter 2.697 4.892
[11/24 00:00:49    77s] <CMD> panCenter -1.053 4.521
[11/24 00:00:52    77s] <CMD> panCenter 6.484 5.105
[11/24 00:00:53    77s] <CMD> panCenter 15.896 5.619
[11/24 00:00:53    77s] <CMD> windowSelect 9.145 10.672 13.754 7.350
[11/24 00:00:56    78s] <CMD> zoomBox -1.700 15.213 -1.361 13.383
[11/24 00:00:58    78s] <CMD> setDrawView place
[11/24 00:01:14    79s] <CMD> setDrawView fplan
[11/24 00:01:15    79s] <CMD> setDrawView fplan
[11/24 00:01:16    79s] <CMD> setDrawView fplan
[11/24 00:01:19    80s] <CMD> setDrawView place
[11/24 00:01:28    80s] <CMD> setDrawView fplan
[11/24 00:01:29    80s] <CMD> setDrawView place
[11/24 00:01:31    80s] <CMD> setDrawView fplan
[11/24 00:01:32    80s] <CMD> setDrawView place
[11/24 00:01:33    80s] <CMD> setDrawView fplan
[11/24 00:01:34    80s] <CMD> setPlaceMode -fp false
[11/24 00:01:46    81s] <CMD> placeDesign -inPlaceOpt
[11/24 00:01:46    81s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 00:01:46    81s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 00:01:46    81s] *** Starting placeDesign concurrent flow ***
[11/24 00:01:46    81s] **INFO: Enable pre-place timing setting for timing analysis
[11/24 00:01:46    81s] Set Using Default Delay Limit as 101.
[11/24 00:01:46    81s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/24 00:01:46    81s] Set Default Net Delay as 0 ps.
[11/24 00:01:46    81s] Set Default Net Load as 0 pF. 
[11/24 00:01:46    81s] **INFO: Analyzing IO path groups for slack adjustment
[11/24 00:01:46    81s] Effort level <high> specified for reg2reg_tmp.25436 path_group
[11/24 00:01:46    81s] #################################################################################
[11/24 00:01:46    81s] # Design Stage: PreRoute
[11/24 00:01:46    81s] # Design Mode: 90nm
[11/24 00:01:46    81s] # Analysis Mode: MMMC non-OCV
[11/24 00:01:46    81s] # Extraction Mode: default
[11/24 00:01:46    81s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 00:01:46    81s] # Switching Delay Calculation Engine to AAE
[11/24 00:01:46    81s] #################################################################################
[11/24 00:01:46    81s] Calculate delays in BcWc mode...
[11/24 00:01:46    81s] Topological Sorting (CPU = 0:00:00.0, MEM = 676.8M, InitMEM = 676.8M)
[11/24 00:01:46    81s]  AAE_INFO: Swapping Delay calculation library interface data to disk.
[11/24 00:01:46    81s] *** Memory pool thread-safe mode activated.
[11/24 00:01:46    82s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:01:46    82s] AAE_THRD: End delay calculation. (MEM=724.062 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:01:46    82s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 724.1M) ***
[11/24 00:01:46    82s] **INFO: Disable pre-place timing setting for timing analysis
[11/24 00:01:46    82s] Set Using Default Delay Limit as 1000.
[11/24 00:01:46    82s] Set Default Net Delay as 1000 ps.
[11/24 00:01:46    82s] Set Default Net Load as 0.5 pF. 
[11/24 00:01:46    82s] *** Start deleteBufferTree ***
[11/24 00:01:46    82s] Info: Detect buffers to remove automatically.
[11/24 00:01:46    82s] Analyzing netlist ...
[11/24 00:01:46    82s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[11/24 00:01:46    82s] Updating netlist
[11/24 00:01:46    82s] 
[11/24 00:01:46    82s] *summary: 0 instances (buffers/inverters) removed
[11/24 00:01:46    82s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/24 00:01:46    82s] *** Starting "NanoPlace(TM) placement v#1 (mem=716.0M)" ...
[11/24 00:01:46    82s] **WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[11/24 00:01:46    82s] Type 'man ENCTS-403' for more detail.
[11/24 00:01:46    82s] *** Build Buffered Sizing Timing Model
[11/24 00:01:49    84s] (cpu=0:00:02.0 mem=716.0M) ***
[11/24 00:01:49    84s] *** Build Virtual Sizing Timing Model
[11/24 00:01:49    84s] (cpu=0:00:02.1 mem=716.0M) ***
[11/24 00:01:49    84s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/24 00:01:49    84s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[11/24 00:01:49    84s] Define the scan chains before using this option.
[11/24 00:01:49    84s] Type 'man ENCSP-9042' for more detail.
[11/24 00:01:49    84s] #std cell=182 (0 fixed + 182 movable) #block=0 (0 floating + 0 preplaced)
[11/24 00:01:49    84s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 00:01:49    84s] stdCell: 182 single + 0 double + 0 multi
[11/24 00:01:49    84s] Total standard cell length = 0.1556 (mm), area = 0.0003 (mm^2)
[11/24 00:01:49    84s] Core basic site is CoreSite
[11/24 00:01:49    84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:01:49    84s] Average module density = 0.727.
[11/24 00:01:49    84s] Density for the design = 0.727.
[11/24 00:01:49    84s]        = stdcell_area 778 sites (266 um^2) / alloc_area 1070 sites (366 um^2).
[11/24 00:01:49    84s] Pin Density = 0.826.
[11/24 00:01:49    84s]             = total # of pins 643 / total Instance area 778.
[11/24 00:01:49    84s] Clock gating cells determined by native netlist tracing.
[11/24 00:01:49    84s] Iteration  1: Total net bbox = 3.482e+02 (2.25e+02 1.23e+02)
[11/24 00:01:49    84s]               Est.  stn bbox = 3.800e+02 (2.45e+02 1.35e+02)
[11/24 00:01:49    84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 718.3M
[11/24 00:01:49    84s] Iteration  2: Total net bbox = 3.482e+02 (2.25e+02 1.23e+02)
[11/24 00:01:49    84s]               Est.  stn bbox = 3.800e+02 (2.45e+02 1.35e+02)
[11/24 00:01:49    84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 718.3M
[11/24 00:01:49    84s] Iteration  3: Total net bbox = 2.757e+02 (1.67e+02 1.09e+02)
[11/24 00:01:49    84s]               Est.  stn bbox = 3.063e+02 (1.85e+02 1.21e+02)
[11/24 00:01:49    84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 718.3M
[11/24 00:01:49    84s] Iteration  4: Total net bbox = 1.195e+03 (7.40e+02 4.56e+02)
[11/24 00:01:49    84s]               Est.  stn bbox = 1.289e+03 (8.00e+02 4.88e+02)
[11/24 00:01:49    84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 718.3M
[11/24 00:01:49    84s] Iteration  5: Total net bbox = 1.297e+03 (7.88e+02 5.09e+02)
[11/24 00:01:49    84s]               Est.  stn bbox = 1.401e+03 (8.53e+02 5.48e+02)
[11/24 00:01:49    84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 718.3M
[11/24 00:01:49    84s] Iteration  6: Total net bbox = 1.292e+03 (7.77e+02 5.16e+02)
[11/24 00:01:49    84s]               Est.  stn bbox = 1.395e+03 (8.41e+02 5.54e+02)
[11/24 00:01:49    84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 718.3M
[11/24 00:01:49    84s] *** cost = 1.292e+03 (7.77e+02 5.16e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 00:01:49    84s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 00:01:49    84s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 00:01:49    84s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 00:01:50    85s] Core basic site is CoreSite
[11/24 00:01:50    85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:01:50    85s] *** Starting refinePlace (0:01:25 mem=684.2M) ***
[11/24 00:01:50    85s] Total net length = 1.292e+03 (7.766e+02 5.156e+02) (ext = 1.134e+02)
[11/24 00:01:50    85s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:01:50    85s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 684.2MB
[11/24 00:01:50    85s] Starting refinePlace ...
[11/24 00:01:50    85s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:01:50    85s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 00:01:50    85s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=684.2MB) @(0:01:25 - 0:01:26).
[11/24 00:01:50    85s] Move report: preRPlace moves 182 insts, mean move: 0.90 um, max move: 2.33 um
[11/24 00:01:50    85s] 	Max move on inst (g4600): (8.35, 5.21) --> (10.60, 5.13)
[11/24 00:01:50    85s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[11/24 00:01:50    85s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 00:01:50    85s] Placement tweakage begins.
[11/24 00:01:50    85s] wire length = 1.375e+03 = 8.120e+02 H + 5.627e+02 V
[11/24 00:01:50    85s] wire length = 1.357e+03 = 7.975e+02 H + 5.597e+02 V
[11/24 00:01:50    85s] Placement tweakage ends.
[11/24 00:01:50    85s] Move report: tweak moves 55 insts, mean move: 1.16 um, max move: 4.11 um
[11/24 00:01:50    85s] 	Max move on inst (g4600): (10.60, 5.13) --> (8.20, 6.84)
[11/24 00:01:50    85s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:01:50    85s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=684.2MB) @(0:01:26 - 0:01:26).
[11/24 00:01:50    85s] Move report: Detail placement moves 182 insts, mean move: 0.99 um, max move: 3.10 um
[11/24 00:01:50    85s] 	Max move on inst (g4571): (7.56, 5.79) --> (10.00, 5.13)
[11/24 00:01:50    85s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 684.2MB
[11/24 00:01:50    85s] Statistics of distance of Instance movement in refine placement:
[11/24 00:01:50    85s]   maximum (X+Y) =         3.10 um
[11/24 00:01:50    85s]   inst (g4571) with max move: (7.56, 5.786) -> (10, 5.13)
[11/24 00:01:50    85s]   mean    (X+Y) =         0.99 um
[11/24 00:01:50    85s] Summary Report:
[11/24 00:01:50    85s] Instances move: 182 (out of 182 movable)
[11/24 00:01:50    85s] Mean displacement: 0.99 um
[11/24 00:01:50    85s] Max displacement: 3.10 um (Instance: g4571) (7.56, 5.786) -> (10, 5.13)
[11/24 00:01:50    85s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[11/24 00:01:50    85s] Total instances moved : 182
[11/24 00:01:50    85s] Total net length = 1.357e+03 (7.975e+02 5.597e+02) (ext = 1.147e+02)
[11/24 00:01:50    85s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 684.2MB
[11/24 00:01:50    85s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=684.2MB) @(0:01:25 - 0:01:26).
[11/24 00:01:50    85s] *** Finished refinePlace (0:01:26 mem=684.2M) ***
[11/24 00:01:50    85s] Total net length = 1.362e+03 (7.975e+02 5.646e+02) (ext = 1.153e+02)
[11/24 00:01:50    85s] *** End of Placement (cpu=0:00:03.4, real=0:00:04.0, mem=684.2M) ***
[11/24 00:01:50    85s] Core basic site is CoreSite
[11/24 00:01:50    85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:01:50    85s] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[11/24 00:01:50    85s] Density distribution unevenness ratio = 0.000%
[11/24 00:01:50    85s] *** Free Virtual Timing Model ...(mem=684.2M)
[11/24 00:01:50    85s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/24 00:01:51    85s] Core basic site is CoreSite
[11/24 00:01:51    85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:01:51    85s] GigaOpt running with 1 threads.
[11/24 00:01:51    85s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 692.3M, totSessionCpu=0:01:27 **
[11/24 00:01:52    86s] Added -handlePreroute to trialRouteMode
[11/24 00:01:52    86s] *** optDesign -preCTS ***
[11/24 00:01:52    86s] DRC Margin: user margin 0.0; extra margin 0.2
[11/24 00:01:52    86s] Setup Target Slack: user slack 0; extra slack 0.1
[11/24 00:01:52    86s] Hold Target Slack: user slack 0
[11/24 00:01:52    86s] *** Starting trialRoute (mem=690.3M) ***
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 00:01:52    86s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 00:01:52    86s] Options:  -handlePreroute -noPinGuide
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Nr of prerouted/Fixed nets = 0
[11/24 00:01:52    86s] routingBox: (-500 -500) (22730 17600)
[11/24 00:01:52    86s] coreBox:    (0 0) (22230 17100)
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Phase 1a route (0:00:00.0 690.3M):
[11/24 00:01:52    86s] Est net length = 1.458e+03um = 8.397e+02H + 6.185e+02V
[11/24 00:01:52    86s] Usage: (11.9%H 18.5%V) = (1.057e+03um 1.592e+03um) = (1034 894)
[11/24 00:01:52    86s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 00:01:52    86s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Phase 1b route (0:00:00.0 690.3M):
[11/24 00:01:52    86s] Usage: (11.9%H 18.5%V) = (1.055e+03um 1.592e+03um) = (1032 894)
[11/24 00:01:52    86s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Phase 1c route (0:00:00.0 690.3M):
[11/24 00:01:52    86s] Usage: (11.9%H 18.5%V) = (1.053e+03um 1.592e+03um) = (1030 894)
[11/24 00:01:52    86s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Phase 1d route (0:00:00.0 690.3M):
[11/24 00:01:52    86s] Usage: (11.9%H 18.5%V) = (1.053e+03um 1.592e+03um) = (1030 894)
[11/24 00:01:52    86s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 690.3M)

[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Phase 1e route (0:00:00.0 690.3M):
[11/24 00:01:52    86s] Usage: (11.9%H 18.5%V) = (1.053e+03um 1.592e+03um) = (1030 894)
[11/24 00:01:52    86s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Overflow: 0.00% H + 0.00% V (0:00:00.0 690.3M)

[11/24 00:01:52    86s] Usage: (11.9%H 18.5%V) = (1.053e+03um 1.592e+03um) = (1030 894)
[11/24 00:01:52    86s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Congestion distribution:
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Remain	cntH		cntV
[11/24 00:01:52    86s] --------------------------------------
[11/24 00:01:52    86s] --------------------------------------
[11/24 00:01:52    86s]   5:	220	100.00%	220	100.00%
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Global route (cpu=0.0s real=0.0s 690.3M)
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] *** After '-updateRemainTrks' operation: 
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Usage: (12.6%H 19.7%V) = (1.118e+03um 1.699e+03um) = (1093 952)
[11/24 00:01:52    86s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 698.3M)

[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Congestion distribution:
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Remain	cntH		cntV
[11/24 00:01:52    86s] --------------------------------------
[11/24 00:01:52    86s] --------------------------------------
[11/24 00:01:52    86s]   5:	220	100.00%	220	100.00%
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] *** Completed Phase 1 route (0:00:00.0 698.3M) ***
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Total length: 1.605e+03um, number of vias: 1320
[11/24 00:01:52    86s] M1(H) length: 2.538e+01um, number of vias: 643
[11/24 00:01:52    86s] M2(V) length: 5.647e+02um, number of vias: 534
[11/24 00:01:52    86s] M3(H) length: 7.722e+02um, number of vias: 131
[11/24 00:01:52    86s] M4(V) length: 2.035e+02um, number of vias: 12
[11/24 00:01:52    86s] M5(H) length: 3.900e+01um, number of vias: 0
[11/24 00:01:52    86s] M6(V) length: 0.000e+00um, number of vias: 0
[11/24 00:01:52    86s] M7(H) length: 0.000e+00um, number of vias: 0
[11/24 00:01:52    86s] M8(V) length: 0.000e+00um, number of vias: 0
[11/24 00:01:52    86s] M9(H) length: 0.000e+00um, number of vias: 0
[11/24 00:01:52    86s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 00:01:52    86s] M11(H) length: 0.000e+00um
[11/24 00:01:52    86s] *** Completed Phase 2 route (0:00:00.0 698.3M) ***
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] *** Finished all Phases (cpu=0:00:00.0 mem=698.3M) ***
[11/24 00:01:52    86s] Peak Memory Usage was 698.3M 
[11/24 00:01:52    86s] *** Finished trialRoute (cpu=0:00:00.0 mem=698.3M) ***
[11/24 00:01:52    86s] 
[11/24 00:01:52    86s] Initializing multi-corner resistance tables ...
[11/24 00:01:52    86s] Extraction called for design 'P2Blender' of instances=182 and nets=191 using extraction engine 'preRoute' .
[11/24 00:01:52    86s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[11/24 00:01:52    86s] PreRoute RC Extraction called for design P2Blender.
[11/24 00:01:52    86s] RC Extraction called in multi-corner(2) mode.
[11/24 00:01:52    86s] RCMode: PreRoute
[11/24 00:01:52    86s]       RC Corner Indexes            0       1   
[11/24 00:01:52    86s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/24 00:01:52    86s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/24 00:01:52    86s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/24 00:01:52    86s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/24 00:01:52    86s] Shrink Factor                : 1.00000
[11/24 00:01:52    86s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/24 00:01:52    86s] Using QRC technology file ...
[11/24 00:01:52    86s] Initializing multi-corner resistance tables ...
[11/24 00:01:52    86s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 698.266M)
[11/24 00:01:52    86s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[11/24 00:01:52    86s] Core basic site is CoreSite
[11/24 00:01:52    86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:01:52    86s] #################################################################################
[11/24 00:01:52    87s] # Design Stage: PreRoute
[11/24 00:01:52    87s] # Design Mode: 90nm
[11/24 00:01:52    87s] # Analysis Mode: MMMC non-OCV
[11/24 00:01:52    87s] # Extraction Mode: default
[11/24 00:01:52    87s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 00:01:52    87s] # Switching Delay Calculation Engine to AAE
[11/24 00:01:52    87s] #################################################################################
[11/24 00:01:52    87s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[11/24 00:01:52    87s] Calculate delays in BcWc mode...
[11/24 00:01:52    87s] Topological Sorting (CPU = 0:00:00.0, MEM = 709.0M, InitMEM = 709.0M)
[11/24 00:01:52    87s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:01:52    87s] AAE_THRD: End delay calculation. (MEM=730.625 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:01:52    87s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 730.6M) ***
[11/24 00:01:52    87s] *** Starting optimizing excluded clock nets MEM= 730.6M) ***
[11/24 00:01:52    87s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 730.6M) ***
[11/24 00:01:52    87s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:01:52    87s] *info: There are 13 candidate Buffer cells
[11/24 00:01:53    87s] *info: There are 16 candidate Inverter cells
[11/24 00:01:53    87s] 
[11/24 00:01:56    90s] Netlist preparation processing... 
[11/24 00:01:56    90s] Removed 0 instance
[11/24 00:01:56    90s] *info: Marking 0 isolation instances dont touch
[11/24 00:01:56    90s] *info: Marking 0 level shifter instances dont touch
[11/24 00:01:56    90s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 813.2M, totSessionCpu=0:01:30 **
[11/24 00:01:56    90s] Begin: GigaOpt high fanout net optimization
[11/24 00:01:56    90s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:01:56    90s] End: GigaOpt high fanout net optimization
[11/24 00:01:57    91s] Begin: GigaOpt DRV Optimization
[11/24 00:01:57    91s] Begin: Processing multi-driver nets
[11/24 00:01:57    91s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:01:57    91s] *** Starting multi-driver net buffering ***
[11/24 00:01:57    91s] *summary: 0 non-ignored multi-driver nets.
[11/24 00:01:57    91s] *** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=866.6M) ***
[11/24 00:01:57    91s] End: Processing multi-driver nets
[11/24 00:01:57    91s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:01:57    91s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 00:01:58    92s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
[11/24 00:01:58    92s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 00:01:58    92s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
[11/24 00:01:58    92s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 00:01:58    92s] DrvVio net n_20 maxTran 
[11/24 00:01:58    92s] DrvVio net n_85 maxTran 
[11/24 00:01:58    92s] DrvVio net n_86 maxTran 
[11/24 00:01:58    92s] DrvVio net n_98 maxTran 
[11/24 00:01:58    92s] DrvVio net n_102 maxTran 
[11/24 00:01:58    92s] DrvVio net n_103 maxTran 
[11/24 00:01:58    92s] DrvVio net n_113 maxTran 
[11/24 00:01:58    92s] DrvVio net n_114 maxTran 
[11/24 00:01:58    92s] DrvVio net n_122 maxTran 
[11/24 00:01:58    92s] DrvVio net n_123 maxTran 
[11/24 00:01:58    92s] DrvVio net n_132 maxTran 
[11/24 00:01:58    92s] DrvVio net n_137 maxTran 
[11/24 00:01:58    92s] DrvVio net n_141 maxTran 
[11/24 00:01:58    92s] DrvVio net n_162 maxTran 
[11/24 00:01:58    92s] DrvVio net n_169 maxTran 
[11/24 00:01:58    92s] DrvVio net n_178 maxTran 
[11/24 00:01:58    92s] DrvVio net n_187 maxTran 
[11/24 00:01:58    92s] |    17   |    72   |     0   |      0  |     0   |     0   |     0   |     0   | 96.30 |  72.71  |            |           |
[11/24 00:01:58    92s] DrvVio net n_42 maxTran 
[11/24 00:01:58    92s] DrvVio net n_112 maxTran 
[11/24 00:01:58    92s] DrvVio net n_129 maxTran 
[11/24 00:01:58    92s] |     3   |    11   |     0   |      0  |     0   |     0   |     0   |     0   | 97.03 |  77.66  |   0:00:00.0|     868.7M|
[11/24 00:01:58    92s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 00:01:58    92s] 
[11/24 00:01:58    92s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=868.7M) ***
[11/24 00:01:58    92s] 
[11/24 00:01:58    92s] End: GigaOpt DRV Optimization
[11/24 00:01:58    92s] Found active setup analysis view av_lsMax_rcWorst_cmFunc
[11/24 00:01:58    92s] Found active hold analysis view av_lsMin_rcBest_cmFunc
[11/24 00:01:58    92s] 
------------------------------------------------------------
            post DRV Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 97.033  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    5    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (3)       |   -0.011   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.664%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 832.5M, totSessionCpu=0:01:32 **
[11/24 00:01:58    92s] Begin: GigaOpt Global Optimization
[11/24 00:01:58    92s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:01:58    92s] *info: 1 clock net excluded
[11/24 00:01:59    93s] *info: 2 special nets excluded.
[11/24 00:01:59    93s] *info: 2 no-driver nets excluded.
[11/24 00:01:59    93s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/24 00:01:59    93s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:01:59    93s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 00:01:59    93s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:01:59    93s] |   0.000|   0.000|    77.66%|   0:00:00.0|  870.7M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 00:01:59    93s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:01:59    93s] 
[11/24 00:01:59    93s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=870.7M) ***
[11/24 00:01:59    93s] 
[11/24 00:01:59    93s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=870.7M) ***
[11/24 00:01:59    93s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/24 00:01:59    93s] End: GigaOpt Global Optimization
[11/24 00:01:59    93s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 830.5M, totSessionCpu=0:01:34 **
[11/24 00:01:59    93s] *** Timing Is met
[11/24 00:01:59    93s] *** Check timing (0:00:00.0)
[11/24 00:01:59    93s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:01:59    93s] Begin: Area Reclaim Optimization
[11/24 00:01:59    93s] Reclaim Optimization WNS Slack 0.048  TNS Slack 0.000 Density 77.66
[11/24 00:02:00    94s] +----------+---------+--------+--------+------------+--------+
[11/24 00:02:00    94s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/24 00:02:00    94s] +----------+---------+--------+--------+------------+--------+
[11/24 00:02:00    94s] |    77.66%|        -|   0.048|   0.000|   0:00:00.0|  870.7M|
[11/24 00:02:00    94s] |    77.66%|        0|   0.048|   0.000|   0:00:00.0|  870.7M|
[11/24 00:02:00    94s] |    77.66%|        0|   0.048|   0.000|   0:00:00.0|  870.7M|
[11/24 00:02:00    94s] |    77.66%|        0|   0.048|   0.000|   0:00:00.0|  870.7M|
[11/24 00:02:00    94s] +----------+---------+--------+--------+------------+--------+
[11/24 00:02:00    94s] Reclaim Optimization End WNS Slack 0.048  TNS Slack 0.000 Density 77.66
[11/24 00:02:00    94s] 
[11/24 00:02:00    94s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/24 00:02:00    94s] --------------------------------------------------------------
[11/24 00:02:00    94s] |                                   | Total     | Sequential |
[11/24 00:02:00    94s] --------------------------------------------------------------
[11/24 00:02:00    94s] | Num insts resized                 |       0  |       0    |
[11/24 00:02:00    94s] | Num insts undone                  |       0  |       0    |
[11/24 00:02:00    94s] | Num insts Downsized               |       0  |       0    |
[11/24 00:02:00    94s] | Num insts Samesized               |       0  |       0    |
[11/24 00:02:00    94s] | Num insts Upsized                 |       0  |       0    |
[11/24 00:02:00    94s] | Num multiple commits+uncommits    |       0  |       -    |
[11/24 00:02:00    94s] --------------------------------------------------------------
[11/24 00:02:00    94s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[11/24 00:02:00    94s] Executing incremental physical updates
[11/24 00:02:00    94s] Executing incremental physical updates
[11/24 00:02:00    94s] ** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=832.54M, totSessionCpu=0:01:35).
[11/24 00:02:00    94s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 832.5M, totSessionCpu=0:01:35 **
[11/24 00:02:00    94s] **INFO : Launching the early exit mechanism
[11/24 00:02:00    94s] Begin: GigaOpt DRV Optimization
[11/24 00:02:00    94s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:02:00    94s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 00:02:01    95s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
[11/24 00:02:01    95s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 00:02:01    95s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
[11/24 00:02:01    95s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 00:02:01    95s] DrvVio net n_42 maxTran 
[11/24 00:02:01    95s] DrvVio net n_112 maxTran 
[11/24 00:02:01    95s] DrvVio net n_129 maxTran 
[11/24 00:02:01    95s] |     3   |    11   |     0   |      0  |     0   |     0   |     0   |     0   | 97.03 |  77.66  |            |           |
[11/24 00:02:01    95s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 97.03 |  78.22  |   0:00:00.0|     874.1M|
[11/24 00:02:01    95s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 97.03 |  78.22  |   0:00:00.0|     874.1M|
[11/24 00:02:01    95s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 00:02:01    95s] 
[11/24 00:02:01    95s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=874.1M) ***
[11/24 00:02:01    95s] 
[11/24 00:02:01    95s] End: GigaOpt DRV Optimization
[11/24 00:02:01    95s] Found active setup analysis view av_lsMax_rcWorst_cmFunc
[11/24 00:02:01    95s] Found active hold analysis view av_lsMin_rcBest_cmFunc
[11/24 00:02:01    95s] 
------------------------------------------------------------
            post DRV Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 97.033  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    5    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.224%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 832.5M, totSessionCpu=0:01:36 **
[11/24 00:02:01    95s] *** Timing Is met
[11/24 00:02:01    95s] *** Check timing (0:00:00.0)
[11/24 00:02:01    95s] Begin: GigaOpt harden opt
[11/24 00:02:01    95s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:02:01    95s] *info: 1 clock net excluded
[11/24 00:02:02    95s] *info: 2 special nets excluded.
[11/24 00:02:02    95s] *info: 2 no-driver nets excluded.
[11/24 00:02:02    95s] Active Path Group: default 
[11/24 00:02:02    95s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:02:02    95s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 00:02:02    95s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:02:02    95s] |   0.900|   97.033|   0.000|    0.000|    78.22%|   0:00:00.0|  870.7M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 00:02:02    95s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:02:02    95s] 
[11/24 00:02:02    95s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=870.7M) ***
[11/24 00:02:02    95s] End: GigaOpt harden opt
[11/24 00:02:02    95s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 830.5M, totSessionCpu=0:01:36 **
[11/24 00:02:02    95s] *** Finished optDesign ***
[11/24 00:02:02    95s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[11/24 00:02:02    95s] *** Starting "NanoPlace(TM) placement v#1 (mem=830.5M)" ...
[11/24 00:02:02    95s] *** Build Buffered Sizing Timing Model
[11/24 00:02:04    97s] (cpu=0:00:01.8 mem=822.5M) ***
[11/24 00:02:04    97s] *** Build Virtual Sizing Timing Model
[11/24 00:02:04    97s] (cpu=0:00:02.0 mem=822.5M) ***
[11/24 00:02:04    97s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[11/24 00:02:04    97s] #std cell=183 (0 fixed + 183 movable) #block=0 (0 floating + 0 preplaced)
[11/24 00:02:04    98s] #ioInst=0 #net=190 #term=645 #term/net=3.39, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 00:02:04    98s] stdCell: 183 single + 0 double + 0 multi
[11/24 00:02:04    98s] Total standard cell length = 0.1674 (mm), area = 0.0003 (mm^2)
[11/24 00:02:04    98s] Core basic site is CoreSite
[11/24 00:02:04    98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:02:04    98s] Average module density = 0.782.
[11/24 00:02:04    98s] Density for the design = 0.782.
[11/24 00:02:04    98s]        = stdcell_area 837 sites (286 um^2) / alloc_area 1070 sites (366 um^2).
[11/24 00:02:04    98s] Pin Density = 0.771.
[11/24 00:02:04    98s]             = total # of pins 645 / total Instance area 837.
[11/24 00:02:04    98s] Clock gating cells determined by native netlist tracing.
[11/24 00:02:04    98s] Iteration  6: Total net bbox = 1.364e+03 (8.06e+02 5.58e+02)
[11/24 00:02:04    98s]               Est.  stn bbox = 1.469e+03 (8.70e+02 5.99e+02)
[11/24 00:02:04    98s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 739.8M
[11/24 00:02:04    98s] *** cost = 1.364e+03 (8.06e+02 5.58e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 00:02:04    98s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 00:02:04    98s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 00:02:04    98s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 00:02:05    98s] Core basic site is CoreSite
[11/24 00:02:05    98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:02:05    98s] *** Starting refinePlace (0:01:39 mem=706.2M) ***
[11/24 00:02:05    98s] Total net length = 1.364e+03 (8.059e+02 5.584e+02) (ext = 1.194e+02)
[11/24 00:02:05    98s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:02:05    98s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 706.2MB
[11/24 00:02:05    98s] Starting refinePlace ...
[11/24 00:02:05    98s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:02:05    98s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 00:02:05    98s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=706.3MB) @(0:01:39 - 0:01:39).
[11/24 00:02:05    98s] Move report: preRPlace moves 51 insts, mean move: 0.57 um, max move: 1.00 um
[11/24 00:02:05    98s] 	Max move on inst (g4520): (8.60, 5.13) --> (9.60, 5.13)
[11/24 00:02:05    98s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OR4X1
[11/24 00:02:05    98s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 00:02:05    98s] Placement tweakage begins.
[11/24 00:02:05    98s] wire length = 1.369e+03 = 8.104e+02 H + 5.584e+02 V
[11/24 00:02:05    98s] wire length = 1.360e+03 = 8.029e+02 H + 5.575e+02 V
[11/24 00:02:05    98s] Placement tweakage ends.
[11/24 00:02:05    98s] Move report: tweak moves 28 insts, mean move: 1.66 um, max move: 5.71 um
[11/24 00:02:05    98s] 	Max move on inst (g4555): (4.00, 13.68) --> (8.00, 15.39)
[11/24 00:02:05    98s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:02:05    98s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=706.3MB) @(0:01:39 - 0:01:39).
[11/24 00:02:05    98s] Move report: Detail placement moves 64 insts, mean move: 1.04 um, max move: 5.71 um
[11/24 00:02:05    98s] 	Max move on inst (g4555): (4.00, 13.68) --> (8.00, 15.39)
[11/24 00:02:05    98s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 706.3MB
[11/24 00:02:05    98s] Statistics of distance of Instance movement in refine placement:
[11/24 00:02:05    98s]   maximum (X+Y) =         5.71 um
[11/24 00:02:05    98s]   inst (g4555) with max move: (4, 13.68) -> (8, 15.39)
[11/24 00:02:05    98s]   mean    (X+Y) =         1.04 um
[11/24 00:02:05    98s] Total instances flipped for legalization: 60
[11/24 00:02:05    98s] Summary Report:
[11/24 00:02:05    98s] Instances move: 64 (out of 183 movable)
[11/24 00:02:05    98s] Mean displacement: 1.04 um
[11/24 00:02:05    98s] Max displacement: 5.71 um (Instance: g4555) (4, 13.68) -> (8, 15.39)
[11/24 00:02:05    98s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
[11/24 00:02:05    98s] Total instances moved : 64
[11/24 00:02:05    98s] Total net length = 1.360e+03 (8.029e+02 5.575e+02) (ext = 1.184e+02)
[11/24 00:02:05    98s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 706.3MB
[11/24 00:02:05    98s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=706.3MB) @(0:01:39 - 0:01:39).
[11/24 00:02:05    98s] *** Finished refinePlace (0:01:39 mem=706.3M) ***
[11/24 00:02:05    98s] Total net length = 1.364e+03 (8.029e+02 5.608e+02) (ext = 1.195e+02)
[11/24 00:02:05    98s] *** End of Placement (cpu=0:00:02.9, real=0:00:03.0, mem=706.3M) ***
[11/24 00:02:05    98s] Core basic site is CoreSite
[11/24 00:02:05    98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:02:05    98s] default core: bins with density >  0.75 =   50 % ( 1 / 2 )
[11/24 00:02:05    98s] Density distribution unevenness ratio = 0.000%
[11/24 00:02:05    98s] *** Free Virtual Timing Model ...(mem=706.3M)
[11/24 00:02:05    98s] Starting congestion repair ...
[11/24 00:02:05    98s] *** Starting trialRoute (mem=706.3M) ***
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 00:02:05    98s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 00:02:05    98s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Nr of prerouted/Fixed nets = 0
[11/24 00:02:05    98s] routingBox: (-500 -500) (22730 17600)
[11/24 00:02:05    98s] coreBox:    (0 0) (22230 17100)
[11/24 00:02:05    98s] Number of multi-gpin terms=1, multi-gpins=2, moved blk term=0/0
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Phase 1a route (0:00:00.0 706.3M):
[11/24 00:02:05    98s] Est net length = 1.459e+03um = 8.475e+02H + 6.114e+02V
[11/24 00:02:05    98s] Usage: (12.0%H 18.5%V) = (1.070e+03um 1.596e+03um) = (1044 896)
[11/24 00:02:05    98s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 00:02:05    98s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Phase 1b route (0:00:00.0 706.3M):
[11/24 00:02:05    98s] Usage: (12.0%H 18.5%V) = (1.069e+03um 1.596e+03um) = (1043 896)
[11/24 00:02:05    98s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Phase 1c route (0:00:00.0 706.3M):
[11/24 00:02:05    98s] Usage: (12.0%H 18.5%V) = (1.067e+03um 1.594e+03um) = (1041 895)
[11/24 00:02:05    98s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Phase 1d route (0:00:00.0 706.3M):
[11/24 00:02:05    98s] Usage: (12.0%H 18.5%V) = (1.067e+03um 1.594e+03um) = (1041 895)
[11/24 00:02:05    98s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 706.3M)

[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Phase 1e route (0:00:00.0 706.3M):
[11/24 00:02:05    98s] Usage: (12.0%H 18.5%V) = (1.067e+03um 1.594e+03um) = (1041 895)
[11/24 00:02:05    98s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Overflow: 0.00% H + 0.00% V (0:00:00.0 706.3M)

[11/24 00:02:05    98s] Usage: (12.0%H 18.5%V) = (1.067e+03um 1.594e+03um) = (1041 895)
[11/24 00:02:05    98s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Congestion distribution:
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Remain	cntH		cntV
[11/24 00:02:05    98s] --------------------------------------
[11/24 00:02:05    98s] --------------------------------------
[11/24 00:02:05    98s]   5:	220	100.00%	220	100.00%
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Global route (cpu=0.0s real=0.0s 706.3M)
[11/24 00:02:05    98s] Initializing multi-corner resistance tables ...
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] *** After '-updateRemainTrks' operation: 
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Usage: (12.6%H 19.5%V) = (1.128e+03um 1.686e+03um) = (1099 946)
[11/24 00:02:05    98s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 721.3M)

[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Congestion distribution:
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Remain	cntH		cntV
[11/24 00:02:05    98s] --------------------------------------
[11/24 00:02:05    98s] --------------------------------------
[11/24 00:02:05    98s]   5:	220	100.00%	220	100.00%
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] *** Completed Phase 1 route (0:00:00.0 721.3M) ***
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Total length: 1.601e+03um, number of vias: 1321
[11/24 00:02:05    98s] M1(H) length: 2.536e+01um, number of vias: 645
[11/24 00:02:05    98s] M2(V) length: 5.776e+02um, number of vias: 542
[11/24 00:02:05    98s] M3(H) length: 7.680e+02um, number of vias: 115
[11/24 00:02:05    98s] M4(V) length: 1.794e+02um, number of vias: 19
[11/24 00:02:05    98s] M5(H) length: 5.080e+01um, number of vias: 0
[11/24 00:02:05    98s] M6(V) length: 0.000e+00um, number of vias: 0
[11/24 00:02:05    98s] M7(H) length: 0.000e+00um, number of vias: 0
[11/24 00:02:05    98s] M8(V) length: 0.000e+00um, number of vias: 0
[11/24 00:02:05    98s] M9(H) length: 0.000e+00um, number of vias: 0
[11/24 00:02:05    98s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 00:02:05    98s] M11(H) length: 0.000e+00um
[11/24 00:02:05    98s] *** Completed Phase 2 route (0:00:00.0 721.3M) ***
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] *** Finished all Phases (cpu=0:00:00.0 mem=721.3M) ***
[11/24 00:02:05    98s] Peak Memory Usage was 721.3M 
[11/24 00:02:05    98s] *** Finished trialRoute (cpu=0:00:00.0 mem=721.3M) ***
[11/24 00:02:05    98s] 
[11/24 00:02:05    98s] Core basic site is CoreSite
[11/24 00:02:05    99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:02:05    99s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/24 00:02:05    99s] 
[11/24 00:02:05    99s] ** np local hotspot detection info verbose **
[11/24 00:02:05    99s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/24 00:02:05    99s] 
[11/24 00:02:05    99s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/24 00:02:05    99s] Trial Route Overflow 0.000000(H) 0.000000(V).
[11/24 00:02:05    99s] Start repairing congestion with level 1.
[11/24 00:02:05    99s] Skipped repairing congestion.
[11/24 00:02:05    99s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/24 00:02:05    99s] *** Finishing placeDesign concurrent flow ***
[11/24 00:02:05    99s] **placeDesign ... cpu = 0: 0:17, real = 0: 0:19, mem = 713.3M **
[11/24 00:02:05    99s] 
[11/24 00:02:05    99s] *** Summary of all messages that are not suppressed in this session:
[11/24 00:02:05    99s] Severity  ID               Count  Summary                                  
[11/24 00:02:05    99s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[11/24 00:02:05    99s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[11/24 00:02:05    99s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[11/24 00:02:05    99s] WARNING   ENCSP-9025           2  No scan chain specified/traced.          
[11/24 00:02:05    99s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[11/24 00:02:05    99s] *** Message Summary: 6 warning(s), 0 error(s)
[11/24 00:02:05    99s] 
[11/24 00:02:05    99s] <CMD> setPlaceMode -fp false
[11/24 00:03:03   101s] <CMD> placeDesign -inPlaceOpt
[11/24 00:03:03   101s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 00:03:03   101s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 00:03:03   101s] *** Starting placeDesign concurrent flow ***
[11/24 00:03:03   101s] **INFO: Enable pre-place timing setting for timing analysis
[11/24 00:03:03   101s] Set Using Default Delay Limit as 101.
[11/24 00:03:03   101s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/24 00:03:03   101s] Set Default Net Delay as 0 ps.
[11/24 00:03:03   101s] Set Default Net Load as 0 pF. 
[11/24 00:03:03   101s] **INFO: Analyzing IO path groups for slack adjustment
[11/24 00:03:03   101s] Effort level <high> specified for reg2reg_tmp.25436 path_group
[11/24 00:03:03   101s] #################################################################################
[11/24 00:03:03   101s] # Design Stage: PreRoute
[11/24 00:03:03   101s] # Design Mode: 90nm
[11/24 00:03:03   101s] # Analysis Mode: MMMC non-OCV
[11/24 00:03:03   101s] # Extraction Mode: default
[11/24 00:03:03   101s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 00:03:03   101s] # Switching Delay Calculation Engine to AAE
[11/24 00:03:03   101s] #################################################################################
[11/24 00:03:03   101s] Calculate delays in BcWc mode...
[11/24 00:03:03   101s] Topological Sorting (CPU = 0:00:00.0, MEM = 729.1M, InitMEM = 729.1M)
[11/24 00:03:03   101s] Initializing multi-corner resistance tables ...
[11/24 00:03:03   101s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:03:03   101s] AAE_THRD: End delay calculation. (MEM=733.453 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:03:03   101s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 733.5M) ***
[11/24 00:03:03   101s] **INFO: Disable pre-place timing setting for timing analysis
[11/24 00:03:03   101s] Set Using Default Delay Limit as 1000.
[11/24 00:03:03   101s] Set Default Net Delay as 1000 ps.
[11/24 00:03:03   101s] Set Default Net Load as 0.5 pF. 
[11/24 00:03:03   101s] *** Start deleteBufferTree ***
[11/24 00:03:03   101s] Info: Detect buffers to remove automatically.
[11/24 00:03:03   101s] Analyzing netlist ...
[11/24 00:03:03   101s] Updating netlist
[11/24 00:03:03   101s] 
[11/24 00:03:03   101s] *summary: 1 instances (buffers/inverters) removed
[11/24 00:03:03   101s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/24 00:03:03   101s] *** Starting "NanoPlace(TM) placement v#1 (mem=725.4M)" ...
[11/24 00:03:03   101s] *** Build Buffered Sizing Timing Model
[11/24 00:03:05   103s] (cpu=0:00:02.1 mem=725.4M) ***
[11/24 00:03:05   103s] *** Build Virtual Sizing Timing Model
[11/24 00:03:05   103s] (cpu=0:00:02.2 mem=725.4M) ***
[11/24 00:03:05   103s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/24 00:03:05   103s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[11/24 00:03:06   103s] Define the scan chains before using this option.
[11/24 00:03:06   103s] Type 'man ENCSP-9042' for more detail.
[11/24 00:03:06   103s] #std cell=182 (0 fixed + 182 movable) #block=0 (0 floating + 0 preplaced)
[11/24 00:03:06   104s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 00:03:06   104s] stdCell: 182 single + 0 double + 0 multi
[11/24 00:03:06   104s] Total standard cell length = 0.1664 (mm), area = 0.0003 (mm^2)
[11/24 00:03:06   104s] Core basic site is CoreSite
[11/24 00:03:06   104s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:03:06   104s] Average module density = 0.778.
[11/24 00:03:06   104s] Density for the design = 0.778.
[11/24 00:03:06   104s]        = stdcell_area 832 sites (285 um^2) / alloc_area 1070 sites (366 um^2).
[11/24 00:03:06   104s] Pin Density = 0.773.
[11/24 00:03:06   104s]             = total # of pins 643 / total Instance area 832.
[11/24 00:03:06   104s] Clock gating cells determined by native netlist tracing.
[11/24 00:03:06   104s] Iteration  1: Total net bbox = 3.483e+02 (2.25e+02 1.23e+02)
[11/24 00:03:06   104s]               Est.  stn bbox = 3.801e+02 (2.45e+02 1.35e+02)
[11/24 00:03:06   104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 724.7M
[11/24 00:03:06   104s] Iteration  2: Total net bbox = 3.483e+02 (2.25e+02 1.23e+02)
[11/24 00:03:06   104s]               Est.  stn bbox = 3.801e+02 (2.45e+02 1.35e+02)
[11/24 00:03:06   104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 724.7M
[11/24 00:03:06   104s] Iteration  3: Total net bbox = 2.744e+02 (1.65e+02 1.09e+02)
[11/24 00:03:06   104s]               Est.  stn bbox = 3.048e+02 (1.84e+02 1.21e+02)
[11/24 00:03:06   104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 724.7M
[11/24 00:03:06   104s] Iteration  4: Total net bbox = 1.165e+03 (7.07e+02 4.58e+02)
[11/24 00:03:06   104s]               Est.  stn bbox = 1.255e+03 (7.65e+02 4.90e+02)
[11/24 00:03:06   104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 724.7M
[11/24 00:03:06   104s] Iteration  5: Total net bbox = 1.289e+03 (7.90e+02 4.99e+02)
[11/24 00:03:06   104s]               Est.  stn bbox = 1.388e+03 (8.52e+02 5.36e+02)
[11/24 00:03:06   104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 724.7M
[11/24 00:03:06   104s] Iteration  6: Total net bbox = 1.293e+03 (7.90e+02 5.03e+02)
[11/24 00:03:06   104s]               Est.  stn bbox = 1.392e+03 (8.52e+02 5.40e+02)
[11/24 00:03:06   104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 724.7M
[11/24 00:03:06   104s] *** cost = 1.293e+03 (7.90e+02 5.03e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 00:03:06   104s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 00:03:06   104s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 00:03:06   104s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 00:03:06   104s] Core basic site is CoreSite
[11/24 00:03:06   104s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:03:06   104s] *** Starting refinePlace (0:01:45 mem=690.3M) ***
[11/24 00:03:06   104s] Total net length = 1.293e+03 (7.903e+02 5.029e+02) (ext = 1.234e+02)
[11/24 00:03:06   104s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:03:06   104s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 690.3MB
[11/24 00:03:06   104s] Starting refinePlace ...
[11/24 00:03:06   104s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:03:06   104s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 00:03:07   105s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=690.3MB) @(0:01:45 - 0:01:45).
[11/24 00:03:07   105s] Move report: preRPlace moves 182 insts, mean move: 0.82 um, max move: 2.10 um
[11/24 00:03:07   105s] 	Max move on inst (g4568): (19.37, 12.70) --> (18.00, 11.97)
[11/24 00:03:07   105s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[11/24 00:03:07   105s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 00:03:07   105s] Placement tweakage begins.
[11/24 00:03:07   105s] wire length = 1.359e+03 = 8.142e+02 H + 5.450e+02 V
[11/24 00:03:07   105s] wire length = 1.342e+03 = 7.993e+02 H + 5.423e+02 V
[11/24 00:03:07   105s] Placement tweakage ends.
[11/24 00:03:07   105s] Move report: tweak moves 56 insts, mean move: 1.10 um, max move: 3.20 um
[11/24 00:03:07   105s] 	Max move on inst (g4672): (4.00, 1.71) --> (0.80, 1.71)
[11/24 00:03:07   105s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:03:07   105s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=690.3MB) @(0:01:45 - 0:01:45).
[11/24 00:03:07   105s] Move report: Detail placement moves 182 insts, mean move: 0.94 um, max move: 2.60 um
[11/24 00:03:07   105s] 	Max move on inst (g4675): (11.58, 0.38) --> (13.80, 0.00)
[11/24 00:03:07   105s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 690.3MB
[11/24 00:03:07   105s] Statistics of distance of Instance movement in refine placement:
[11/24 00:03:07   105s]   maximum (X+Y) =         2.60 um
[11/24 00:03:07   105s]   inst (g4675) with max move: (11.579, 0.377) -> (13.8, 0)
[11/24 00:03:07   105s]   mean    (X+Y) =         0.94 um
[11/24 00:03:07   105s] Summary Report:
[11/24 00:03:07   105s] Instances move: 182 (out of 182 movable)
[11/24 00:03:07   105s] Mean displacement: 0.94 um
[11/24 00:03:07   105s] Max displacement: 2.60 um (Instance: g4675) (11.579, 0.377) -> (13.8, 0)
[11/24 00:03:07   105s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[11/24 00:03:07   105s] Total instances moved : 182
[11/24 00:03:07   105s] Total net length = 1.342e+03 (7.993e+02 5.423e+02) (ext = 1.267e+02)
[11/24 00:03:07   105s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 690.3MB
[11/24 00:03:07   105s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=690.3MB) @(0:01:45 - 0:01:45).
[11/24 00:03:07   105s] *** Finished refinePlace (0:01:45 mem=690.3M) ***
[11/24 00:03:07   105s] Total net length = 1.346e+03 (7.993e+02 5.463e+02) (ext = 1.268e+02)
[11/24 00:03:07   105s] *** End of Placement (cpu=0:00:03.4, real=0:00:04.0, mem=690.3M) ***
[11/24 00:03:07   105s] Core basic site is CoreSite
[11/24 00:03:07   105s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:03:07   105s] default core: bins with density >  0.75 =   50 % ( 1 / 2 )
[11/24 00:03:07   105s] Density distribution unevenness ratio = 0.000%
[11/24 00:03:07   105s] *** Free Virtual Timing Model ...(mem=690.3M)
[11/24 00:03:07   105s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/24 00:03:07   105s] Core basic site is CoreSite
[11/24 00:03:07   105s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:03:07   105s] GigaOpt running with 1 threads.
[11/24 00:03:07   105s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 698.3M, totSessionCpu=0:01:46 **
[11/24 00:03:08   106s] *** optDesign -preCTS ***
[11/24 00:03:08   106s] DRC Margin: user margin 0.0; extra margin 0.2
[11/24 00:03:08   106s] Setup Target Slack: user slack 0; extra slack 0.1
[11/24 00:03:08   106s] Hold Target Slack: user slack 0
[11/24 00:03:08   106s] *** Starting trialRoute (mem=698.3M) ***
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 00:03:08   106s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 00:03:08   106s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Nr of prerouted/Fixed nets = 0
[11/24 00:03:08   106s] routingBox: (-500 -500) (22730 17600)
[11/24 00:03:08   106s] coreBox:    (0 0) (22230 17100)
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Phase 1a route (0:00:00.0 698.3M):
[11/24 00:03:08   106s] Est net length = 1.428e+03um = 8.368e+02H + 5.911e+02V
[11/24 00:03:08   106s] Usage: (12.0%H 18.2%V) = (1.066e+03um 1.564e+03um) = (1041 882)
[11/24 00:03:08   106s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 00:03:08   106s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Phase 1b route (0:00:00.0 698.3M):
[11/24 00:03:08   106s] Usage: (12.0%H 18.2%V) = (1.064e+03um 1.564e+03um) = (1039 882)
[11/24 00:03:08   106s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Phase 1c route (0:00:00.0 698.3M):
[11/24 00:03:08   106s] Usage: (11.9%H 18.2%V) = (1.063e+03um 1.562e+03um) = (1038 881)
[11/24 00:03:08   106s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Phase 1d route (0:00:00.0 698.3M):
[11/24 00:03:08   106s] Usage: (11.9%H 18.2%V) = (1.063e+03um 1.562e+03um) = (1038 881)
[11/24 00:03:08   106s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 698.3M)

[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Phase 1e route (0:00:00.0 698.3M):
[11/24 00:03:08   106s] Usage: (11.9%H 18.2%V) = (1.063e+03um 1.562e+03um) = (1038 881)
[11/24 00:03:08   106s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Overflow: 0.00% H + 0.00% V (0:00:00.0 698.3M)

[11/24 00:03:08   106s] Usage: (11.9%H 18.2%V) = (1.063e+03um 1.562e+03um) = (1038 881)
[11/24 00:03:08   106s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Congestion distribution:
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Remain	cntH		cntV
[11/24 00:03:08   106s] --------------------------------------
[11/24 00:03:08   106s] --------------------------------------
[11/24 00:03:08   106s]   5:	220	100.00%	220	100.00%
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Global route (cpu=0.0s real=0.0s 698.3M)
[11/24 00:03:08   106s] Initializing multi-corner resistance tables ...
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] *** After '-updateRemainTrks' operation: 
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Usage: (12.7%H 19.4%V) = (1.129e+03um 1.662e+03um) = (1103 937)
[11/24 00:03:08   106s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 713.3M)

[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Congestion distribution:
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Remain	cntH		cntV
[11/24 00:03:08   106s] --------------------------------------
[11/24 00:03:08   106s] --------------------------------------
[11/24 00:03:08   106s]   5:	220	100.00%	220	100.00%
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] *** Completed Phase 1 route (0:00:00.0 713.3M) ***
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Total length: 1.568e+03um, number of vias: 1335
[11/24 00:03:08   106s] M1(H) length: 2.516e+01um, number of vias: 643
[11/24 00:03:08   106s] M2(V) length: 5.363e+02um, number of vias: 544
[11/24 00:03:08   106s] M3(H) length: 7.614e+02um, number of vias: 125
[11/24 00:03:08   106s] M4(V) length: 1.885e+02um, number of vias: 21
[11/24 00:03:08   106s] M5(H) length: 5.280e+01um, number of vias: 2
[11/24 00:03:08   106s] M6(V) length: 3.610e+00um, number of vias: 0
[11/24 00:03:08   106s] M7(H) length: 0.000e+00um, number of vias: 0
[11/24 00:03:08   106s] M8(V) length: 0.000e+00um, number of vias: 0
[11/24 00:03:08   106s] M9(H) length: 0.000e+00um, number of vias: 0
[11/24 00:03:08   106s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 00:03:08   106s] M11(H) length: 0.000e+00um
[11/24 00:03:08   106s] *** Completed Phase 2 route (0:00:00.0 713.3M) ***
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] *** Finished all Phases (cpu=0:00:00.0 mem=713.3M) ***
[11/24 00:03:08   106s] Peak Memory Usage was 713.3M 
[11/24 00:03:08   106s] *** Finished trialRoute (cpu=0:00:00.0 mem=713.3M) ***
[11/24 00:03:08   106s] 
[11/24 00:03:08   106s] Extraction called for design 'P2Blender' of instances=182 and nets=191 using extraction engine 'preRoute' .
[11/24 00:03:08   106s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[11/24 00:03:08   106s] PreRoute RC Extraction called for design P2Blender.
[11/24 00:03:08   106s] RC Extraction called in multi-corner(2) mode.
[11/24 00:03:08   106s] RCMode: PreRoute
[11/24 00:03:08   106s]       RC Corner Indexes            0       1   
[11/24 00:03:08   106s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/24 00:03:08   106s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/24 00:03:08   106s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/24 00:03:08   106s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/24 00:03:08   106s] Shrink Factor                : 1.00000
[11/24 00:03:08   106s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/24 00:03:08   106s] Using QRC technology file ...
[11/24 00:03:08   106s] Initializing multi-corner resistance tables ...
[11/24 00:03:08   106s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 713.336M)
[11/24 00:03:08   106s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[11/24 00:03:08   106s] Core basic site is CoreSite
[11/24 00:03:08   106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:03:08   106s] #################################################################################
[11/24 00:03:08   106s] # Design Stage: PreRoute
[11/24 00:03:08   106s] # Design Mode: 90nm
[11/24 00:03:08   106s] # Analysis Mode: MMMC non-OCV
[11/24 00:03:08   106s] # Extraction Mode: default
[11/24 00:03:08   106s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 00:03:08   106s] # Switching Delay Calculation Engine to AAE
[11/24 00:03:08   106s] #################################################################################
[11/24 00:03:08   106s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[11/24 00:03:08   106s] Calculate delays in BcWc mode...
[11/24 00:03:08   106s] Topological Sorting (CPU = 0:00:00.0, MEM = 716.4M, InitMEM = 716.4M)
[11/24 00:03:08   106s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:03:08   106s] AAE_THRD: End delay calculation. (MEM=737.938 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:03:08   106s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 737.9M) ***
[11/24 00:03:08   106s] *** Starting optimizing excluded clock nets MEM= 737.9M) ***
[11/24 00:03:08   106s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 737.9M) ***
[11/24 00:03:09   106s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:03:09   106s] 
[11/24 00:03:11   108s] Netlist preparation processing... 
[11/24 00:03:11   108s] Removed 0 instance
[11/24 00:03:11   108s] *info: Marking 0 isolation instances dont touch
[11/24 00:03:11   108s] *info: Marking 0 level shifter instances dont touch
[11/24 00:03:11   108s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 820.5M, totSessionCpu=0:01:49 **
[11/24 00:03:11   108s] Begin: GigaOpt Global Optimization
[11/24 00:03:11   108s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:03:11   108s] *info: 1 clock net excluded
[11/24 00:03:12   109s] *info: 2 special nets excluded.
[11/24 00:03:12   109s] *info: 2 no-driver nets excluded.
[11/24 00:03:12   109s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/24 00:03:12   110s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:03:12   110s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 00:03:12   110s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:03:12   110s] |   0.000|   0.000|    77.76%|   0:00:00.0|  881.9M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 00:03:12   110s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:03:12   110s] 
[11/24 00:03:12   110s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=881.9M) ***
[11/24 00:03:12   110s] 
[11/24 00:03:12   110s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=881.9M) ***
[11/24 00:03:12   110s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/24 00:03:12   110s] End: GigaOpt Global Optimization
[11/24 00:03:12   110s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 833.8M, totSessionCpu=0:01:50 **
[11/24 00:03:12   110s] *** Timing Is met
[11/24 00:03:12   110s] *** Check timing (0:00:00.0)
[11/24 00:03:12   110s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:03:12   110s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 829.8M, totSessionCpu=0:01:50 **
[11/24 00:03:12   110s] **INFO : Launching the early exit mechanism
[11/24 00:03:12   110s] *** Timing Is met
[11/24 00:03:12   110s] *** Check timing (0:00:00.0)
[11/24 00:03:12   110s] Begin: GigaOpt harden opt
[11/24 00:03:12   110s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:03:12   110s] *info: 1 clock net excluded
[11/24 00:03:13   111s] *info: 2 special nets excluded.
[11/24 00:03:13   111s] *info: 2 no-driver nets excluded.
[11/24 00:03:13   111s] Active Path Group: default 
[11/24 00:03:13   111s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:03:13   111s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 00:03:13   111s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:03:13   111s] |   0.900|   97.093|   0.000|    0.000|    77.76%|   0:00:00.0|  873.9M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 00:03:13   111s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:03:13   111s] 
[11/24 00:03:13   111s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=873.9M) ***
[11/24 00:03:13   111s] End: GigaOpt harden opt
[11/24 00:03:13   111s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 833.8M, totSessionCpu=0:01:51 **
[11/24 00:03:13   111s] *** Finished optDesign ***
[11/24 00:03:13   111s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[11/24 00:03:13   111s] *** Starting "NanoPlace(TM) placement v#1 (mem=833.8M)" ...
[11/24 00:03:13   111s] *** Build Buffered Sizing Timing Model
[11/24 00:03:15   113s] (cpu=0:00:01.9 mem=825.7M) ***
[11/24 00:03:15   113s] *** Build Virtual Sizing Timing Model
[11/24 00:03:15   113s] (cpu=0:00:02.0 mem=825.7M) ***
[11/24 00:03:15   113s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[11/24 00:03:15   113s] #std cell=182 (0 fixed + 182 movable) #block=0 (0 floating + 0 preplaced)
[11/24 00:03:16   113s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 00:03:16   113s] stdCell: 182 single + 0 double + 0 multi
[11/24 00:03:16   113s] Total standard cell length = 0.1664 (mm), area = 0.0003 (mm^2)
[11/24 00:03:16   113s] Core basic site is CoreSite
[11/24 00:03:16   113s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:03:16   113s] Average module density = 0.778.
[11/24 00:03:16   113s] Density for the design = 0.778.
[11/24 00:03:16   113s]        = stdcell_area 832 sites (285 um^2) / alloc_area 1070 sites (366 um^2).
[11/24 00:03:16   113s] Pin Density = 0.773.
[11/24 00:03:16   113s]             = total # of pins 643 / total Instance area 832.
[11/24 00:03:16   113s] Clock gating cells determined by native netlist tracing.
[11/24 00:03:16   113s] Iteration  6: Total net bbox = 1.342e+03 (7.99e+02 5.42e+02)
[11/24 00:03:16   113s]               Est.  stn bbox = 1.443e+03 (8.61e+02 5.81e+02)
[11/24 00:03:16   113s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 746.2M
[11/24 00:03:16   113s] *** cost = 1.342e+03 (7.99e+02 5.42e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 00:03:16   113s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 00:03:16   113s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 00:03:16   113s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 00:03:16   114s] Core basic site is CoreSite
[11/24 00:03:17   114s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:03:17   114s] *** Starting refinePlace (0:01:54 mem=712.6M) ***
[11/24 00:03:17   114s] Total net length = 1.342e+03 (7.993e+02 5.423e+02) (ext = 1.267e+02)
[11/24 00:03:17   114s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:03:17   114s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 712.6MB
[11/24 00:03:17   114s] Starting refinePlace ...
[11/24 00:03:17   114s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:03:17   114s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 00:03:17   114s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=712.6MB) @(0:01:54 - 0:01:54).
[11/24 00:03:17   114s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:03:17   114s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 00:03:17   114s] Placement tweakage begins.
[11/24 00:03:17   114s] wire length = 1.342e+03 = 7.993e+02 H + 5.423e+02 V
[11/24 00:03:17   114s] wire length = 1.342e+03 = 7.993e+02 H + 5.423e+02 V
[11/24 00:03:17   114s] Placement tweakage ends.
[11/24 00:03:17   114s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:03:17   114s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:03:17   114s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=712.6MB) @(0:01:54 - 0:01:54).
[11/24 00:03:17   114s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:03:17   114s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 712.6MB
[11/24 00:03:17   114s] Statistics of distance of Instance movement in refine placement:
[11/24 00:03:17   114s]   maximum (X+Y) =         0.00 um
[11/24 00:03:17   114s]   mean    (X+Y) =         0.00 um
[11/24 00:03:17   114s] Total instances flipped for legalization: 91
[11/24 00:03:17   114s] Summary Report:
[11/24 00:03:17   114s] Instances move: 0 (out of 182 movable)
[11/24 00:03:17   114s] Mean displacement: 0.00 um
[11/24 00:03:17   114s] Max displacement: 0.00 um 
[11/24 00:03:17   114s] Total instances moved : 0
[11/24 00:03:17   114s] Total net length = 1.342e+03 (7.993e+02 5.423e+02) (ext = 1.267e+02)
[11/24 00:03:17   114s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 712.6MB
[11/24 00:03:17   114s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=712.6MB) @(0:01:54 - 0:01:54).
[11/24 00:03:17   114s] *** Finished refinePlace (0:01:54 mem=712.6M) ***
[11/24 00:03:17   114s] Total net length = 1.346e+03 (7.993e+02 5.463e+02) (ext = 1.268e+02)
[11/24 00:03:17   114s] *** End of Placement (cpu=0:00:03.0, real=0:00:04.0, mem=712.6M) ***
[11/24 00:03:17   114s] Core basic site is CoreSite
[11/24 00:03:17   114s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:03:17   114s] default core: bins with density >  0.75 =   50 % ( 1 / 2 )
[11/24 00:03:17   114s] Density distribution unevenness ratio = 0.000%
[11/24 00:03:17   114s] *** Free Virtual Timing Model ...(mem=712.6M)
[11/24 00:03:17   114s] Starting congestion repair ...
[11/24 00:03:17   114s] *** Starting trialRoute (mem=712.6M) ***
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 00:03:17   114s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 00:03:17   114s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Nr of prerouted/Fixed nets = 0
[11/24 00:03:17   114s] routingBox: (-500 -500) (22730 17600)
[11/24 00:03:17   114s] coreBox:    (0 0) (22230 17100)
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Phase 1a route (0:00:00.0 712.6M):
[11/24 00:03:17   114s] Est net length = 1.428e+03um = 8.368e+02H + 5.911e+02V
[11/24 00:03:17   114s] Usage: (12.0%H 18.2%V) = (1.066e+03um 1.564e+03um) = (1041 882)
[11/24 00:03:17   114s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 00:03:17   114s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Phase 1b route (0:00:00.0 712.6M):
[11/24 00:03:17   114s] Usage: (12.0%H 18.2%V) = (1.064e+03um 1.564e+03um) = (1039 882)
[11/24 00:03:17   114s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Phase 1c route (0:00:00.0 712.6M):
[11/24 00:03:17   114s] Usage: (11.9%H 18.2%V) = (1.063e+03um 1.562e+03um) = (1038 881)
[11/24 00:03:17   114s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Phase 1d route (0:00:00.0 712.6M):
[11/24 00:03:17   114s] Usage: (11.9%H 18.2%V) = (1.063e+03um 1.562e+03um) = (1038 881)
[11/24 00:03:17   114s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 712.6M)

[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Phase 1e route (0:00:00.0 712.6M):
[11/24 00:03:17   114s] Usage: (11.9%H 18.2%V) = (1.063e+03um 1.562e+03um) = (1038 881)
[11/24 00:03:17   114s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Overflow: 0.00% H + 0.00% V (0:00:00.0 712.6M)

[11/24 00:03:17   114s] Usage: (11.9%H 18.2%V) = (1.063e+03um 1.562e+03um) = (1038 881)
[11/24 00:03:17   114s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Congestion distribution:
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Remain	cntH		cntV
[11/24 00:03:17   114s] --------------------------------------
[11/24 00:03:17   114s] --------------------------------------
[11/24 00:03:17   114s]   5:	220	100.00%	220	100.00%
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Global route (cpu=0.0s real=0.0s 712.6M)
[11/24 00:03:17   114s] Initializing multi-corner resistance tables ...
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] *** After '-updateRemainTrks' operation: 
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Usage: (12.7%H 19.4%V) = (1.129e+03um 1.662e+03um) = (1103 937)
[11/24 00:03:17   114s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 727.6M)

[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Congestion distribution:
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Remain	cntH		cntV
[11/24 00:03:17   114s] --------------------------------------
[11/24 00:03:17   114s] --------------------------------------
[11/24 00:03:17   114s]   5:	220	100.00%	220	100.00%
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] *** Completed Phase 1 route (0:00:00.0 727.6M) ***
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Total length: 1.568e+03um, number of vias: 1335
[11/24 00:03:17   114s] M1(H) length: 2.516e+01um, number of vias: 643
[11/24 00:03:17   114s] M2(V) length: 5.363e+02um, number of vias: 544
[11/24 00:03:17   114s] M3(H) length: 7.614e+02um, number of vias: 125
[11/24 00:03:17   114s] M4(V) length: 1.885e+02um, number of vias: 21
[11/24 00:03:17   114s] M5(H) length: 5.280e+01um, number of vias: 2
[11/24 00:03:17   114s] M6(V) length: 3.610e+00um, number of vias: 0
[11/24 00:03:17   114s] M7(H) length: 0.000e+00um, number of vias: 0
[11/24 00:03:17   114s] M8(V) length: 0.000e+00um, number of vias: 0
[11/24 00:03:17   114s] M9(H) length: 0.000e+00um, number of vias: 0
[11/24 00:03:17   114s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 00:03:17   114s] M11(H) length: 0.000e+00um
[11/24 00:03:17   114s] *** Completed Phase 2 route (0:00:00.0 727.6M) ***
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] *** Finished all Phases (cpu=0:00:00.0 mem=727.6M) ***
[11/24 00:03:17   114s] Peak Memory Usage was 727.6M 
[11/24 00:03:17   114s] *** Finished trialRoute (cpu=0:00:00.0 mem=727.6M) ***
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] Core basic site is CoreSite
[11/24 00:03:17   114s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:03:17   114s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] ** np local hotspot detection info verbose **
[11/24 00:03:17   114s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/24 00:03:17   114s] Trial Route Overflow 0.000000(H) 0.000000(V).
[11/24 00:03:17   114s] Start repairing congestion with level 1.
[11/24 00:03:17   114s] Skipped repairing congestion.
[11/24 00:03:17   114s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/24 00:03:17   114s] *** Finishing placeDesign concurrent flow ***
[11/24 00:03:17   114s] **placeDesign ... cpu = 0: 0:13, real = 0: 0:14, mem = 719.6M **
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] *** Summary of all messages that are not suppressed in this session:
[11/24 00:03:17   114s] Severity  ID               Count  Summary                                  
[11/24 00:03:17   114s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[11/24 00:03:17   114s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[11/24 00:03:17   114s] WARNING   ENCSP-9025           2  No scan chain specified/traced.          
[11/24 00:03:17   114s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[11/24 00:03:17   114s] *** Message Summary: 5 warning(s), 0 error(s)
[11/24 00:03:17   114s] 
[11/24 00:03:17   114s] <CMD> panCenter 22.135 15.006
[11/24 00:03:48   117s] <CMD> panCenter 16.011 16.049
[11/24 00:03:49   117s] <CMD> panCenter 7.937 15.382
[11/24 00:03:50   117s] <CMD> windowSelect -0.185 16.497 -0.040 16.388
[11/24 00:03:54   117s] <CMD> panCenter 0.641 17.842
[11/24 00:03:58   118s] <CMD> panCenter 0.357 16.232
[11/24 00:04:00   118s] <CMD> panCenter 0.249 15.263
[11/24 00:04:00   118s] <CMD> panCenter 0.445 14.132
[11/24 00:04:01   118s] <CMD> panCenter 0.681 13.196
[11/24 00:04:02   119s] <CMD> panCenter 0.562 12.676
[11/24 00:04:02   119s] <CMD> panCenter 0.372 11.695
[11/24 00:04:03   119s] <CMD> setDrawView place
[11/24 00:04:09   119s] <CMD> panCenter -7.476 0.850
[11/24 00:04:11   120s] <CMD> panCenter 4.112 3.071
[11/24 00:04:12   120s] <CMD> panCenter 13.318 5.515
[11/24 00:04:13   120s] <CMD> panCenter 12.534 6.002
[11/24 00:04:18   121s] <CMD> panCenter 11.236 11.066
[11/24 00:04:20   121s] <CMD> getFillerMode -quiet
[11/24 00:05:26   125s] <CMD> addFiller -cell FILL8 -prefix FILLER
[11/24 00:06:39   130s] Core basic site is CoreSite
[11/24 00:06:39   130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:06:39   130s] *INFO: Adding fillers to top-module.
[11/24 00:06:39   130s] *INFO:   Added 7 filler insts (cell FILL8 / prefix FILLER).
[11/24 00:06:39   130s] *INFO: Total 7 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[11/24 00:06:39   130s] For 7 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/24 00:06:39   130s] <CMD> panCenter 14.215 7.856
[11/24 00:06:42   130s] <CMD> panCenter 9.366 9.412
[11/24 00:06:43   130s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/24 00:07:10   132s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/24 00:07:10   132s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[11/24 00:07:10   132s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[11/24 00:07:10   132s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[11/24 00:07:10   132s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[11/24 00:07:10   132s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/24 00:07:10   132s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/24 00:07:10   132s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/24 00:07:10   132s] Running Native NanoRoute ...
[11/24 00:07:10   132s] <CMD> routeDesign -globalDetail
[11/24 00:07:10   132s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 639.61 (MB), peak = 759.70 (MB)
[11/24 00:07:10   132s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/24 00:07:10   132s] Core basic site is CoreSite
[11/24 00:07:10   132s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:07:10   132s] Begin checking placement ... (start mem=719.6M, init mem=719.6M)
[11/24 00:07:10   132s] *info: Placed = 189           
[11/24 00:07:10   132s] *info: Unplaced = 0           
[11/24 00:07:10   132s] Placement Density:82.99%(304/366)
[11/24 00:07:10   132s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=719.6M)
[11/24 00:07:10   132s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[11/24 00:07:10   132s] #**INFO: honoring user setting for routeWithSiDriven set to false
[11/24 00:07:10   132s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/24 00:07:10   132s] 
[11/24 00:07:10   132s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/24 00:07:10   132s] *** Changed status on (0) nets in Clock.
[11/24 00:07:10   132s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=719.6M) ***
[11/24 00:07:10   132s] 
[11/24 00:07:10   132s] globalDetailRoute
[11/24 00:07:10   132s] 
[11/24 00:07:10   132s] ### setNanoRouteMode -droutePostRouteWidenWireRule "LEFSpecialRouteSpec"
[11/24 00:07:10   132s] ### setNanoRouteMode -routeWithSiDriven false
[11/24 00:07:10   132s] ### setNanoRouteMode -routeWithTimingDriven true
[11/24 00:07:10   132s] #Start globalDetailRoute on Sat Nov 24 00:07:10 2018
[11/24 00:07:10   132s] #
[11/24 00:07:10   132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 639.70 (MB), peak = 759.70 (MB)
[11/24 00:07:10   132s] #Generating timing graph information, please wait...
[11/24 00:07:10   132s] #189 total nets, 0 already routed, 0 will ignore in trialRoute
[11/24 00:07:10   132s] Initializing multi-corner resistance tables ...
[11/24 00:07:10   132s] #Dump tif for version 2.1
[11/24 00:07:10   132s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[11/24 00:07:10   132s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:07:10   132s] AAE_THRD: End delay calculation. (MEM=737.766 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:07:10   132s] #Write timing file took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 660.64 (MB), peak = 759.70 (MB)
[11/24 00:07:10   132s] #Done generating timing graph information.
[11/24 00:07:10   132s] #WARNING (NRDB-728) PIN CK in CELL_VIEW SRDFFRQX1 does not have antenna diff area.
[11/24 00:07:10   132s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:07:11   133s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:07:11   133s] #Start reading timing information from file .timing_file_25436.tif.gz ...
[11/24 00:07:11   133s] #Read in timing information for 9 ports, 182 instances from timing file .timing_file_25436.tif.gz.
[11/24 00:07:11   133s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 666.03 (MB), peak = 759.70 (MB)
[11/24 00:07:11   133s] #NanoRoute Version v14.13-s019 NR140805-0429/14_13-UB
[11/24 00:07:11   133s] #Start routing data preparation.
[11/24 00:07:11   133s] #Minimum voltage of a net in the design = 0.000.
[11/24 00:07:11   133s] #Maximum voltage of a net in the design = 1.100.
[11/24 00:07:11   133s] #Voltage range [0.000 - 0.000] has 1 net.
[11/24 00:07:11   133s] #Voltage range [1.100 - 1.100] has 1 net.
[11/24 00:07:11   133s] #Voltage range [0.000 - 1.100] has 189 nets.
[11/24 00:07:11   133s] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[11/24 00:07:14   136s] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 00:07:14   136s] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 00:07:14   136s] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 00:07:14   136s] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 00:07:14   136s] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 00:07:14   136s] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 00:07:14   136s] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 00:07:14   136s] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 00:07:14   136s] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[11/24 00:07:14   136s] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[11/24 00:07:14   136s] #Regenerating Ggrids automatically.
[11/24 00:07:14   136s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.200.
[11/24 00:07:14   136s] #Using automatically generated G-grids.
[11/24 00:07:14   136s] #Done routing data preparation.
[11/24 00:07:14   136s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 709.90 (MB), peak = 759.70 (MB)
[11/24 00:07:14   136s] #Merging special wires...
[11/24 00:07:14   136s] #Number of eco nets is 0
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #Start data preparation...
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #Data preparation is done on Sat Nov 24 00:07:14 2018
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #Analyzing routing resource...
[11/24 00:07:14   136s] #Routing resource analysis is done on Sat Nov 24 00:07:14 2018
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #  Resource Analysis:
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/24 00:07:14   136s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/24 00:07:14   136s] #  --------------------------------------------------------------
[11/24 00:07:14   136s] #  Metal 1        H          90           0          42    97.62%
[11/24 00:07:14   136s] #  Metal 2        V         111           0          42     0.00%
[11/24 00:07:14   136s] #  Metal 3        H          90           0          42     0.00%
[11/24 00:07:14   136s] #  Metal 4        V         111           0          42     0.00%
[11/24 00:07:14   136s] #  Metal 5        H          90           0          42     0.00%
[11/24 00:07:14   136s] #  Metal 6        V         111           0          42     0.00%
[11/24 00:07:14   136s] #  Metal 7        H          90           0          42     0.00%
[11/24 00:07:14   136s] #  Metal 8        V         111           0          42     0.00%
[11/24 00:07:14   136s] #  Metal 9        H          90           0          42     0.00%
[11/24 00:07:14   136s] #  Metal 10       V          44           0          42     0.00%
[11/24 00:07:14   136s] #  Metal 11       H          35           0          42     0.00%
[11/24 00:07:14   136s] #  --------------------------------------------------------------
[11/24 00:07:14   136s] #  Total                    973       0.00%  462     8.87%
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 710.10 (MB), peak = 759.70 (MB)
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #start global routing iteration 1...
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #setting timing driven routing constraints ...
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] ### 
[11/24 00:07:14   136s] ### 
[11/24 00:07:14   136s] ### Setting Timing Driven Routing Constraints ...  Sat Nov 24 00:07:14 2018
[11/24 00:07:14   136s] ### ================================================================================
[11/24 00:07:14   136s] ### 
[11/24 00:07:14   136s] ### DESIGN BOUNDARY (0.00 0.00)(22.23 17.10)
[11/24 00:07:14   136s] ### CONGESTION RATIO 0.19
[11/24 00:07:14   136s] ### NET BBOX CONGESTED RATIO 0.00 (0/181)
[11/24 00:07:14   136s] ### NET BBOX ON BLOCK RATIO  0.00 (0/181)
[11/24 00:07:14   136s] ### 
[11/24 00:07:14   136s] ### slack(+97.093, +97.915, +99.338) std_dev(0.517,0.582) base(97.093) 1.5*sigma(97.140,97.042)
[11/24 00:07:14   136s] ### +97.143 (20), +97.193 (4), +97.243 (0), +97.293 (6), +97.343 (5)
[11/24 00:07:14   136s] ### +97.393 (0), +97.493 (16), +97.593 (10), +97.693 (0), +97.893 (13)
[11/24 00:07:14   136s] ### +98.093 (32), +98.593 (61), +99.093 (11), +100.093 (3), +100.093^(0)
[11/24 00:07:14   136s] ### 
[11/24 00:07:14   136s] ### Begin Layer Assign ...
[11/24 00:07:14   136s] ### M1 res 1.227 ohm/um, cap 0.126(0.027) ff/um, delay 0.077 ns per 1000.0 um wire of 0.060 width and 0.190 pitch
[11/24 00:07:14   136s] ### M2 res 0.755 ohm/um, cap 0.116(0.048) ff/um, delay 0.044 ns per 1000.0 um wire of 0.080 width and 0.200 pitch
[11/24 00:07:14   136s] ### M3 res 0.755 ohm/um, cap 0.126(0.053) ff/um, delay 0.048 ns per 1000.0 um wire of 0.080 width and 0.190 pitch
[11/24 00:07:14   136s] ### M4 res 0.755 ohm/um, cap 0.118(0.049) ff/um, delay 0.044 ns per 1000.0 um wire of 0.080 width and 0.200 pitch
[11/24 00:07:14   136s] ### M5 res 0.755 ohm/um, cap 0.127(0.052) ff/um, delay 0.048 ns per 1000.0 um wire of 0.080 width and 0.190 pitch
[11/24 00:07:14   136s] ### M6 res 0.755 ohm/um, cap 0.118(0.050) ff/um, delay 0.045 ns per 1000.0 um wire of 0.080 width and 0.200 pitch
[11/24 00:07:14   136s] ### M7 res 0.755 ohm/um, cap 0.129(0.053) ff/um, delay 0.049 ns per 1000.0 um wire of 0.080 width and 0.190 pitch
[11/24 00:07:14   136s] ### M8 res 0.267 ohm/um, cap 0.121(0.049) ff/um, delay 0.016 ns per 1000.0 um wire of 0.080 width and 0.200 pitch
[11/24 00:07:14   136s] ### M9 res 0.267 ohm/um, cap 0.795(0.236) ff/um, delay 0.106 ns per 1000.0 um wire of 0.080 width and 0.190 pitch
[11/24 00:07:14   136s] ### M10 res 0.097 ohm/um, cap 0.388(0.140) ff/um, delay 0.019 ns per 1000.0 um wire of 0.220 width and 0.500 pitch
[11/24 00:07:14   136s] ### M11 res 0.095 ohm/um, cap 0.543(0.175) ff/um, delay 0.026 ns per 1000.0 um wire of 0.220 width and 0.475 pitch
[11/24 00:07:14   136s] ### 
[11/24 00:07:14   136s] ### Total GCell 42
[11/24 00:07:14   136s] ### M1 Blocked(97.6%) Congested(100.0%) Overflow(97.6%)
[11/24 00:07:14   136s] ### M2 Blocked(0.0%) Congested(100.9%) Overflow(45.2%)
[11/24 00:07:14   136s] ### M3 Blocked(0.0%) Congested(80.2%) Overflow(21.4%)
[11/24 00:07:14   136s] ### M4 Blocked(0.0%) Congested(2.1%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M5 Blocked(0.0%) Congested(2.5%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M6 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M7 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M8 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M9 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M10 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M11 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### prefer layer 10
[11/24 00:07:14   136s] ### MIN LEN thresholds: tlen 228.82, max seg 114.41, ave seg 57.21, via factor 6.86
[11/24 00:07:14   136s] ### 
[11/24 00:07:14   136s] ### Total GCell 42
[11/24 00:07:14   136s] ### M1 Blocked(97.6%) Congested(0.0%) Overflow(97.6%)
[11/24 00:07:14   136s] ### M2 Blocked(0.0%) Congested(0.0%) Overflow(45.2%)
[11/24 00:07:14   136s] ### M3 Blocked(0.0%) Congested(0.0%) Overflow(21.4%)
[11/24 00:07:14   136s] ### M4 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M5 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M6 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M7 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M8 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M9 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M10 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M11 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### total_net(191) select(0) bad(0) tieup(0) special(0) dangling(2) dont_route(0)
[11/24 00:07:14   136s] ### hi_fanout(0) already_constr(0) has_ndr(0) short_net(181) pos_slack(0) non_timing(8)
[11/24 00:07:14   136s] ### min_gain(0) no_driver(0) no_receiver(0) no_timing_arc(0) no_delay(0)
[11/24 00:07:14   136s] ### restricted(0) over_margin(0) via_cost(0) layer_dir(0) clock_net(0)
[11/24 00:07:14   136s] ### over_max(0) force_assign(0) over_rcon(0) over_vcon(0) over_peak(0)
[11/24 00:07:14   136s] ### prefer layer 8
[11/24 00:07:14   136s] ### MIN LEN thresholds: tlen 616.60, max seg 308.30, ave seg 154.15, via factor 18.50
[11/24 00:07:14   136s] ### 
[11/24 00:07:14   136s] ### Total GCell 42
[11/24 00:07:14   136s] ### M1 Blocked(97.6%) Congested(0.0%) Overflow(97.6%)
[11/24 00:07:14   136s] ### M2 Blocked(0.0%) Congested(0.0%) Overflow(45.2%)
[11/24 00:07:14   136s] ### M3 Blocked(0.0%) Congested(0.0%) Overflow(21.4%)
[11/24 00:07:14   136s] ### M4 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M5 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M6 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M7 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M8 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M9 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M10 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### M11 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 00:07:14   136s] ### total_net(191) select(0) bad(0) tieup(0) special(0) dangling(2) dont_route(0)
[11/24 00:07:14   136s] ### hi_fanout(0) already_constr(0) has_ndr(0) short_net(181) pos_slack(0) non_timing(8)
[11/24 00:07:14   136s] ### min_gain(0) no_driver(0) no_receiver(0) no_timing_arc(0) no_delay(0)
[11/24 00:07:14   136s] ### restricted(0) over_margin(0) via_cost(0) layer_dir(0) clock_net(0)
[11/24 00:07:14   136s] ### over_max(0) force_assign(0) over_rcon(0) over_vcon(0) over_peak(0)
[11/24 00:07:14   136s] ### 
[11/24 00:07:14   136s] ### Begin Expansion Ratio ...
[11/24 00:07:14   136s] ### total_net(191) select(0) bad(0) tieup(0) special(0) dangling (2) dont_route(0)
[11/24 00:07:14   136s] ### hi_fanout(0) already_constr(0) has_ndr(0) short_net(52) pos_slack(137)
[11/24 00:07:14   136s] ### no driver(0) io_net(0) no expansion(0)
[11/24 00:07:14   136s] ### 1.2(0) 1.5(0) 2.0(0) 2.5(0)
[11/24 00:07:14   136s] ### 3.0(0) 3.5(0) 4.0(0) 4.5(0)
[11/24 00:07:14   136s] ### 5.0(0) 5.5(0) 6.0(0) 6.5(0)
[11/24 00:07:14   136s] ### 7.0(0) 7.5(0) 8.0(0) 9.0(0)
[11/24 00:07:14   136s] ### 10(0)  11(0)  12(0)  13(0)
[11/24 00:07:14   136s] ### 14(0)  15(0)  16(0)  17(0)
[11/24 00:07:14   136s] ### 18(0)  19(0)  20(0)  max(0.00)
[11/24 00:07:14   136s] ### 
[11/24 00:07:14   136s] ### Begin Extra Spacing ...
[11/24 00:07:14   136s] ### select (+97.093 : +97.093)
[11/24 00:07:14   136s] ### total_net(191) select(0) bad(0) tieup(0) special(0) dont_route(2)
[11/24 00:07:14   136s] ### hi_fanout(0) already_constr(0) has_ndr(0) short_net(121) no_timing(0) pos_slack(68)
[11/24 00:07:14   136s] ### 
[11/24 00:07:14   136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 710.56 (MB), peak = 759.70 (MB)
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #start global routing iteration 2...
[11/24 00:07:14   136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 710.59 (MB), peak = 759.70 (MB)
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #start global routing iteration 3...
[11/24 00:07:14   136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 710.62 (MB), peak = 759.70 (MB)
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[11/24 00:07:14   136s] #Total number of routable nets = 189.
[11/24 00:07:14   136s] #Total number of nets in the design = 191.
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #189 routable nets have only global wires.
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #Routed nets constraints summary:
[11/24 00:07:14   136s] #-----------------------------
[11/24 00:07:14   136s] #        Rules   Unconstrained  
[11/24 00:07:14   136s] #-----------------------------
[11/24 00:07:14   136s] #      Default             189  
[11/24 00:07:14   136s] #-----------------------------
[11/24 00:07:14   136s] #        Total             189  
[11/24 00:07:14   136s] #-----------------------------
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #Routing constraints summary of the whole design:
[11/24 00:07:14   136s] #-----------------------------
[11/24 00:07:14   136s] #        Rules   Unconstrained  
[11/24 00:07:14   136s] #-----------------------------
[11/24 00:07:14   136s] #      Default             189  
[11/24 00:07:14   136s] #-----------------------------
[11/24 00:07:14   136s] #        Total             189  
[11/24 00:07:14   136s] #-----------------------------
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #                 OverCon       OverCon       OverCon       OverCon          
[11/24 00:07:14   136s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/24 00:07:14   136s] #     Layer           (1)           (2)           (3)           (4)   OverCon
[11/24 00:07:14   136s] #  --------------------------------------------------------------------------
[11/24 00:07:14   136s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:07:14   136s] #   Metal 2      6(14.3%)      3(7.14%)      1(2.38%)      2(4.76%)   (28.6%)
[11/24 00:07:14   136s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:07:14   136s] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:07:14   136s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:07:14   136s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:07:14   136s] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:07:14   136s] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:07:14   136s] #   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:07:14   136s] #  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:07:14   136s] #  Metal 11      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:07:14   136s] #  --------------------------------------------------------------------------
[11/24 00:07:14   136s] #     Total      6(1.35%)      3(0.67%)      1(0.22%)      2(0.45%)   (2.70%)
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #Complete Global Routing.
[11/24 00:07:14   136s] #Total wire length = 1393 um.
[11/24 00:07:14   136s] #Total half perimeter of net bounding box = 1494 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal2 = 267 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal3 = 494 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal4 = 286 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal5 = 346 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:07:14   136s] #Total number of vias = 1195
[11/24 00:07:14   136s] #Up-Via Summary (total 1195):
[11/24 00:07:14   136s] #           
[11/24 00:07:14   136s] #-----------------------
[11/24 00:07:14   136s] #  Metal 1          604
[11/24 00:07:14   136s] #  Metal 2          340
[11/24 00:07:14   136s] #  Metal 3          154
[11/24 00:07:14   136s] #  Metal 4           97
[11/24 00:07:14   136s] #-----------------------
[11/24 00:07:14   136s] #                  1195 
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #Max overcon = 4 tracks.
[11/24 00:07:14   136s] #Total overcon = 2.70%.
[11/24 00:07:14   136s] #Worst layer Gcell overcon rate = 0.00%.
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #Start data preparation for track assignment...
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #Data preparation is done on Sat Nov 24 00:07:14 2018
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 710.66 (MB), peak = 759.70 (MB)
[11/24 00:07:14   136s] #Start Track Assignment.
[11/24 00:07:14   136s] #Done with 40 horizontal wires in 1 hboxes and 14 vertical wires in 1 hboxes.
[11/24 00:07:14   136s] #Done with 13 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
[11/24 00:07:14   136s] #Complete Track Assignment.
[11/24 00:07:14   136s] #Total wire length = 1294 um.
[11/24 00:07:14   136s] #Total half perimeter of net bounding box = 1494 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal2 = 252 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal3 = 457 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal4 = 247 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal5 = 338 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:07:14   136s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:07:14   136s] #Total number of vias = 1195
[11/24 00:07:14   136s] #Up-Via Summary (total 1195):
[11/24 00:07:14   136s] #           
[11/24 00:07:14   136s] #-----------------------
[11/24 00:07:14   136s] #  Metal 1          604
[11/24 00:07:14   136s] #  Metal 2          340
[11/24 00:07:14   136s] #  Metal 3          154
[11/24 00:07:14   136s] #  Metal 4           97
[11/24 00:07:14   136s] #-----------------------
[11/24 00:07:14   136s] #                  1195 
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 677.78 (MB), peak = 759.70 (MB)
[11/24 00:07:14   136s] #
[11/24 00:07:14   136s] #Cpu time = 00:00:03
[11/24 00:07:14   136s] #Elapsed time = 00:00:03
[11/24 00:07:14   136s] #Increased memory = 11.74 (MB)
[11/24 00:07:14   136s] #Total memory = 677.78 (MB)
[11/24 00:07:14   136s] #Peak memory = 759.70 (MB)
[11/24 00:07:14   136s] #
[11/24 00:07:15   136s] #Start Detail Routing..
[11/24 00:07:15   136s] #start initial detail routing ...
[11/24 00:07:15   136s] #    number of violations = 3
[11/24 00:07:15   137s] #
[11/24 00:07:15   137s] #    By Layer and Type :
[11/24 00:07:15   137s] #	         MetSpc   EOLSpc   Totals
[11/24 00:07:15   137s] #	Metal1        0        2        2
[11/24 00:07:15   137s] #	Metal2        1        0        1
[11/24 00:07:15   137s] #	Totals        1        2        3
[11/24 00:07:15   137s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 717.64 (MB), peak = 759.70 (MB)
[11/24 00:07:15   137s] #start 1st optimization iteration ...
[11/24 00:07:15   137s] #    number of violations = 2
[11/24 00:07:15   137s] #
[11/24 00:07:15   137s] #    By Layer and Type :
[11/24 00:07:15   137s] #	         MetSpc    Short   Totals
[11/24 00:07:15   137s] #	Metal1        0        0        0
[11/24 00:07:15   137s] #	Metal2        1        1        2
[11/24 00:07:15   137s] #	Totals        1        1        2
[11/24 00:07:15   137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 722.70 (MB), peak = 759.70 (MB)
[11/24 00:07:15   137s] #start 2nd optimization iteration ...
[11/24 00:07:15   137s] #    number of violations = 1
[11/24 00:07:16   137s] #
[11/24 00:07:16   137s] #    By Layer and Type :
[11/24 00:07:16   137s] #	         MetSpc   Totals
[11/24 00:07:16   137s] #	Metal1        0        0
[11/24 00:07:16   137s] #	Metal2        1        1
[11/24 00:07:16   137s] #	Totals        1        1
[11/24 00:07:16   137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 722.77 (MB), peak = 759.70 (MB)
[11/24 00:07:16   137s] #start 3rd optimization iteration ...
[11/24 00:07:16   137s] #    number of violations = 1
[11/24 00:07:16   137s] #
[11/24 00:07:16   137s] #    By Layer and Type :
[11/24 00:07:16   137s] #	          Short   Totals
[11/24 00:07:16   137s] #	Metal1        1        1
[11/24 00:07:16   137s] #	Totals        1        1
[11/24 00:07:16   137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 722.77 (MB), peak = 759.70 (MB)
[11/24 00:07:16   137s] #start 4th optimization iteration ...
[11/24 00:07:16   137s] #    number of violations = 1
[11/24 00:07:16   138s] #
[11/24 00:07:16   138s] #    By Layer and Type :
[11/24 00:07:16   138s] #	         MetSpc   Totals
[11/24 00:07:16   138s] #	Metal1        0        0
[11/24 00:07:16   138s] #	Metal2        1        1
[11/24 00:07:16   138s] #	Totals        1        1
[11/24 00:07:16   138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 722.77 (MB), peak = 759.70 (MB)
[11/24 00:07:16   138s] #start 5th optimization iteration ...
[11/24 00:07:16   138s] #    number of violations = 1
[11/24 00:07:16   138s] #
[11/24 00:07:16   138s] #    By Layer and Type :
[11/24 00:07:16   138s] #	          Short   Totals
[11/24 00:07:16   138s] #	Metal1        1        1
[11/24 00:07:16   138s] #	Totals        1        1
[11/24 00:07:16   138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 722.77 (MB), peak = 759.70 (MB)
[11/24 00:07:16   138s] #start 6th optimization iteration ...
[11/24 00:07:16   138s] #    number of violations = 1
[11/24 00:07:16   138s] #
[11/24 00:07:16   138s] #    By Layer and Type :
[11/24 00:07:16   138s] #	         MetSpc   Totals
[11/24 00:07:16   138s] #	Metal1        0        0
[11/24 00:07:16   138s] #	Metal2        1        1
[11/24 00:07:16   138s] #	Totals        1        1
[11/24 00:07:16   138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 736.41 (MB), peak = 759.70 (MB)
[11/24 00:07:16   138s] #start 7th optimization iteration ...
[11/24 00:07:16   138s] #    number of violations = 1
[11/24 00:07:16   138s] #
[11/24 00:07:16   138s] #    By Layer and Type :
[11/24 00:07:16   138s] #	          Short   Totals
[11/24 00:07:16   138s] #	Metal1        0        0
[11/24 00:07:16   138s] #	Metal2        1        1
[11/24 00:07:16   138s] #	Totals        1        1
[11/24 00:07:16   138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.05 (MB), peak = 759.70 (MB)
[11/24 00:07:16   138s] #start 8th optimization iteration ...
[11/24 00:07:16   138s] #    number of violations = 1
[11/24 00:07:16   138s] #
[11/24 00:07:16   138s] #    By Layer and Type :
[11/24 00:07:16   138s] #	          Short   Totals
[11/24 00:07:16   138s] #	Metal1        1        1
[11/24 00:07:16   138s] #	Totals        1        1
[11/24 00:07:16   138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.07 (MB), peak = 759.70 (MB)
[11/24 00:07:16   138s] #start 9th optimization iteration ...
[11/24 00:07:16   138s] #    number of violations = 1
[11/24 00:07:16   138s] #
[11/24 00:07:16   138s] #    By Layer and Type :
[11/24 00:07:16   138s] #	         MetSpc   Totals
[11/24 00:07:16   138s] #	Metal1        0        0
[11/24 00:07:16   138s] #	Metal2        1        1
[11/24 00:07:16   138s] #	Totals        1        1
[11/24 00:07:16   138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 745.50 (MB), peak = 759.70 (MB)
[11/24 00:07:16   138s] #start 10th optimization iteration ...
[11/24 00:07:16   138s] #    number of violations = 1
[11/24 00:07:16   138s] #
[11/24 00:07:16   138s] #    By Layer and Type :
[11/24 00:07:16   138s] #	          Short   Totals
[11/24 00:07:16   138s] #	Metal1        1        1
[11/24 00:07:16   138s] #	Totals        1        1
[11/24 00:07:16   138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 745.50 (MB), peak = 759.70 (MB)
[11/24 00:07:16   138s] #start 11th optimization iteration ...
[11/24 00:07:16   138s] #    number of violations = 1
[11/24 00:07:17   138s] #
[11/24 00:07:17   138s] #    By Layer and Type :
[11/24 00:07:17   138s] #	          Short   Totals
[11/24 00:07:17   138s] #	Metal1        0        0
[11/24 00:07:17   138s] #	Metal2        1        1
[11/24 00:07:17   138s] #	Totals        1        1
[11/24 00:07:17   138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 777.42 (MB), peak = 777.42 (MB)
[11/24 00:07:17   138s] #start 12th optimization iteration ...
[11/24 00:07:17   138s] #    number of violations = 1
[11/24 00:07:17   139s] #
[11/24 00:07:17   139s] #    By Layer and Type :
[11/24 00:07:17   139s] #	         MetSpc   Totals
[11/24 00:07:17   139s] #	Metal1        0        0
[11/24 00:07:17   139s] #	Metal2        1        1
[11/24 00:07:17   139s] #	Totals        1        1
[11/24 00:07:17   139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 779.32 (MB), peak = 779.32 (MB)
[11/24 00:07:17   139s] #start 13th optimization iteration ...
[11/24 00:07:17   139s] #    number of violations = 1
[11/24 00:07:17   139s] #
[11/24 00:07:17   139s] #    By Layer and Type :
[11/24 00:07:17   139s] #	         MetSpc   Totals
[11/24 00:07:17   139s] #	Metal1        0        0
[11/24 00:07:17   139s] #	Metal2        1        1
[11/24 00:07:17   139s] #	Totals        1        1
[11/24 00:07:17   139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 781.21 (MB), peak = 781.22 (MB)
[11/24 00:07:17   139s] #start 14th optimization iteration ...
[11/24 00:07:17   139s] #    number of violations = 1
[11/24 00:07:17   139s] #
[11/24 00:07:17   139s] #    By Layer and Type :
[11/24 00:07:17   139s] #	         MetSpc   Totals
[11/24 00:07:17   139s] #	Metal1        0        0
[11/24 00:07:17   139s] #	Metal2        1        1
[11/24 00:07:17   139s] #	Totals        1        1
[11/24 00:07:17   139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 781.21 (MB), peak = 781.22 (MB)
[11/24 00:07:17   139s] #start 15th optimization iteration ...
[11/24 00:07:17   139s] #    number of violations = 0
[11/24 00:07:17   139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 783.17 (MB), peak = 783.18 (MB)
[11/24 00:07:17   139s] #Complete Detail Routing.
[11/24 00:07:17   139s] #Total wire length = 1452 um.
[11/24 00:07:17   139s] #Total half perimeter of net bounding box = 1494 um.
[11/24 00:07:17   139s] #Total wire length on LAYER Metal1 = 27 um.
[11/24 00:07:17   139s] #Total wire length on LAYER Metal2 = 521 um.
[11/24 00:07:17   139s] #Total wire length on LAYER Metal3 = 782 um.
[11/24 00:07:17   139s] #Total wire length on LAYER Metal4 = 97 um.
[11/24 00:07:17   139s] #Total wire length on LAYER Metal5 = 25 um.
[11/24 00:07:17   139s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:07:17   139s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:07:17   139s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:07:17   139s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:07:17   139s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:07:17   139s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:07:17   139s] #Total number of vias = 1297
[11/24 00:07:17   139s] #Up-Via Summary (total 1297):
[11/24 00:07:17   139s] #           
[11/24 00:07:17   139s] #-----------------------
[11/24 00:07:17   139s] #  Metal 1          637
[11/24 00:07:17   139s] #  Metal 2          580
[11/24 00:07:17   139s] #  Metal 3           72
[11/24 00:07:17   139s] #  Metal 4            8
[11/24 00:07:17   139s] #-----------------------
[11/24 00:07:17   139s] #                  1297 
[11/24 00:07:17   139s] #
[11/24 00:07:17   139s] #Total number of DRC violations = 0
[11/24 00:07:17   139s] #Cpu time = 00:00:03
[11/24 00:07:17   139s] #Elapsed time = 00:00:03
[11/24 00:07:17   139s] #Increased memory = 105.39 (MB)
[11/24 00:07:17   139s] #Total memory = 783.18 (MB)
[11/24 00:07:17   139s] #Peak memory = 783.18 (MB)
[11/24 00:07:17   139s] #
[11/24 00:07:17   139s] #start routing for process antenna violation fix ...
[11/24 00:07:17   139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.30 (MB), peak = 783.20 (MB)
[11/24 00:07:18   140s] #
[11/24 00:07:18   140s] #Total wire length = 1452 um.
[11/24 00:07:18   140s] #Total half perimeter of net bounding box = 1494 um.
[11/24 00:07:18   140s] #Total wire length on LAYER Metal1 = 27 um.
[11/24 00:07:18   140s] #Total wire length on LAYER Metal2 = 521 um.
[11/24 00:07:18   140s] #Total wire length on LAYER Metal3 = 782 um.
[11/24 00:07:18   140s] #Total wire length on LAYER Metal4 = 97 um.
[11/24 00:07:18   140s] #Total wire length on LAYER Metal5 = 25 um.
[11/24 00:07:18   140s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:07:18   140s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:07:18   140s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:07:18   140s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:07:18   140s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:07:18   140s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:07:18   140s] #Total number of vias = 1297
[11/24 00:07:18   140s] #Up-Via Summary (total 1297):
[11/24 00:07:18   140s] #           
[11/24 00:07:18   140s] #-----------------------
[11/24 00:07:18   140s] #  Metal 1          637
[11/24 00:07:18   140s] #  Metal 2          580
[11/24 00:07:18   140s] #  Metal 3           72
[11/24 00:07:18   140s] #  Metal 4            8
[11/24 00:07:18   140s] #-----------------------
[11/24 00:07:18   140s] #                  1297 
[11/24 00:07:18   140s] #
[11/24 00:07:18   140s] #Total number of DRC violations = 0
[11/24 00:07:18   140s] #Total number of net violated process antenna rule = 0
[11/24 00:07:18   140s] #
[11/24 00:07:18   140s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:07:18   140s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:07:18   140s] #
[11/24 00:07:19   140s] #Start Post Route wire spreading..
[11/24 00:07:19   140s] #
[11/24 00:07:19   140s] #Start data preparation for wire spreading...
[11/24 00:07:19   140s] #
[11/24 00:07:19   140s] #Data preparation is done on Sat Nov 24 00:07:19 2018
[11/24 00:07:19   140s] #
[11/24 00:07:19   140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.32 (MB), peak = 783.20 (MB)
[11/24 00:07:19   140s] #
[11/24 00:07:19   140s] #Spread distance (# of tracks): min = 0.500000; max = 2.000000
[11/24 00:07:19   140s] #
[11/24 00:07:19   140s] #Start Post Route Wire Spread.
[11/24 00:07:19   140s] #Done with 47 horizontal wires in 1 hboxes and 10 vertical wires in 1 hboxes.
[11/24 00:07:19   140s] #Complete Post Route Wire Spread.
[11/24 00:07:19   140s] #
[11/24 00:07:19   140s] #Total wire length = 1470 um.
[11/24 00:07:19   140s] #Total half perimeter of net bounding box = 1494 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal1 = 27 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal2 = 522 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal3 = 795 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal4 = 100 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal5 = 26 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:07:19   140s] #Total number of vias = 1297
[11/24 00:07:19   140s] #Up-Via Summary (total 1297):
[11/24 00:07:19   140s] #           
[11/24 00:07:19   140s] #-----------------------
[11/24 00:07:19   140s] #  Metal 1          637
[11/24 00:07:19   140s] #  Metal 2          580
[11/24 00:07:19   140s] #  Metal 3           72
[11/24 00:07:19   140s] #  Metal 4            8
[11/24 00:07:19   140s] #-----------------------
[11/24 00:07:19   140s] #                  1297 
[11/24 00:07:19   140s] #
[11/24 00:07:19   140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.38 (MB), peak = 783.20 (MB)
[11/24 00:07:19   140s] #
[11/24 00:07:19   140s] #Post Route wire spread is done.
[11/24 00:07:19   140s] #Total wire length = 1470 um.
[11/24 00:07:19   140s] #Total half perimeter of net bounding box = 1494 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal1 = 27 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal2 = 522 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal3 = 795 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal4 = 100 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal5 = 26 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:07:19   140s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:07:19   140s] #Total number of vias = 1297
[11/24 00:07:19   140s] #Up-Via Summary (total 1297):
[11/24 00:07:19   140s] #           
[11/24 00:07:19   140s] #-----------------------
[11/24 00:07:19   140s] #  Metal 1          637
[11/24 00:07:19   140s] #  Metal 2          580
[11/24 00:07:19   140s] #  Metal 3           72
[11/24 00:07:19   140s] #  Metal 4            8
[11/24 00:07:19   140s] #-----------------------
[11/24 00:07:19   140s] #                  1297 
[11/24 00:07:19   140s] #
[11/24 00:07:19   140s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:07:19   140s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:07:19   140s] #
[11/24 00:07:19   141s] #Start DRC checking..
[11/24 00:07:19   141s] #    number of violations = 0
[11/24 00:07:19   141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.86 (MB), peak = 783.20 (MB)
[11/24 00:07:19   141s] #    number of violations = 0
[11/24 00:07:19   141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.86 (MB), peak = 783.20 (MB)
[11/24 00:07:19   141s] #CELL_VIEW P2Blender,init has no DRC violation.
[11/24 00:07:19   141s] #Total number of DRC violations = 0
[11/24 00:07:19   141s] #Total number of net violated process antenna rule = 0
[11/24 00:07:19   141s] #detailRoute Statistics:
[11/24 00:07:19   141s] #Cpu time = 00:00:05
[11/24 00:07:19   141s] #Elapsed time = 00:00:05
[11/24 00:07:19   141s] #Increased memory = 36.08 (MB)
[11/24 00:07:19   141s] #Total memory = 713.86 (MB)
[11/24 00:07:19   141s] #Peak memory = 783.20 (MB)
[11/24 00:07:19   141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.86 (MB), peak = 783.20 (MB)
[11/24 00:07:19   141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.95 (MB), peak = 783.20 (MB)
[11/24 00:07:19   141s] #
[11/24 00:07:19   141s] #globalDetailRoute statistics:
[11/24 00:07:19   141s] #Cpu time = 00:00:09
[11/24 00:07:19   141s] #Elapsed time = 00:00:09
[11/24 00:07:19   141s] #Increased memory = 74.27 (MB)
[11/24 00:07:19   141s] #Total memory = 713.95 (MB)
[11/24 00:07:19   141s] #Peak memory = 783.20 (MB)
[11/24 00:07:19   141s] #Number of warnings = 7
[11/24 00:07:19   141s] #Total number of warnings = 9
[11/24 00:07:19   141s] #Number of fails = 0
[11/24 00:07:19   141s] #Total number of fails = 0
[11/24 00:07:19   141s] #Complete globalDetailRoute on Sat Nov 24 00:07:19 2018
[11/24 00:07:19   141s] #
[11/24 00:07:19   141s] #routeDesign: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 713.95 (MB), peak = 783.20 (MB)
[11/24 00:07:19   141s] 
[11/24 00:07:19   141s] *** Summary of all messages that are not suppressed in this session:
[11/24 00:07:19   141s] Severity  ID               Count  Summary                                  
[11/24 00:07:19   141s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[11/24 00:07:19   141s] *** Message Summary: 1 warning(s), 0 error(s)
[11/24 00:07:19   141s] 
[11/24 00:07:19   141s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[11/24 00:08:43   145s] <CMD> verifyGeometry
[11/24 00:08:43   145s]  *** Starting Verify Geometry (MEM: 760.0) ***
[11/24 00:08:43   145s] 
[11/24 00:08:43   145s]   VERIFY GEOMETRY ...... Starting Verification
[11/24 00:08:43   145s]   VERIFY GEOMETRY ...... Initializing
[11/24 00:08:43   145s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/24 00:08:43   145s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/24 00:08:43   145s]                   ...... bin size: 960
[11/24 00:08:43   145s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[11/24 00:08:43   145s] **WARN: (ENCVFG-47):	The PG pin has not been assigned to any PG net. please call globalNetConnect to assign the PG pin to net and rerun the command.
[11/24 00:08:43   145s] 
[11/24 00:08:43   145s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/24 00:08:43   145s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/24 00:08:43   145s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/24 00:08:43   145s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/24 00:08:43   145s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[11/24 00:08:43   145s] VG: elapsed time: 0.00
[11/24 00:08:43   145s] Begin Summary ...
[11/24 00:08:43   145s]   Cells       : 0
[11/24 00:08:43   145s]   SameNet     : 0
[11/24 00:08:43   145s]   Wiring      : 0
[11/24 00:08:43   145s]   Antenna     : 0
[11/24 00:08:43   145s]   Short       : 0
[11/24 00:08:43   145s]   Overlap     : 0
[11/24 00:08:43   145s] End Summary
[11/24 00:08:43   145s] 
[11/24 00:08:43   145s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/24 00:08:43   145s] 
[11/24 00:08:43   145s] **********End: VERIFY GEOMETRY**********
[11/24 00:08:43   145s]  *** verify geometry (CPU: 0:00:00.2  MEM: 157.4M)
[11/24 00:08:43   145s] 
[11/24 00:08:43   145s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[11/24 00:08:43   145s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/24 00:10:05   149s] VERIFY_CONNECTIVITY use new engine.
[11/24 00:10:05   149s] 
[11/24 00:10:05   149s] ******** Start: VERIFY CONNECTIVITY ********
[11/24 00:10:05   149s] Start Time: Sat Nov 24 00:10:05 2018
[11/24 00:10:05   149s] 
[11/24 00:10:05   149s] Design Name: P2Blender
[11/24 00:10:05   149s] Database Units: 1000
[11/24 00:10:05   149s] Design Boundary: (0.0000, 0.0000) (22.2300, 17.1000)
[11/24 00:10:05   149s] Error Limit = 1000; Warning Limit = 50
[11/24 00:10:05   149s] Check all nets
[11/24 00:10:05   149s] Net VDD: dangling Wire.
[11/24 00:10:05   149s] Net VSS: dangling Wire.
[11/24 00:10:05   149s] 
[11/24 00:10:05   149s] Begin Summary 
[11/24 00:10:05   149s]     18 Problem(s) (ENCVFC-94): The net has dangling wire(s).
[11/24 00:10:05   149s]     18 total info(s) created.
[11/24 00:10:05   149s] End Summary
[11/24 00:10:05   149s] 
[11/24 00:10:05   149s] End Time: Sat Nov 24 00:10:05 2018
[11/24 00:10:05   149s] Time Elapsed: 0:00:00.0
[11/24 00:10:05   149s] 
[11/24 00:10:05   149s] ******** End: VERIFY CONNECTIVITY ********
[11/24 00:10:05   149s]   Verification Complete : 18 Viols.  0 Wrngs.
[11/24 00:10:05   149s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/24 00:10:05   149s] 
[11/24 00:10:05   149s] <CMD> panCenter 3.967 8.723
[11/24 00:12:41   156s] <CMD> panCenter 3.642 8.530
[11/24 00:12:42   157s] <CMD> panCenter 2.614 8.385
[11/24 00:12:43   157s] <CMD> panCenter 0.835 8.598
[11/24 00:12:43   157s] <CMD> panCenter -1.614 8.845
[11/24 00:12:44   157s] <CMD> panCenter 1.322 8.882
[11/24 00:12:45   157s] <CMD> panCenter 4.251 8.919
[11/24 00:12:46   157s] <CMD> setLayerPreference violation -isVisible 1
[11/24 00:15:09   164s] <CMD> violationBrowser -all -no_display_false
[11/24 00:15:09   164s] <CMD> zoomBox 0.03 16.6 1.03 17.6
[11/24 00:15:13   164s] <CMD> zoomBox 0.03 16.6 1.03 17.6
[11/24 00:15:13   164s] <CMD> zoomBox 0.03 16.6 1.03 17.6
[11/24 00:15:53   167s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:16:02   168s] <CMD> zoomBox 21.7 -0.5 22.7 0.5
[11/24 00:16:08   168s] <CMD> zoomBox 21.7 -0.5 22.7 0.5
[11/24 00:16:09   168s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:16:10   168s] <CMD> zoomBox 0.03 -0.5 1.03 0.5
[11/24 00:16:27   170s] <CMD> zoomBox 0.03 -0.5 1.03 0.5
[11/24 00:16:28   170s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:16:37   170s] <CMD> setLayerPreference allM2 -isVisible 0
[11/24 00:16:41   171s] <CMD> setLayerPreference allM2 -isVisible 1
[11/24 00:16:42   171s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:16:43   171s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:16:44   171s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:16:45   171s] <CMD> zoomBox 21.7 2.92 22.7 3.92
[11/24 00:17:04   172s] <CMD> zoomBox 21.7 2.92 22.7 3.92
[11/24 00:17:04   172s] <CMD> panCenter 22.259 2.969
[11/24 00:17:11   172s] <CMD> panCenter 22.117 1.764
[11/24 00:17:12   173s] <CMD> panCenter 22.198 0.670
[11/24 00:17:12   173s] <CMD> panCenter 22.183 -0.028
[11/24 00:17:13   173s] <CMD> violationBrowser -all -no_display_false
[11/24 00:17:31   174s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 0.22 -spacing {bottom 0.2 top 0.3 right 0.2 left 0.2} -offset 0.6
[11/24 00:18:25   177s] 
[11/24 00:18:25   177s] **WARN: (ENCPP-193):	The currently specified bottom spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.0450. If violation happens, increase the spacing to around 0.2621. The recommended spacing is the square root of min enclosure area.
[11/24 00:18:25   177s] **WARN: (ENCPP-193):	The currently specified left spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:18:25   177s] **WARN: (ENCPP-193):	The currently specified right spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:18:25   177s] **WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[11/24 00:18:25   177s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 917.3M) ***
[11/24 00:18:25   177s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 0.22 -spacing {bottom 0.2 top 0.3 right 0.2 left 0.2} -offset 0.6
[11/24 00:18:28   177s] 
[11/24 00:18:28   177s] **WARN: (ENCPP-193):	The currently specified bottom spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.0450. If violation happens, increase the spacing to around 0.2621. The recommended spacing is the square root of min enclosure area.
[11/24 00:18:28   177s] **WARN: (ENCPP-193):	The currently specified left spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:18:28   177s] **WARN: (ENCPP-193):	The currently specified right spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:18:28   177s] **WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[11/24 00:18:28   177s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 917.3M) ***
[11/24 00:18:28   177s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.44 -padcore_ring_bottom_layer_limit Metal1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -padcore_ring_top_layer_limit Metal3 -spacing 0.2 -xleft_offset 2 -xright_offset 3 -merge_stripes_value 0.6 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -width 0.22 -nets {VDD VSS} -stacked_via_bottom_layer Metal1
[11/24 00:21:27   187s] 
[11/24 00:21:27   187s] **WARN: (ENCPP-193):	The currently specified  spacing 0.2000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:21:27   187s] Starting stripe generation ...
[11/24 00:21:27   187s] Non-Default setAddStripeOption Settings :
[11/24 00:21:27   187s]   NONE
[11/24 00:21:27   187s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:21:27   187s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:21:27   187s] **WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 2.11 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[11/24 00:21:27   187s] Stripe generation is complete; vias are now being generated.
[11/24 00:21:27   187s] The power planner created 2 wires.
[11/24 00:21:27   187s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 917.3M) ***
[11/24 00:21:27   187s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.44 -padcore_ring_bottom_layer_limit Metal1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -padcore_ring_top_layer_limit Metal3 -spacing 0.2 -xleft_offset 2 -xright_offset 3 -merge_stripes_value 0.6 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -width 0.22 -nets {VDD VSS} -stacked_via_bottom_layer Metal1
[11/24 00:21:28   187s] 
[11/24 00:21:28   187s] **WARN: (ENCPP-193):	The currently specified  spacing 0.2000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:21:28   187s] Starting stripe generation ...
[11/24 00:21:28   187s] Non-Default setAddStripeOption Settings :
[11/24 00:21:28   187s]   NONE
[11/24 00:21:28   187s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:21:28   187s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:21:28   187s] **WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 2.11 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[11/24 00:21:28   187s] Stripe generation is complete; vias are now being generated.
[11/24 00:21:28   187s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (2.53, 5.07) (2.53, 5.19) because same wire already exists.
[11/24 00:21:28   187s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (2.53, 15.33) (2.53, 15.45) because same wire already exists.
[11/24 00:21:28   187s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 917.3M) ***
[11/24 00:21:28   187s] <CMD> setLayerPreference violation -isVisible 1
[11/24 00:21:31   188s] <CMD> violationBrowser -all -no_display_false
[11/24 00:21:31   188s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.44 -padcore_ring_bottom_layer_limit Metal1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -padcore_ring_top_layer_limit Metal3 -spacing 0.2 -merge_stripes_value 0.6 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -stop_x 3 -width 0.22 -nets {VDD VSS} -start_x 2 -stacked_via_bottom_layer Metal1
[11/24 00:22:25   191s] 
[11/24 00:22:25   191s] **WARN: (ENCPP-193):	The currently specified  spacing 0.2000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:22:25   191s] Starting stripe generation ...
[11/24 00:22:25   191s] Non-Default setAddStripeOption Settings :
[11/24 00:22:25   191s]   NONE
[11/24 00:22:25   191s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:22:25   191s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:22:25   191s] **WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 2.11 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[11/24 00:22:25   191s] Stripe generation is complete; vias are now being generated.
[11/24 00:22:25   191s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (2.53, 5.07) (2.53, 5.19) because same wire already exists.
[11/24 00:22:25   191s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (2.53, 15.33) (2.53, 15.45) because same wire already exists.
[11/24 00:22:25   191s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 917.3M) ***
[11/24 00:22:25   191s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.44 -padcore_ring_bottom_layer_limit Metal1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -padcore_ring_top_layer_limit Metal3 -spacing 0.2 -merge_stripes_value 0.6 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -stop_x 3 -width 0.22 -nets {VDD VSS} -start_x 2 -stacked_via_bottom_layer Metal1
[11/24 00:22:27   191s] 
[11/24 00:22:27   191s] **WARN: (ENCPP-193):	The currently specified  spacing 0.2000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:22:27   191s] Starting stripe generation ...
[11/24 00:22:27   191s] Non-Default setAddStripeOption Settings :
[11/24 00:22:27   191s]   NONE
[11/24 00:22:27   191s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:22:27   191s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:22:27   191s] **WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 2.11 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[11/24 00:22:27   191s] Stripe generation is complete; vias are now being generated.
[11/24 00:22:27   191s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (2.53, 5.07) (2.53, 5.19) because same wire already exists.
[11/24 00:22:27   191s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (2.53, 15.33) (2.53, 15.45) because same wire already exists.
[11/24 00:22:27   191s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 917.3M) ***
[11/24 00:22:27   191s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal11 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal11 } -allowLayerChange 1 -nets { VDD VSS } -blockPin useLef -targetViaLayerRange { Metal1 Metal11 }
[11/24 00:26:38   203s] *** Begin SPECIAL ROUTE on Sat Nov 24 00:26:38 2018 ***
[11/24 00:26:38   203s] SPECIAL ROUTE ran on directory: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/24 00:26:38   203s] SPECIAL ROUTE ran on machine: ssh-soc (Linux 2.6.32-696.20.1.el6.x86_64 Xeon 2.19Ghz)
[11/24 00:26:38   203s] 
[11/24 00:26:38   203s] Begin option processing ...
[11/24 00:26:38   203s] srouteConnectPowerBump set to false
[11/24 00:26:38   203s] routeSelectNet set to "VDD VSS"
[11/24 00:26:38   203s] routeSpecial set to true
[11/24 00:26:38   203s] srouteBlockPin set to "useLef"
[11/24 00:26:38   203s] srouteBottomLayerLimit set to 1
[11/24 00:26:38   203s] srouteBottomTargetLayerLimit set to 1
[11/24 00:26:38   203s] srouteConnectConverterPin set to false
[11/24 00:26:38   203s] srouteCrossoverViaBottomLayer set to 1
[11/24 00:26:38   203s] srouteCrossoverViaTopLayer set to 11
[11/24 00:26:38   203s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/24 00:26:38   203s] srouteFollowCorePinEnd set to 3
[11/24 00:26:38   203s] srouteJogControl set to "preferWithChanges differentLayer"
[11/24 00:26:38   203s] sroutePadPinAllPorts set to true
[11/24 00:26:38   203s] sroutePreserveExistingRoutes set to true
[11/24 00:26:38   203s] srouteRoutePowerBarPortOnBothDir set to true
[11/24 00:26:38   203s] srouteStopBlockPin set to "nearestTarget"
[11/24 00:26:38   203s] srouteTopLayerLimit set to 11
[11/24 00:26:38   203s] srouteTopTargetLayerLimit set to 11
[11/24 00:26:38   203s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1346.00 megs.
[11/24 00:26:38   203s] 
[11/24 00:26:38   203s] Reading DB technology information...
[11/24 00:26:38   203s] Finished reading DB technology information.
[11/24 00:26:39   203s] Reading floorplan and netlist information...
[11/24 00:26:39   203s] Finished reading floorplan and netlist information.
[11/24 00:26:39   203s] **WARN: (ENCSR-4302):	Cap-table is found in the design, so the same information from LEF will be ignored.
[11/24 00:26:39   203s] Read in 36 layers, 11 routing layers, 1 overlap layer
[11/24 00:26:39   203s] Read in 2 nondefault rules, 0 used
[11/24 00:26:39   203s] Read in 583 macros, 45 used
[11/24 00:26:39   203s] Read in 189 components
[11/24 00:26:39   203s]   189 core components: 0 unplaced, 189 placed, 0 fixed
[11/24 00:26:39   203s] Read in 9 physical pins
[11/24 00:26:39   203s]   9 physical pins: 0 unplaced, 9 placed, 0 fixed
[11/24 00:26:39   203s] Read in 9 nets
[11/24 00:26:39   203s] Read in 2 special nets, 2 routed
[11/24 00:26:39   203s] Read in 9 terminals
[11/24 00:26:39   203s] 2 nets selected.
[11/24 00:26:39   203s] 
[11/24 00:26:39   203s] Begin power routing ...
[11/24 00:26:39   203s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:26:39   203s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:26:39   203s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/24 00:26:39   203s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:26:39   203s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:26:39   203s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:26:39   203s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:26:39   203s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/24 00:26:39   203s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:26:39   203s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:26:39   203s] **WARN: (ENCSR-1249):	Special wire at (0.000 -0.020) (0.220 0.060) is out of design boundary. Ignored.
[11/24 00:26:39   203s] **WARN: (ENCSR-1249):	Special wire at (0.000 -0.060) (22.200 0.060) is out of design boundary. Ignored.
[11/24 00:26:39   203s] **WARN: (ENCSR-1249):	Special wire at (0.000 17.040) (0.220 17.120) is out of design boundary. Ignored.
[11/24 00:26:39   203s] **WARN: (ENCSR-1249):	Special wire at (0.000 17.040) (22.200 17.160) is out of design boundary. Ignored.
[11/24 00:26:39   203s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:26:39   203s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:26:39   203s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:26:39   203s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:26:39   203s] CPU time for FollowPin 0 seconds
[11/24 00:26:39   203s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:26:39   203s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:26:39   203s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:26:39   203s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:26:39   203s] CPU time for FollowPin 0 seconds
[11/24 00:26:39   203s]   Number of IO ports routed: 0
[11/24 00:26:39   203s]   Number of Block ports routed: 0
[11/24 00:26:39   203s]   Number of Stripe ports routed: 2  open: 2
[11/24 00:26:39   203s]   Number of Core ports routed: 0  open: 11
[11/24 00:26:39   203s]   Number of Pad ports routed: 0
[11/24 00:26:39   203s]   Number of Power Bump ports routed: 0
[11/24 00:26:39   203s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1349.00 megs.
[11/24 00:26:39   203s] 
[11/24 00:26:39   203s] 
[11/24 00:26:39   203s] 
[11/24 00:26:39   203s]  Begin updating DB with routing results ...
[11/24 00:26:39   203s]  Updating DB with 9 io pins ...
[11/24 00:26:39   203s]  Updating DB with 123 via definition ...
[11/24 00:26:39   203s] 
sroute post-processing starts at Sat Nov 24 00:26:39 2018
The viaGen is rebuilding shadow vias for net VSS.
[11/24 00:26:39   203s] sroute post-processing ends at Sat Nov 24 00:26:39 2018
sroute: Total CPU time used = 0:0:0
[11/24 00:26:39   203s] sroute: Total Real time used = 0:0:1
[11/24 00:26:39   203s] sroute: Total Memory used = 2.29 megs
[11/24 00:26:39   203s] sroute: Total Peak Memory used = 743.32 megs
[11/24 00:26:39   203s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal11 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal11 } -allowLayerChange 1 -nets { VDD VSS } -blockPin useLef -targetViaLayerRange { Metal1 Metal11 }
[11/24 00:26:41   203s] *** Begin SPECIAL ROUTE on Sat Nov 24 00:26:41 2018 ***
[11/24 00:26:41   204s] SPECIAL ROUTE ran on directory: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/24 00:26:41   204s] SPECIAL ROUTE ran on machine: ssh-soc (Linux 2.6.32-696.20.1.el6.x86_64 Xeon 2.19Ghz)
[11/24 00:26:41   204s] 
[11/24 00:26:41   204s] Begin option processing ...
[11/24 00:26:41   204s] srouteConnectPowerBump set to false
[11/24 00:26:41   204s] routeSelectNet set to "VDD VSS"
[11/24 00:26:41   204s] routeSpecial set to true
[11/24 00:26:41   204s] srouteBlockPin set to "useLef"
[11/24 00:26:41   204s] srouteBottomLayerLimit set to 1
[11/24 00:26:41   204s] srouteBottomTargetLayerLimit set to 1
[11/24 00:26:41   204s] srouteConnectConverterPin set to false
[11/24 00:26:41   204s] srouteCrossoverViaBottomLayer set to 1
[11/24 00:26:41   204s] srouteCrossoverViaTopLayer set to 11
[11/24 00:26:41   204s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/24 00:26:41   204s] srouteFollowCorePinEnd set to 3
[11/24 00:26:41   204s] srouteJogControl set to "preferWithChanges differentLayer"
[11/24 00:26:41   204s] sroutePadPinAllPorts set to true
[11/24 00:26:41   204s] sroutePreserveExistingRoutes set to true
[11/24 00:26:41   204s] srouteRoutePowerBarPortOnBothDir set to true
[11/24 00:26:41   204s] srouteStopBlockPin set to "nearestTarget"
[11/24 00:26:41   204s] srouteTopLayerLimit set to 11
[11/24 00:26:41   204s] srouteTopTargetLayerLimit set to 11
[11/24 00:26:41   204s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1349.00 megs.
[11/24 00:26:41   204s] 
[11/24 00:26:41   204s] Reading DB technology information...
[11/24 00:26:41   204s] Finished reading DB technology information.
[11/24 00:26:41   204s] Reading floorplan and netlist information...
[11/24 00:26:41   204s] Finished reading floorplan and netlist information.
[11/24 00:26:41   204s] **WARN: (ENCSR-4302):	Cap-table is found in the design, so the same information from LEF will be ignored.
[11/24 00:26:41   204s] Read in 36 layers, 11 routing layers, 1 overlap layer
[11/24 00:26:42   204s] Read in 2 nondefault rules, 0 used
[11/24 00:26:42   204s] Read in 583 macros, 45 used
[11/24 00:26:42   204s] Read in 189 components
[11/24 00:26:42   204s]   189 core components: 0 unplaced, 189 placed, 0 fixed
[11/24 00:26:42   204s] Read in 9 physical pins
[11/24 00:26:42   204s]   9 physical pins: 0 unplaced, 9 placed, 0 fixed
[11/24 00:26:42   204s] Read in 9 nets
[11/24 00:26:42   204s] Read in 2 special nets, 2 routed
[11/24 00:26:42   204s] Read in 9 terminals
[11/24 00:26:42   204s] 2 nets selected.
[11/24 00:26:42   204s] 
[11/24 00:26:42   204s] Begin power routing ...
[11/24 00:26:42   204s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:26:42   204s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:26:42   204s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/24 00:26:42   204s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:26:42   204s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:26:42   204s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:26:42   204s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:26:42   204s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/24 00:26:42   204s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:26:42   204s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:26:42   204s] **WARN: (ENCSR-1249):	Special wire at (0.000 -0.020) (0.220 0.060) is out of design boundary. Ignored.
[11/24 00:26:42   204s] **WARN: (ENCSR-1249):	Special wire at (0.000 -0.060) (22.200 0.060) is out of design boundary. Ignored.
[11/24 00:26:42   204s] **WARN: (ENCSR-1249):	Special wire at (0.000 17.040) (0.220 17.120) is out of design boundary. Ignored.
[11/24 00:26:42   204s] **WARN: (ENCSR-1249):	Special wire at (0.000 17.040) (22.200 17.160) is out of design boundary. Ignored.
[11/24 00:26:42   204s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:26:42   204s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:26:42   204s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:26:42   204s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:26:42   204s] CPU time for FollowPin 0 seconds
[11/24 00:26:42   204s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:26:42   204s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:26:42   204s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:26:42   204s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:26:42   204s] CPU time for FollowPin 0 seconds
[11/24 00:26:42   204s]   Number of IO ports routed: 0
[11/24 00:26:42   204s]   Number of Block ports routed: 0
[11/24 00:26:42   204s]   Number of Stripe ports routed: 0  open: 2
[11/24 00:26:42   204s]   Number of Core ports routed: 0  open: 11
[11/24 00:26:42   204s]   Number of Pad ports routed: 0
[11/24 00:26:42   204s]   Number of Power Bump ports routed: 0
[11/24 00:26:42   204s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1351.00 megs.
[11/24 00:26:42   204s] 
[11/24 00:26:42   204s] 
[11/24 00:26:42   204s] 
[11/24 00:26:42   204s]  Begin updating DB with routing results ...
[11/24 00:26:42   204s]  Updating DB with 9 io pins ...
[11/24 00:26:42   204s]  Updating DB with 123 via definition ...
[11/24 00:26:42   204s] sroute: Total CPU time used = 0:0:0
[11/24 00:26:42   204s] sroute: Total Real time used = 0:0:1
[11/24 00:26:42   204s] sroute: Total Memory used = 0.00 megs
[11/24 00:26:42   204s] sroute: Total Peak Memory used = 743.32 megs
[11/24 00:26:42   204s] <CMD> selectWire 0.0000 -0.0600 22.2000 0.0600 1 VDD
[11/24 00:26:44   204s] <CMD> deselectAll
[11/24 00:26:45   205s] <CMD> selectWire 0.0000 -0.0600 22.2000 0.0600 1 VDD
[11/24 00:26:45   205s] <CMD> deselectAll
[11/24 00:26:46   205s] <CMD> selectWire 0.0000 -0.0600 22.2000 0.0600 1 VDD
[11/24 00:26:46   205s] <CMD> deselectAll
[11/24 00:26:53   205s] **ERROR: (ENCSYT-6000):	No Object Selected.
[11/24 00:26:54   205s] **ERROR: (ENCSYT-6000):	No Object Selected.
[11/24 00:26:57   206s] <CMD> selectMarker 22.0900 -0.0500 22.1900 0.0500 1 3 7
[11/24 00:26:59   206s] <CMD> deselectAll
[11/24 00:27:01   207s] <CMD> selectWire 0.0000 -0.0600 22.2000 0.0600 1 VDD
[11/24 00:27:01   207s] <CMD> deselectAll
[11/24 00:27:02   207s] <CMD> selectWire 0.0000 -0.0600 22.2000 0.0600 1 VDD
[11/24 00:27:02   207s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal11 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal11 } -allowLayerChange 1 -nets { VDD VSS } -blockPin useLef -targetViaLayerRange { Metal1 Metal11 }
[11/24 00:27:35   208s] *** Begin SPECIAL ROUTE on Sat Nov 24 00:27:35 2018 ***
[11/24 00:27:35   209s] SPECIAL ROUTE ran on directory: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/24 00:27:35   209s] SPECIAL ROUTE ran on machine: ssh-soc (Linux 2.6.32-696.20.1.el6.x86_64 Xeon 2.19Ghz)
[11/24 00:27:35   209s] 
[11/24 00:27:35   209s] Begin option processing ...
[11/24 00:27:35   209s] srouteConnectPowerBump set to false
[11/24 00:27:35   209s] routeSelectNet set to "VDD VSS"
[11/24 00:27:35   209s] routeSpecial set to true
[11/24 00:27:35   209s] srouteBlockPin set to "useLef"
[11/24 00:27:35   209s] srouteBottomLayerLimit set to 1
[11/24 00:27:35   209s] srouteBottomTargetLayerLimit set to 1
[11/24 00:27:35   209s] srouteConnectConverterPin set to false
[11/24 00:27:35   209s] srouteCrossoverViaBottomLayer set to 1
[11/24 00:27:35   209s] srouteCrossoverViaTopLayer set to 11
[11/24 00:27:35   209s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/24 00:27:35   209s] srouteFollowCorePinEnd set to 3
[11/24 00:27:35   209s] srouteJogControl set to "preferWithChanges differentLayer"
[11/24 00:27:35   209s] sroutePadPinAllPorts set to true
[11/24 00:27:35   209s] sroutePreserveExistingRoutes set to true
[11/24 00:27:35   209s] srouteRoutePowerBarPortOnBothDir set to true
[11/24 00:27:35   209s] srouteStopBlockPin set to "nearestTarget"
[11/24 00:27:35   209s] srouteTopLayerLimit set to 11
[11/24 00:27:35   209s] srouteTopTargetLayerLimit set to 11
[11/24 00:27:35   209s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1351.00 megs.
[11/24 00:27:35   209s] 
[11/24 00:27:35   209s] Reading DB technology information...
[11/24 00:27:35   209s] Finished reading DB technology information.
[11/24 00:27:36   209s] Reading floorplan and netlist information...
[11/24 00:27:36   209s] Finished reading floorplan and netlist information.
[11/24 00:27:36   209s] **WARN: (ENCSR-4302):	Cap-table is found in the design, so the same information from LEF will be ignored.
[11/24 00:27:36   209s] Read in 36 layers, 11 routing layers, 1 overlap layer
[11/24 00:27:36   209s] Read in 2 nondefault rules, 0 used
[11/24 00:27:36   209s] Read in 583 macros, 45 used
[11/24 00:27:36   209s] Read in 189 components
[11/24 00:27:36   209s]   189 core components: 0 unplaced, 189 placed, 0 fixed
[11/24 00:27:36   209s] Read in 9 physical pins
[11/24 00:27:36   209s]   9 physical pins: 0 unplaced, 9 placed, 0 fixed
[11/24 00:27:36   209s] Read in 9 nets
[11/24 00:27:36   209s] Read in 2 special nets, 2 routed
[11/24 00:27:36   209s] Read in 9 terminals
[11/24 00:27:36   209s] 2 nets selected.
[11/24 00:27:36   209s] 
[11/24 00:27:36   209s] Begin power routing ...
[11/24 00:27:36   209s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:27:36   209s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:27:36   209s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/24 00:27:36   209s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:27:36   209s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:27:36   209s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:27:36   209s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:27:36   209s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/24 00:27:36   209s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:27:36   209s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:27:36   209s] **WARN: (ENCSR-1249):	Special wire at (0.000 -0.020) (0.220 0.060) is out of design boundary. Ignored.
[11/24 00:27:36   209s] **WARN: (ENCSR-1249):	Special wire at (0.000 -0.060) (22.200 0.060) is out of design boundary. Ignored.
[11/24 00:27:36   209s] **WARN: (ENCSR-1249):	Special wire at (0.000 17.040) (0.220 17.120) is out of design boundary. Ignored.
[11/24 00:27:36   209s] **WARN: (ENCSR-1249):	Special wire at (0.000 17.040) (22.200 17.160) is out of design boundary. Ignored.
[11/24 00:27:36   209s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:27:36   209s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:27:36   209s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:27:36   209s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:27:36   209s] CPU time for FollowPin 0 seconds
[11/24 00:27:36   209s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:27:36   209s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:27:36   209s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:27:36   209s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:27:36   209s] CPU time for FollowPin 0 seconds
[11/24 00:27:36   209s]   Number of IO ports routed: 0
[11/24 00:27:36   209s]   Number of Block ports routed: 0
[11/24 00:27:36   209s]   Number of Stripe ports routed: 0  open: 2
[11/24 00:27:36   209s]   Number of Core ports routed: 0  open: 11
[11/24 00:27:36   209s]   Number of Pad ports routed: 0
[11/24 00:27:36   209s]   Number of Power Bump ports routed: 0
[11/24 00:27:36   209s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1351.00 megs.
[11/24 00:27:36   209s] 
[11/24 00:27:36   209s] 
[11/24 00:27:36   209s] 
[11/24 00:27:36   209s]  Begin updating DB with routing results ...
[11/24 00:27:36   209s]  Updating DB with 9 io pins ...
[11/24 00:27:36   209s]  Updating DB with 123 via definition ...
[11/24 00:27:36   209s] sroute: Total CPU time used = 0:0:0
[11/24 00:27:36   209s] sroute: Total Real time used = 0:0:1
[11/24 00:27:36   209s] sroute: Total Memory used = -2.29 megs
[11/24 00:27:36   209s] sroute: Total Peak Memory used = 741.03 megs
[11/24 00:27:36   209s] <CMD> setLayerPreference violation -isVisible 1
[11/24 00:27:37   209s] <CMD> violationBrowser -all -no_display_false
[11/24 00:27:38   209s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:27:45   210s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:27:45   210s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 0.22 -spacing 0.2 -offset 0.6
[11/24 00:28:26   212s] 
[11/24 00:28:26   212s] **WARN: (ENCPP-193):	The currently specified top spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.0450. If violation happens, increase the spacing to around 0.2621. The recommended spacing is the square root of min enclosure area.
[11/24 00:28:26   212s] **WARN: (ENCPP-193):	The currently specified bottom spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.0450. If violation happens, increase the spacing to around 0.2621. The recommended spacing is the square root of min enclosure area.
[11/24 00:28:26   212s] **WARN: (ENCPP-193):	The currently specified left spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:28:26   212s] **WARN: (ENCPP-193):	The currently specified right spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:28:26   212s] **WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[11/24 00:28:26   212s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 741.0M) ***
[11/24 00:28:26   212s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 0.22 -spacing 0.2 -offset 0.6
[11/24 00:28:33   213s] 
[11/24 00:28:33   213s] **WARN: (ENCPP-193):	The currently specified top spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.0450. If violation happens, increase the spacing to around 0.2621. The recommended spacing is the square root of min enclosure area.
[11/24 00:28:33   213s] **WARN: (ENCPP-193):	The currently specified bottom spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.0450. If violation happens, increase the spacing to around 0.2621. The recommended spacing is the square root of min enclosure area.
[11/24 00:28:33   213s] **WARN: (ENCPP-193):	The currently specified left spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:28:33   213s] **WARN: (ENCPP-193):	The currently specified right spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:28:33   213s] **WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[11/24 00:28:33   213s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 741.0M) ***
[11/24 00:28:33   213s] <CMD> getOpCond -max
[11/24 00:28:44   213s] max: PVT_0P9V_125C
[11/24 00:28:44   213s] <CMD> getOpCond -max
[11/24 00:28:44   213s] max: PVT_0P9V_125C
[11/24 00:28:44   213s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.44 -padcore_ring_bottom_layer_limit Metal1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -padcore_ring_top_layer_limit Metal3 -spacing 0.2 -xleft_offset 2 -xright_offset 3 -merge_stripes_value 0.6 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -width 0.22 -nets {VDD VSS} -stacked_via_bottom_layer Metal1
[11/24 00:29:01   215s] 
[11/24 00:29:01   215s] **WARN: (ENCPP-193):	The currently specified  spacing 0.2000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:29:01   215s] Starting stripe generation ...
[11/24 00:29:01   215s] Non-Default setAddStripeOption Settings :
[11/24 00:29:01   215s]   NONE
[11/24 00:29:01   215s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:29:01   215s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:29:01   215s] **WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 2.11 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[11/24 00:29:01   215s] Stripe generation is complete; vias are now being generated.
[11/24 00:29:01   215s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (2.53, 5.07) (2.53, 5.19) because same wire already exists.
[11/24 00:29:01   215s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (2.53, 15.33) (2.53, 15.45) because same wire already exists.
[11/24 00:29:01   215s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 741.0M) ***
[11/24 00:29:01   215s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.44 -padcore_ring_bottom_layer_limit Metal1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -padcore_ring_top_layer_limit Metal3 -spacing 0.2 -xleft_offset 2 -xright_offset 3 -merge_stripes_value 0.6 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -width 0.22 -nets {VDD VSS} -stacked_via_bottom_layer Metal1
[11/24 00:29:03   215s] 
[11/24 00:29:03   215s] **WARN: (ENCPP-193):	The currently specified  spacing 0.2000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:29:03   215s] Starting stripe generation ...
[11/24 00:29:03   215s] Non-Default setAddStripeOption Settings :
[11/24 00:29:03   215s]   NONE
[11/24 00:29:03   215s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:29:03   215s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:29:03   215s] **WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 2.11 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[11/24 00:29:03   215s] Stripe generation is complete; vias are now being generated.
[11/24 00:29:03   215s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (2.53, 5.07) (2.53, 5.19) because same wire already exists.
[11/24 00:29:03   215s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (2.53, 15.33) (2.53, 15.45) because same wire already exists.
[11/24 00:29:03   215s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 741.0M) ***
[11/24 00:29:03   215s] <CMD> setLayerPreference violation -isVisible 1
[11/24 00:29:40   217s] <CMD> violationBrowser -all -no_display_false
[11/24 00:29:40   217s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:29:46   217s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:29:46   217s] <CMD> deselectAll
[11/24 00:29:46   217s] <CMD> selectInst g4606
[11/24 00:29:46   217s] <CMD> deselectAll
[11/24 00:29:47   217s] <CMD> selectWire 2.4200 5.0700 2.6400 5.1900 2 VSS
[11/24 00:29:47   217s] <CMD> deselectAll
[11/24 00:29:47   217s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:29:47   217s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:29:48   217s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:29:48   217s] <CMD> deselectAll
[11/24 00:29:48   218s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:29:48   218s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:29:48   218s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:29:48   218s] <CMD> deselectAll
[11/24 00:29:49   218s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:29:49   218s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:29:49   218s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:29:49   218s] <CMD> deselectAll
[11/24 00:29:50   218s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:29:50   218s] <CMD> deselectAll
[11/24 00:29:51   218s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:29:51   218s] <CMD> deselectAll
[11/24 00:29:52   218s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:29:52   218s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:29:52   218s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:29:52   218s] <CMD> getSrouteMode -allowWrongWayRoute -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -viaThruToClosestRing -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -extendNearestTarget -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -targetNumber -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -targetSearchDistance -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -jogThresholdRatio -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -blockPinConnectRingPinCorners -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -blockPinRouteWithPinWidth -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -padPinMinViaSize -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -padPinSplit -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -padRingLefConvention -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -signalPinAsPG -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -corePinJoinLimit -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -corePinLength -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -corePinLengthAsInstance -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -corePinReferenceMacro -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -treatEndcapAsCore -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -secondaryPinMaxGap -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -secondaryPinRailWidth -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -srpgAonCellPin -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -viaConnectToShape -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -layerNormalCost -quiet
[11/24 00:30:02   219s] <CMD> getSrouteMode -layerWrongWayCost -quiet
[11/24 00:30:02   219s] <CMD> setSrouteMode -reset
[11/24 00:30:10   219s] <CMD> getSrouteMode -allowWrongWayRoute -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -viaThruToClosestRing -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -extendNearestTarget -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -targetNumber -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -targetSearchDistance -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -jogThresholdRatio -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -blockPinConnectRingPinCorners -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -blockPinRouteWithPinWidth -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -padPinMinViaSize -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -padPinSplit -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -padRingLefConvention -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -signalPinAsPG -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -corePinJoinLimit -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -corePinLength -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -corePinLengthAsInstance -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -corePinReferenceMacro -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -treatEndcapAsCore -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -secondaryPinMaxGap -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -secondaryPinRailWidth -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -srpgAonCellPin -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -viaConnectToShape -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -layerNormalCost -quiet
[11/24 00:30:10   219s] <CMD> getSrouteMode -layerWrongWayCost -quiet
[11/24 00:30:10   219s] <CMD> setSrouteMode -allowWrongWayRoute false -viaThruToClosestRing false -extendNearestTarget false -blockPinConnectRingPinCorners false -blockPinRouteWithPinWidth false -padRingLefConvention true -signalPinAsPG false -corePinLengthAsInstance false -treatEndcapAsCore false
[11/24 00:30:12   219s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal11 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal11 } -allowLayerChange 1 -nets { VDD VSS } -blockPin useLef -targetViaLayerRange { Metal1 Metal11 }
[11/24 00:30:16   220s] *** Begin SPECIAL ROUTE on Sat Nov 24 00:30:16 2018 ***
[11/24 00:30:16   220s] SPECIAL ROUTE ran on directory: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/24 00:30:16   220s] SPECIAL ROUTE ran on machine: ssh-soc (Linux 2.6.32-696.20.1.el6.x86_64 Xeon 2.19Ghz)
[11/24 00:30:16   220s] 
[11/24 00:30:16   220s] Begin option processing ...
[11/24 00:30:16   220s] srouteConnectPowerBump set to false
[11/24 00:30:16   220s] routeSelectNet set to "VDD VSS"
[11/24 00:30:16   220s] routeSpecial set to true
[11/24 00:30:16   220s] srouteBlockPin set to "useLef"
[11/24 00:30:16   220s] srouteBottomLayerLimit set to 1
[11/24 00:30:16   220s] srouteBottomTargetLayerLimit set to 1
[11/24 00:30:16   220s] srouteConnectConverterPin set to false
[11/24 00:30:16   220s] srouteCrossoverViaBottomLayer set to 1
[11/24 00:30:16   220s] srouteCrossoverViaTopLayer set to 11
[11/24 00:30:16   220s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/24 00:30:16   220s] srouteFollowCorePinEnd set to 3
[11/24 00:30:16   220s] srouteJogControl set to "preferWithChanges differentLayer"
[11/24 00:30:16   220s] sroutePadPinAllPorts set to true
[11/24 00:30:16   220s] sroutePreserveExistingRoutes set to true
[11/24 00:30:16   220s] srouteRoutePowerBarPortOnBothDir set to true
[11/24 00:30:16   220s] srouteStopBlockPin set to "nearestTarget"
[11/24 00:30:16   220s] srouteTopLayerLimit set to 11
[11/24 00:30:16   220s] srouteTopTargetLayerLimit set to 11
[11/24 00:30:16   220s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1351.00 megs.
[11/24 00:30:16   220s] 
[11/24 00:30:16   220s] Reading DB technology information...
[11/24 00:30:16   220s] Finished reading DB technology information.
[11/24 00:30:16   220s] Reading floorplan and netlist information...
[11/24 00:30:16   220s] Finished reading floorplan and netlist information.
[11/24 00:30:16   220s] **WARN: (ENCSR-4302):	Cap-table is found in the design, so the same information from LEF will be ignored.
[11/24 00:30:16   220s] Read in 36 layers, 11 routing layers, 1 overlap layer
[11/24 00:30:17   220s] Read in 2 nondefault rules, 0 used
[11/24 00:30:17   220s] Read in 583 macros, 45 used
[11/24 00:30:17   220s] Read in 189 components
[11/24 00:30:17   220s]   189 core components: 0 unplaced, 189 placed, 0 fixed
[11/24 00:30:17   220s] Read in 9 physical pins
[11/24 00:30:17   220s]   9 physical pins: 0 unplaced, 9 placed, 0 fixed
[11/24 00:30:17   220s] Read in 9 nets
[11/24 00:30:17   220s] Read in 2 special nets, 2 routed
[11/24 00:30:17   220s] Read in 9 terminals
[11/24 00:30:17   220s] 2 nets selected.
[11/24 00:30:17   220s] 
[11/24 00:30:17   220s] Begin power routing ...
[11/24 00:30:17   220s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:30:17   220s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:30:17   220s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/24 00:30:17   220s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:30:17   220s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:30:17   220s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:30:17   220s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:30:17   220s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/24 00:30:17   220s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:30:17   220s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:30:17   220s] **WARN: (ENCSR-1249):	Special wire at (0.000 -0.020) (0.220 0.060) is out of design boundary. Ignored.
[11/24 00:30:17   220s] **WARN: (ENCSR-1249):	Special wire at (0.000 -0.060) (22.200 0.060) is out of design boundary. Ignored.
[11/24 00:30:17   220s] **WARN: (ENCSR-1249):	Special wire at (0.000 17.040) (0.220 17.120) is out of design boundary. Ignored.
[11/24 00:30:17   220s] **WARN: (ENCSR-1249):	Special wire at (0.000 17.040) (22.200 17.160) is out of design boundary. Ignored.
[11/24 00:30:17   220s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:30:17   220s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:30:17   220s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:30:17   220s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:30:17   220s] CPU time for FollowPin 0 seconds
[11/24 00:30:17   220s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:30:17   220s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:30:17   220s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:30:17   220s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:30:17   220s] CPU time for FollowPin 0 seconds
[11/24 00:30:17   220s]   Number of IO ports routed: 0
[11/24 00:30:17   220s]   Number of Block ports routed: 0
[11/24 00:30:17   220s]   Number of Stripe ports routed: 0  open: 2
[11/24 00:30:17   220s]   Number of Core ports routed: 0  open: 11
[11/24 00:30:17   220s]   Number of Pad ports routed: 0
[11/24 00:30:17   220s]   Number of Power Bump ports routed: 0
[11/24 00:30:17   220s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1353.00 megs.
[11/24 00:30:17   220s] 
[11/24 00:30:17   220s] 
[11/24 00:30:17   220s] 
[11/24 00:30:17   220s]  Begin updating DB with routing results ...
[11/24 00:30:17   220s]  Updating DB with 9 io pins ...
[11/24 00:30:17   220s]  Updating DB with 123 via definition ...
[11/24 00:30:17   220s] sroute: Total CPU time used = 0:0:0
[11/24 00:30:17   220s] sroute: Total Real time used = 0:0:1
[11/24 00:30:17   220s] sroute: Total Memory used = 0.00 megs
[11/24 00:30:17   220s] sroute: Total Peak Memory used = 741.03 megs
[11/24 00:30:17   220s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal11 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal11 } -allowLayerChange 1 -nets { VDD VSS } -blockPin useLef -targetViaLayerRange { Metal1 Metal11 }
[11/24 00:30:18   220s] *** Begin SPECIAL ROUTE on Sat Nov 24 00:30:18 2018 ***
[11/24 00:30:18   220s] SPECIAL ROUTE ran on directory: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/24 00:30:18   220s] SPECIAL ROUTE ran on machine: ssh-soc (Linux 2.6.32-696.20.1.el6.x86_64 Xeon 2.19Ghz)
[11/24 00:30:18   220s] 
[11/24 00:30:18   220s] Begin option processing ...
[11/24 00:30:18   220s] srouteConnectPowerBump set to false
[11/24 00:30:18   220s] routeSelectNet set to "VDD VSS"
[11/24 00:30:18   220s] routeSpecial set to true
[11/24 00:30:18   220s] srouteBlockPin set to "useLef"
[11/24 00:30:18   220s] srouteBottomLayerLimit set to 1
[11/24 00:30:18   220s] srouteBottomTargetLayerLimit set to 1
[11/24 00:30:18   220s] srouteConnectConverterPin set to false
[11/24 00:30:18   220s] srouteCrossoverViaBottomLayer set to 1
[11/24 00:30:18   220s] srouteCrossoverViaTopLayer set to 11
[11/24 00:30:18   220s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/24 00:30:18   220s] srouteFollowCorePinEnd set to 3
[11/24 00:30:18   220s] srouteJogControl set to "preferWithChanges differentLayer"
[11/24 00:30:18   220s] sroutePadPinAllPorts set to true
[11/24 00:30:18   220s] sroutePreserveExistingRoutes set to true
[11/24 00:30:18   220s] srouteRoutePowerBarPortOnBothDir set to true
[11/24 00:30:18   220s] srouteStopBlockPin set to "nearestTarget"
[11/24 00:30:18   220s] srouteTopLayerLimit set to 11
[11/24 00:30:18   220s] srouteTopTargetLayerLimit set to 11
[11/24 00:30:18   220s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1353.00 megs.
[11/24 00:30:18   220s] 
[11/24 00:30:18   220s] Reading DB technology information...
[11/24 00:30:18   220s] Finished reading DB technology information.
[11/24 00:30:19   221s] Reading floorplan and netlist information...
[11/24 00:30:19   221s] Finished reading floorplan and netlist information.
[11/24 00:30:19   221s] **WARN: (ENCSR-4302):	Cap-table is found in the design, so the same information from LEF will be ignored.
[11/24 00:30:19   221s] Read in 36 layers, 11 routing layers, 1 overlap layer
[11/24 00:30:19   221s] Read in 2 nondefault rules, 0 used
[11/24 00:30:19   221s] Read in 583 macros, 45 used
[11/24 00:30:19   221s] Read in 189 components
[11/24 00:30:19   221s]   189 core components: 0 unplaced, 189 placed, 0 fixed
[11/24 00:30:19   221s] Read in 9 physical pins
[11/24 00:30:19   221s]   9 physical pins: 0 unplaced, 9 placed, 0 fixed
[11/24 00:30:19   221s] Read in 9 nets
[11/24 00:30:19   221s] Read in 2 special nets, 2 routed
[11/24 00:30:19   221s] Read in 9 terminals
[11/24 00:30:19   221s] 2 nets selected.
[11/24 00:30:19   221s] 
[11/24 00:30:19   221s] Begin power routing ...
[11/24 00:30:19   221s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:30:19   221s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:30:19   221s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/24 00:30:19   221s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:30:19   221s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:30:19   221s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:30:19   221s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:30:19   221s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/24 00:30:19   221s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:30:19   221s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:30:19   221s] **WARN: (ENCSR-1249):	Special wire at (0.000 -0.020) (0.220 0.060) is out of design boundary. Ignored.
[11/24 00:30:19   221s] **WARN: (ENCSR-1249):	Special wire at (0.000 -0.060) (22.200 0.060) is out of design boundary. Ignored.
[11/24 00:30:19   221s] **WARN: (ENCSR-1249):	Special wire at (0.000 17.040) (0.220 17.120) is out of design boundary. Ignored.
[11/24 00:30:19   221s] **WARN: (ENCSR-1249):	Special wire at (0.000 17.040) (22.200 17.160) is out of design boundary. Ignored.
[11/24 00:30:19   221s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:30:19   221s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:30:19   221s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:30:19   221s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:30:19   221s] CPU time for FollowPin 0 seconds
[11/24 00:30:19   221s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:30:19   221s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:30:19   221s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:30:19   221s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:30:19   221s] CPU time for FollowPin 0 seconds
[11/24 00:30:19   221s]   Number of IO ports routed: 0
[11/24 00:30:19   221s]   Number of Block ports routed: 0
[11/24 00:30:19   221s]   Number of Stripe ports routed: 0  open: 2
[11/24 00:30:19   221s]   Number of Core ports routed: 0  open: 11
[11/24 00:30:19   221s]   Number of Pad ports routed: 0
[11/24 00:30:19   221s]   Number of Power Bump ports routed: 0
[11/24 00:30:19   221s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1353.00 megs.
[11/24 00:30:19   221s] 
[11/24 00:30:19   221s] 
[11/24 00:30:19   221s] 
[11/24 00:30:19   221s]  Begin updating DB with routing results ...
[11/24 00:30:19   221s]  Updating DB with 9 io pins ...
[11/24 00:30:19   221s]  Updating DB with 123 via definition ...
[11/24 00:30:19   221s] sroute: Total CPU time used = 0:0:0
[11/24 00:30:19   221s] sroute: Total Real time used = 0:0:1
[11/24 00:30:19   221s] sroute: Total Memory used = -0.06 megs
[11/24 00:30:19   221s] sroute: Total Peak Memory used = 740.97 megs
[11/24 00:30:19   221s] <CMD> deselectAll
[11/24 00:30:20   221s] <CMD> selectInst g4579
[11/24 00:30:20   221s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[11/24 00:30:30   222s] <CMD> verifyGeometry
[11/24 00:30:30   222s]  *** Starting Verify Geometry (MEM: 741.0) ***
[11/24 00:30:30   222s] 
[11/24 00:30:30   222s]   VERIFY GEOMETRY ...... Starting Verification
[11/24 00:30:30   222s]   VERIFY GEOMETRY ...... Initializing
[11/24 00:30:30   222s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/24 00:30:30   222s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/24 00:30:30   222s]                   ...... bin size: 960
[11/24 00:30:30   222s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[11/24 00:30:30   222s] **WARN: (ENCVFG-47):	The PG pin has not been assigned to any PG net. please call globalNetConnect to assign the PG pin to net and rerun the command.
[11/24 00:30:30   222s] 
[11/24 00:30:30   222s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/24 00:30:30   222s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/24 00:30:30   222s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[11/24 00:30:30   222s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/24 00:30:30   222s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 2 Viols. 0 Wrngs.
[11/24 00:30:30   222s] VG: elapsed time: 0.00
[11/24 00:30:30   222s] Begin Summary ...
[11/24 00:30:30   222s]   Cells       : 0
[11/24 00:30:30   222s]   SameNet     : 0
[11/24 00:30:30   222s]   Wiring      : 0
[11/24 00:30:30   222s]   Antenna     : 0
[11/24 00:30:30   222s]   Short       : 2
[11/24 00:30:30   222s]   Overlap     : 0
[11/24 00:30:30   222s] End Summary
[11/24 00:30:30   222s] 
[11/24 00:30:30   222s]   Verification Complete : 2 Viols.  0 Wrngs.
[11/24 00:30:30   222s] 
[11/24 00:30:30   222s] **********End: VERIFY GEOMETRY**********
[11/24 00:30:30   222s]  *** verify geometry (CPU: 0:00:00.3  MEM: 174.4M)
[11/24 00:30:30   222s] 
[11/24 00:30:30   222s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[11/24 00:30:30   222s] <CMD> deselectAll
[11/24 00:30:38   223s] <CMD> selectInst g4606
[11/24 00:30:38   223s] <CMD> setLayerPreference violation -isVisible 1
[11/24 00:30:39   223s] <CMD> violationBrowser -all -no_display_false
[11/24 00:30:39   223s] <CMD> zoomBox 1.535 4.685 3.04 5.69
[11/24 00:30:42   223s] <CMD> zoomBox 1.535 4.685 3.04 5.69
[11/24 00:30:43   223s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 0.22 -spacing 0.2 -offset 0.6
[11/24 00:31:07   225s] 
[11/24 00:31:07   225s] **WARN: (ENCPP-193):	The currently specified top spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.0450. If violation happens, increase the spacing to around 0.2621. The recommended spacing is the square root of min enclosure area.
[11/24 00:31:07   225s] **WARN: (ENCPP-193):	The currently specified bottom spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.0450. If violation happens, increase the spacing to around 0.2621. The recommended spacing is the square root of min enclosure area.
[11/24 00:31:07   225s] **WARN: (ENCPP-193):	The currently specified left spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:31:07   225s] **WARN: (ENCPP-193):	The currently specified right spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:31:07   225s] **WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[11/24 00:31:07   225s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 915.3M) ***
[11/24 00:31:07   225s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 0.22 -spacing 0.2 -offset 0.6
[11/24 00:31:25   226s] 
[11/24 00:31:25   226s] **WARN: (ENCPP-193):	The currently specified top spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.0450. If violation happens, increase the spacing to around 0.2621. The recommended spacing is the square root of min enclosure area.
[11/24 00:31:25   226s] **WARN: (ENCPP-193):	The currently specified bottom spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal1 is 0.0450. If violation happens, increase the spacing to around 0.2621. The recommended spacing is the square root of min enclosure area.
[11/24 00:31:25   226s] **WARN: (ENCPP-193):	The currently specified left spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:31:25   226s] **WARN: (ENCPP-193):	The currently specified right spacing 0.2000  might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:31:25   226s] **WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[11/24 00:31:25   226s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 915.3M) ***
[11/24 00:31:25   226s] <CMD> deselectAll
[11/24 00:31:37   227s] <CMD> selectWire 0.4200 5.0700 2.4800 5.1900 3 VSS
[11/24 00:31:37   227s] <CMD> deselectAll
[11/24 00:31:37   227s] <CMD> selectInst g4579
[11/24 00:31:37   227s] <CMD> deselectAll
[11/24 00:31:38   227s] <CMD> selectWire 0.0000 5.0700 22.2000 5.1900 1 VSS
[11/24 00:31:38   227s] <CMD> deselectAll
[11/24 00:31:39   227s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:31:39   227s] <CMD> setLayerPreference allM1Cont -isVisible 0
[11/24 00:31:42   227s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:31:43   227s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/24 00:31:45   227s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/24 00:31:47   227s] <CMD> setLayerPreference allM3 -isVisible 0
[11/24 00:31:48   228s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/24 00:31:49   228s] <CMD> setLayerPreference allM0 -isVisible 0
[11/24 00:31:51   228s] <CMD> setLayerPreference allM4 -isVisible 0
[11/24 00:31:53   228s] <CMD> setLayerPreference allM5Cont -isVisible 0
[11/24 00:31:54   228s] <CMD> setLayerPreference allM5 -isVisible 0
[11/24 00:31:54   228s] <CMD> setLayerPreference allM6Cont -isVisible 0
[11/24 00:31:55   228s] <CMD> setLayerPreference allM6 -isVisible 0
[11/24 00:31:55   228s] <CMD> setLayerPreference allM7Cont -isVisible 0
[11/24 00:31:57   228s] <CMD> setLayerPreference allM7 -isVisible 0
[11/24 00:31:57   228s] <CMD> setLayerPreference allM8Cont -isVisible 0
[11/24 00:31:58   228s] <CMD> setLayerPreference allM8 -isVisible 0
[11/24 00:31:58   228s] <CMD> setLayerPreference allM9Cont -isVisible 0
[11/24 00:31:59   228s] <CMD> setLayerPreference allM9 -isVisible 0
[11/24 00:31:59   228s] <CMD> setLayerPreference allM10Cont -isVisible 0
[11/24 00:31:59   228s] <CMD> deselectAll
[11/24 00:32:00   228s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:32:00   228s] <CMD> deselectAll
[11/24 00:32:05   229s] <CMD> selectWire 2.4200 5.0700 2.6400 5.1900 2 VSS
[11/24 00:32:05   229s] <CMD> deselectAll
[11/24 00:32:06   229s] <CMD> selectWire 2.4200 5.0700 2.6400 5.1900 2 VSS
[11/24 00:32:06   229s] <CMD> deselectAll
[11/24 00:32:06   229s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:32:06   229s] <CMD> deselectAll
[11/24 00:32:07   229s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:32:07   229s] <CMD> setLayerPreference violation -isVisible 1
[11/24 00:32:07   229s] <CMD> violationBrowser -all -no_display_false
[11/24 00:32:07   229s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:32:07   229s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:32:07   229s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.44 -padcore_ring_bottom_layer_limit Metal1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -padcore_ring_top_layer_limit Metal3 -spacing 0.2 -xleft_offset 2 -xright_offset 3 -merge_stripes_value 0.6 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -width 0.22 -nets {VDD VSS} -stacked_via_bottom_layer Metal1
[11/24 00:32:33   230s] 
[11/24 00:32:33   230s] **WARN: (ENCPP-193):	The currently specified  spacing 0.2000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:32:33   230s] Starting stripe generation ...
[11/24 00:32:33   230s] Non-Default setAddStripeOption Settings :
[11/24 00:32:33   230s]   NONE
[11/24 00:32:33   230s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:32:33   230s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/24 00:32:33   230s] **WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 2.11 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[11/24 00:32:33   230s] Stripe generation is complete; vias are now being generated.
[11/24 00:32:33   230s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (2.53, 5.07) (2.53, 5.19) because same wire already exists.
[11/24 00:32:33   230s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (2.53, 15.33) (2.53, 15.45) because same wire already exists.
[11/24 00:32:33   230s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 915.3M) ***
[11/24 00:32:33   230s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal11 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal11 } -allowLayerChange 1 -nets { VDD VSS } -blockPin useLef -targetViaLayerRange { Metal1 Metal11 }
[11/24 00:33:08   233s] *** Begin SPECIAL ROUTE on Sat Nov 24 00:33:09 2018 ***
[11/24 00:33:09   233s] SPECIAL ROUTE ran on directory: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/24 00:33:09   233s] SPECIAL ROUTE ran on machine: ssh-soc (Linux 2.6.32-696.20.1.el6.x86_64 Xeon 2.19Ghz)
[11/24 00:33:09   233s] 
[11/24 00:33:09   233s] Begin option processing ...
[11/24 00:33:09   233s] srouteConnectPowerBump set to false
[11/24 00:33:09   233s] routeSelectNet set to "VDD VSS"
[11/24 00:33:09   233s] routeSpecial set to true
[11/24 00:33:09   233s] srouteBlockPin set to "useLef"
[11/24 00:33:09   233s] srouteBottomLayerLimit set to 1
[11/24 00:33:09   233s] srouteBottomTargetLayerLimit set to 1
[11/24 00:33:09   233s] srouteConnectConverterPin set to false
[11/24 00:33:09   233s] srouteCrossoverViaBottomLayer set to 1
[11/24 00:33:09   233s] srouteCrossoverViaTopLayer set to 11
[11/24 00:33:09   233s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/24 00:33:09   233s] srouteFollowCorePinEnd set to 3
[11/24 00:33:09   233s] srouteJogControl set to "preferWithChanges differentLayer"
[11/24 00:33:09   233s] sroutePadPinAllPorts set to true
[11/24 00:33:09   233s] sroutePreserveExistingRoutes set to true
[11/24 00:33:09   233s] srouteRoutePowerBarPortOnBothDir set to true
[11/24 00:33:09   233s] srouteStopBlockPin set to "nearestTarget"
[11/24 00:33:09   233s] srouteTopLayerLimit set to 11
[11/24 00:33:09   233s] srouteTopTargetLayerLimit set to 11
[11/24 00:33:09   233s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1353.00 megs.
[11/24 00:33:09   233s] 
[11/24 00:33:09   233s] Reading DB technology information...
[11/24 00:33:09   233s] Finished reading DB technology information.
[11/24 00:33:09   233s] Reading floorplan and netlist information...
[11/24 00:33:09   233s] Finished reading floorplan and netlist information.
[11/24 00:33:09   233s] **WARN: (ENCSR-4302):	Cap-table is found in the design, so the same information from LEF will be ignored.
[11/24 00:33:09   233s] Read in 36 layers, 11 routing layers, 1 overlap layer
[11/24 00:33:09   233s] Read in 2 nondefault rules, 0 used
[11/24 00:33:09   233s] Read in 583 macros, 45 used
[11/24 00:33:09   233s] Read in 189 components
[11/24 00:33:09   233s]   189 core components: 0 unplaced, 189 placed, 0 fixed
[11/24 00:33:09   233s] Read in 9 physical pins
[11/24 00:33:09   233s]   9 physical pins: 0 unplaced, 9 placed, 0 fixed
[11/24 00:33:09   233s] Read in 9 nets
[11/24 00:33:09   233s] Read in 2 special nets, 2 routed
[11/24 00:33:09   233s] Read in 9 terminals
[11/24 00:33:09   233s] 2 nets selected.
[11/24 00:33:09   233s] 
[11/24 00:33:09   233s] Begin power routing ...
[11/24 00:33:09   233s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:33:09   233s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:33:09   233s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/24 00:33:09   233s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:33:09   233s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:33:09   233s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:33:09   233s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:33:09   233s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/24 00:33:09   233s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:33:09   233s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:33:09   233s] **WARN: (ENCSR-1249):	Special wire at (0.000 -0.020) (0.220 0.060) is out of design boundary. Ignored.
[11/24 00:33:09   233s] **WARN: (ENCSR-1249):	Special wire at (0.000 -0.060) (22.200 0.060) is out of design boundary. Ignored.
[11/24 00:33:09   233s] **WARN: (ENCSR-1249):	Special wire at (0.000 17.040) (0.220 17.120) is out of design boundary. Ignored.
[11/24 00:33:09   233s] **WARN: (ENCSR-1249):	Special wire at (0.000 17.040) (22.200 17.160) is out of design boundary. Ignored.
[11/24 00:33:09   233s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:33:09   233s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:33:09   233s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:33:09   233s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:33:09   233s] CPU time for FollowPin 0 seconds
[11/24 00:33:09   233s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:33:09   233s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:33:09   233s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:33:09   233s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:33:09   233s] CPU time for FollowPin 0 seconds
[11/24 00:33:09   233s]   Number of IO ports routed: 0
[11/24 00:33:09   233s]   Number of Block ports routed: 0
[11/24 00:33:09   233s]   Number of Stripe ports routed: 0  open: 2
[11/24 00:33:09   233s]   Number of Core ports routed: 0  open: 11
[11/24 00:33:09   233s]   Number of Pad ports routed: 0
[11/24 00:33:09   233s]   Number of Power Bump ports routed: 0
[11/24 00:33:09   233s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1353.00 megs.
[11/24 00:33:09   233s] 
[11/24 00:33:09   233s] 
[11/24 00:33:09   233s] 
[11/24 00:33:09   233s]  Begin updating DB with routing results ...
[11/24 00:33:09   233s]  Updating DB with 9 io pins ...
[11/24 00:33:09   233s]  Updating DB with 123 via definition ...
[11/24 00:33:09   233s] sroute: Total CPU time used = 0:0:0
[11/24 00:33:09   233s] sroute: Total Real time used = 0:0:0
[11/24 00:33:09   233s] sroute: Total Memory used = -0.05 megs
[11/24 00:33:09   233s] sroute: Total Peak Memory used = 740.92 megs
[11/24 00:33:09   233s] <CMD> setLayerPreference violation -isVisible 1
[11/24 00:33:16   234s] <CMD> violationBrowser -all -no_display_false
[11/24 00:33:16   234s] <CMD> setPlaceMode -fp false
[11/24 00:33:44   236s] <CMD> placeDesign -inPlaceOpt
[11/24 00:33:44   236s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 00:33:44   236s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 00:33:44   236s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[11/24 00:33:44   236s] Type 'man ENCEXT-3493' for more detail.
[11/24 00:33:44   236s] *** Starting placeDesign concurrent flow ***
[11/24 00:33:44   236s] **INFO: Enable pre-place timing setting for timing analysis
[11/24 00:33:44   236s] Set Using Default Delay Limit as 101.
[11/24 00:33:44   236s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/24 00:33:44   236s] Set Default Net Delay as 0 ps.
[11/24 00:33:44   236s] Set Default Net Load as 0 pF. 
[11/24 00:33:44   236s] **INFO: Analyzing IO path groups for slack adjustment
[11/24 00:33:44   236s] Effort level <high> specified for reg2reg_tmp.25436 path_group
[11/24 00:33:44   236s] #################################################################################
[11/24 00:33:44   236s] # Design Stage: PostRoute
[11/24 00:33:44   236s] # Design Mode: 90nm
[11/24 00:33:44   236s] # Analysis Mode: MMMC non-OCV
[11/24 00:33:44   236s] # Extraction Mode: default
[11/24 00:33:44   236s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 00:33:44   236s] # Switching Delay Calculation Engine to AAE
[11/24 00:33:44   236s] #################################################################################
[11/24 00:33:44   236s] Calculate delays in BcWc mode...
[11/24 00:33:44   236s] Topological Sorting (CPU = 0:00:00.0, MEM = 755.8M, InitMEM = 755.8M)
[11/24 00:33:44   236s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:33:44   236s] AAE_THRD: End delay calculation. (MEM=763.332 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:33:44   236s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 763.3M) ***
[11/24 00:33:44   236s] **INFO: Disable pre-place timing setting for timing analysis
[11/24 00:33:44   236s] Set Using Default Delay Limit as 1000.
[11/24 00:33:44   236s] Set Default Net Delay as 1000 ps.
[11/24 00:33:44   236s] Set Default Net Load as 0.5 pF. 
[11/24 00:33:44   236s] *** Start deleteBufferTree ***
[11/24 00:33:44   236s] Info: Detect buffers to remove automatically.
[11/24 00:33:44   236s] Analyzing netlist ...
[11/24 00:33:44   236s] Updating netlist
[11/24 00:33:44   236s] 
[11/24 00:33:44   236s] *summary: 0 instances (buffers/inverters) removed
[11/24 00:33:44   236s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/24 00:33:44   236s] *** Starting "NanoPlace(TM) placement v#1 (mem=755.3M)" ...
[11/24 00:33:44   236s] *** Build Buffered Sizing Timing Model
[11/24 00:33:46   238s] (cpu=0:00:01.8 mem=755.3M) ***
[11/24 00:33:46   238s] *** Build Virtual Sizing Timing Model
[11/24 00:33:47   238s] (cpu=0:00:02.0 mem=755.4M) ***
[11/24 00:33:47   238s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/24 00:33:47   238s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[11/24 00:33:47   238s] Define the scan chains before using this option.
[11/24 00:33:47   238s] Type 'man ENCSP-9042' for more detail.
[11/24 00:33:47   238s] #std cell=189 (0 fixed + 189 movable) #block=0 (0 floating + 0 preplaced)
[11/24 00:33:47   238s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 00:33:47   238s] stdCell: 189 single + 0 double + 0 multi
[11/24 00:33:47   238s] Total standard cell length = 0.1776 (mm), area = 0.0003 (mm^2)
[11/24 00:33:47   238s] Core basic site is CoreSite
[11/24 00:33:47   238s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:33:47   238s] Average module density = 0.830.
[11/24 00:33:47   238s] Density for the design = 0.830.
[11/24 00:33:47   238s]        = stdcell_area 888 sites (304 um^2) / alloc_area 1070 sites (366 um^2).
[11/24 00:33:47   238s] Pin Density = 0.724.
[11/24 00:33:47   238s]             = total # of pins 643 / total Instance area 888.
[11/24 00:33:47   238s] Identified 7 spare or floating instances, with no clusters.
[11/24 00:33:47   238s] Clock gating cells determined by native netlist tracing.
[11/24 00:33:47   238s] Iteration  1: Total net bbox = 3.480e+02 (2.25e+02 1.23e+02)
[11/24 00:33:47   238s]               Est.  stn bbox = 3.798e+02 (2.45e+02 1.35e+02)
[11/24 00:33:47   238s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 765.7M
[11/24 00:33:47   238s] Iteration  2: Total net bbox = 3.480e+02 (2.25e+02 1.23e+02)
[11/24 00:33:47   238s]               Est.  stn bbox = 3.798e+02 (2.45e+02 1.35e+02)
[11/24 00:33:47   238s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 765.7M
[11/24 00:33:47   238s] Iteration  3: Total net bbox = 2.760e+02 (1.67e+02 1.09e+02)
[11/24 00:33:47   238s]               Est.  stn bbox = 3.066e+02 (1.85e+02 1.21e+02)
[11/24 00:33:47   238s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 765.7M
[11/24 00:33:47   238s] Iteration  4: Total net bbox = 1.199e+03 (7.39e+02 4.61e+02)
[11/24 00:33:47   238s]               Est.  stn bbox = 1.293e+03 (7.99e+02 4.93e+02)
[11/24 00:33:47   238s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 765.7M
[11/24 00:33:47   238s] Iteration  5: Total net bbox = 1.302e+03 (7.93e+02 5.10e+02)
[11/24 00:33:47   238s]               Est.  stn bbox = 1.405e+03 (8.57e+02 5.48e+02)
[11/24 00:33:47   238s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 765.7M
[11/24 00:33:47   238s] Iteration  6: Total net bbox = 1.298e+03 (7.86e+02 5.12e+02)
[11/24 00:33:47   238s]               Est.  stn bbox = 1.399e+03 (8.50e+02 5.50e+02)
[11/24 00:33:47   238s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 765.7M
[11/24 00:33:47   238s] *** cost = 1.298e+03 (7.86e+02 5.12e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 00:33:47   238s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 00:33:47   238s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 00:33:47   238s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 00:33:47   239s] Core basic site is CoreSite
[11/24 00:33:48   239s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:33:48   239s] *** Starting refinePlace (0:03:59 mem=730.5M) ***
[11/24 00:33:48   239s] Total net length = 1.298e+03 (7.862e+02 5.120e+02) (ext = 1.121e+02)
[11/24 00:33:48   239s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:33:48   239s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 730.5MB
[11/24 00:33:48   239s] Starting refinePlace ...
[11/24 00:33:48   239s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:33:48   239s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 00:33:48   239s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=730.5MB) @(0:03:59 - 0:03:59).
[11/24 00:33:48   239s] Move report: preRPlace moves 189 insts, mean move: 1.05 um, max move: 2.47 um
[11/24 00:33:48   239s] 	Max move on inst (g4671): (4.63, 0.82) --> (6.20, 1.71)
[11/24 00:33:48   239s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2XL
[11/24 00:33:48   239s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 00:33:48   239s] Placement tweakage begins.
[11/24 00:33:48   239s] wire length = 1.411e+03 = 8.419e+02 H + 5.689e+02 V
[11/24 00:33:48   239s] wire length = 1.369e+03 = 8.032e+02 H + 5.663e+02 V
[11/24 00:33:48   239s] Placement tweakage ends.
[11/24 00:33:48   239s] Move report: tweak moves 99 insts, mean move: 1.46 um, max move: 4.60 um
[11/24 00:33:48   239s] 	Max move on inst (FILLER_impl0_7): (5.40, 15.39) --> (0.80, 15.39)
[11/24 00:33:48   239s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:33:48   239s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=730.5MB) @(0:03:59 - 0:03:59).
[11/24 00:33:48   239s] Move report: Detail placement moves 189 insts, mean move: 1.39 um, max move: 5.29 um
[11/24 00:33:48   239s] 	Max move on inst (FILLER_impl0_7): (4.93, 16.55) --> (0.80, 15.39)
[11/24 00:33:48   239s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 730.5MB
[11/24 00:33:48   239s] Statistics of distance of Instance movement in refine placement:
[11/24 00:33:48   239s]   maximum (X+Y) =         4.55 um
[11/24 00:33:48   239s]   inst (g4684) with max move: (10.508, 0.258) -> (14.8, 0)
[11/24 00:33:48   239s]   mean    (X+Y) =         1.36 um
[11/24 00:33:48   239s] Summary Report:
[11/24 00:33:48   239s] Instances move: 182 (out of 182 movable)
[11/24 00:33:48   239s] Mean displacement: 1.36 um
[11/24 00:33:48   239s] Max displacement: 4.55 um (Instance: g4684) (10.508, 0.258) -> (14.8, 0)
[11/24 00:33:48   239s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[11/24 00:33:48   239s] Total instances moved : 182
[11/24 00:33:48   239s] Total net length = 1.369e+03 (8.032e+02 5.663e+02) (ext = 1.227e+02)
[11/24 00:33:48   239s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 730.5MB
[11/24 00:33:48   239s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=730.5MB) @(0:03:59 - 0:03:59).
[11/24 00:33:48   239s] *** Finished refinePlace (0:03:59 mem=730.5M) ***
[11/24 00:33:48   239s] Total net length = 1.375e+03 (8.032e+02 5.714e+02) (ext = 1.239e+02)
[11/24 00:33:48   239s] *** End of Placement (cpu=0:00:03.1, real=0:00:04.0, mem=730.5M) ***
[11/24 00:33:48   239s] Core basic site is CoreSite
[11/24 00:33:48   239s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:33:48   239s] default core: bins with density >  0.75 =   50 % ( 1 / 2 )
[11/24 00:33:48   239s] Density distribution unevenness ratio = 0.000%
[11/24 00:33:48   239s] *** Free Virtual Timing Model ...(mem=730.5M)
[11/24 00:33:48   239s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/24 00:33:48   239s] Core basic site is CoreSite
[11/24 00:33:48   239s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:33:48   239s] GigaOpt running with 1 threads.
[11/24 00:33:48   239s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 738.6M, totSessionCpu=0:04:00 **
[11/24 00:33:49   240s] *** optDesign -preCTS ***
[11/24 00:33:49   240s] DRC Margin: user margin 0.0; extra margin 0.2
[11/24 00:33:49   240s] Setup Target Slack: user slack 0; extra slack 0.1
[11/24 00:33:49   240s] Hold Target Slack: user slack 0
[11/24 00:33:49   240s] *** Starting trialRoute (mem=738.6M) ***
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 00:33:49   240s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 00:33:49   240s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Nr of prerouted/Fixed nets = 0
[11/24 00:33:49   240s] routingBox: (-500 -500) (22730 17600)
[11/24 00:33:49   240s] coreBox:    (0 0) (22230 17100)
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Phase 1a route (0:00:00.0 738.6M):
[11/24 00:33:49   240s] Est net length = 1.477e+03um = 8.530e+02H + 6.241e+02V
[11/24 00:33:49   240s] Usage: (12.1%H 18.9%V) = (1.076e+03um 1.617e+03um) = (1050 911)
[11/24 00:33:49   240s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 00:33:49   240s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Phase 1b route (0:00:00.0 738.6M):
[11/24 00:33:49   240s] Usage: (12.1%H 18.9%V) = (1.076e+03um 1.617e+03um) = (1050 911)
[11/24 00:33:49   240s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Phase 1c route (0:00:00.0 738.6M):
[11/24 00:33:49   240s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:33:49   240s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Phase 1d route (0:00:00.0 738.6M):
[11/24 00:33:49   240s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:33:49   240s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 738.6M)

[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Phase 1e route (0:00:00.0 738.6M):
[11/24 00:33:49   240s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:33:49   240s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Overflow: 0.00% H + 0.00% V (0:00:00.0 738.6M)

[11/24 00:33:49   240s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:33:49   240s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Congestion distribution:
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Remain	cntH		cntV
[11/24 00:33:49   240s] --------------------------------------
[11/24 00:33:49   240s] --------------------------------------
[11/24 00:33:49   240s]   5:	220	100.00%	220	100.00%
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Global route (cpu=0.0s real=0.0s 738.6M)
[11/24 00:33:49   240s] Initializing multi-corner resistance tables ...
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] *** After '-updateRemainTrks' operation: 
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Usage: (13.2%H 20.8%V) = (1.171e+03um 1.792e+03um) = (1142 1007)
[11/24 00:33:49   240s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 753.6M)

[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Congestion distribution:
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Remain	cntH		cntV
[11/24 00:33:49   240s] --------------------------------------
[11/24 00:33:49   240s] --------------------------------------
[11/24 00:33:49   240s]   5:	220	100.00%	220	100.00%
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] *** Completed Phase 1 route (0:00:00.0 753.6M) ***
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Total length: 1.623e+03um, number of vias: 1409
[11/24 00:33:49   240s] M1(H) length: 2.516e+01um, number of vias: 643
[11/24 00:33:49   240s] M2(V) length: 5.169e+02um, number of vias: 561
[11/24 00:33:49   240s] M3(H) length: 7.816e+02um, number of vias: 163
[11/24 00:33:49   240s] M4(V) length: 2.310e+02um, number of vias: 38
[11/24 00:33:49   240s] M5(H) length: 5.560e+01um, number of vias: 4
[11/24 00:33:49   240s] M6(V) length: 1.235e+01um, number of vias: 0
[11/24 00:33:49   240s] M7(H) length: 0.000e+00um, number of vias: 0
[11/24 00:33:49   240s] M8(V) length: 0.000e+00um, number of vias: 0
[11/24 00:33:49   240s] M9(H) length: 0.000e+00um, number of vias: 0
[11/24 00:33:49   240s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 00:33:49   240s] M11(H) length: 0.000e+00um
[11/24 00:33:49   240s] *** Completed Phase 2 route (0:00:00.0 753.6M) ***
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] *** Finished all Phases (cpu=0:00:00.0 mem=753.6M) ***
[11/24 00:33:49   240s] Peak Memory Usage was 753.6M 
[11/24 00:33:49   240s] *** Finished trialRoute (cpu=0:00:00.0 mem=753.6M) ***
[11/24 00:33:49   240s] 
[11/24 00:33:49   240s] Extraction called for design 'P2Blender' of instances=189 and nets=191 using extraction engine 'preRoute' .
[11/24 00:33:49   240s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[11/24 00:33:49   240s] PreRoute RC Extraction called for design P2Blender.
[11/24 00:33:49   240s] RC Extraction called in multi-corner(2) mode.
[11/24 00:33:49   240s] RCMode: PreRoute
[11/24 00:33:49   240s]       RC Corner Indexes            0       1   
[11/24 00:33:49   240s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/24 00:33:49   240s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/24 00:33:49   240s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/24 00:33:49   240s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/24 00:33:49   240s] Shrink Factor                : 1.00000
[11/24 00:33:49   240s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/24 00:33:49   240s] Using QRC technology file ...
[11/24 00:33:49   240s] Initializing multi-corner resistance tables ...
[11/24 00:33:49   240s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 753.574M)
[11/24 00:33:49   240s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[11/24 00:33:49   240s] Core basic site is CoreSite
[11/24 00:33:49   240s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:33:49   240s] #################################################################################
[11/24 00:33:49   240s] # Design Stage: PreRoute
[11/24 00:33:49   240s] # Design Mode: 90nm
[11/24 00:33:49   240s] # Analysis Mode: MMMC non-OCV
[11/24 00:33:49   240s] # Extraction Mode: default
[11/24 00:33:49   240s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 00:33:49   240s] # Switching Delay Calculation Engine to AAE
[11/24 00:33:49   240s] #################################################################################
[11/24 00:33:49   240s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[11/24 00:33:49   240s] Calculate delays in BcWc mode...
[11/24 00:33:49   240s] Topological Sorting (CPU = 0:00:00.0, MEM = 757.3M, InitMEM = 757.3M)
[11/24 00:33:49   240s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:33:49   240s] AAE_THRD: End delay calculation. (MEM=778.926 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:33:49   240s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 778.9M) ***
[11/24 00:33:49   240s] *** Starting optimizing excluded clock nets MEM= 778.9M) ***
[11/24 00:33:50   241s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 778.9M) ***
[11/24 00:33:50   241s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:33:50   241s] 
[11/24 00:33:51   242s] Netlist preparation processing... 
[11/24 00:33:51   242s] Removed 0 instance
[11/24 00:33:51   242s] *info: Marking 0 isolation instances dont touch
[11/24 00:33:51   242s] *info: Marking 0 level shifter instances dont touch
[11/24 00:33:51   242s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 861.5M, totSessionCpu=0:04:02 **
[11/24 00:33:51   242s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:33:51   242s] Begin: Area Reclaim Optimization
[11/24 00:33:51   242s] Reclaim Optimization WNS Slack 0.048  TNS Slack 0.000 Density 82.99
[11/24 00:33:52   242s] +----------+---------+--------+--------+------------+--------+
[11/24 00:33:52   242s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/24 00:33:52   242s] +----------+---------+--------+--------+------------+--------+
[11/24 00:33:52   242s] |    82.99%|        -|   0.048|   0.000|   0:00:00.0|  922.9M|
[11/24 00:33:52   242s] |    82.99%|        0|   0.048|   0.000|   0:00:00.0|  922.9M|
[11/24 00:33:52   242s] |    82.99%|        0|   0.048|   0.000|   0:00:00.0|  922.9M|
[11/24 00:33:52   242s] |    82.99%|        0|   0.048|   0.000|   0:00:00.0|  922.9M|
[11/24 00:33:52   242s] +----------+---------+--------+--------+------------+--------+
[11/24 00:33:52   242s] Reclaim Optimization End WNS Slack 0.048  TNS Slack 0.000 Density 82.99
[11/24 00:33:52   242s] 
[11/24 00:33:52   242s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/24 00:33:52   242s] --------------------------------------------------------------
[11/24 00:33:52   242s] |                                   | Total     | Sequential |
[11/24 00:33:52   242s] --------------------------------------------------------------
[11/24 00:33:52   242s] | Num insts resized                 |       0  |       0    |
[11/24 00:33:52   242s] | Num insts undone                  |       0  |       0    |
[11/24 00:33:52   242s] | Num insts Downsized               |       0  |       0    |
[11/24 00:33:52   242s] | Num insts Samesized               |       0  |       0    |
[11/24 00:33:52   242s] | Num insts Upsized                 |       0  |       0    |
[11/24 00:33:52   242s] | Num multiple commits+uncommits    |       0  |       -    |
[11/24 00:33:52   242s] --------------------------------------------------------------
[11/24 00:33:52   242s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[11/24 00:33:52   242s] Executing incremental physical updates
[11/24 00:33:52   242s] Executing incremental physical updates
[11/24 00:33:52   242s] ** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=876.77M, totSessionCpu=0:04:03).
[11/24 00:33:52   242s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 876.8M, totSessionCpu=0:04:03 **
[11/24 00:33:52   242s] Begin: GigaOpt Global Optimization
[11/24 00:33:52   242s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:33:52   242s] *info: 1 clock net excluded
[11/24 00:33:53   243s] *info: 2 special nets excluded.
[11/24 00:33:53   243s] *info: 2 no-driver nets excluded.
[11/24 00:33:53   243s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/24 00:33:53   244s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:33:53   244s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 00:33:53   244s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:33:53   244s] |   0.000|   0.000|    82.99%|   0:00:00.0|  914.9M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 00:33:53   244s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:33:53   244s] 
[11/24 00:33:53   244s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=914.9M) ***
[11/24 00:33:53   244s] 
[11/24 00:33:53   244s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=914.9M) ***
[11/24 00:33:53   244s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/24 00:33:53   244s] End: GigaOpt Global Optimization
[11/24 00:33:53   244s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 874.8M, totSessionCpu=0:04:04 **
[11/24 00:33:53   244s] *** Timing Is met
[11/24 00:33:53   244s] *** Check timing (0:00:00.0)
[11/24 00:33:53   244s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:33:53   244s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 870.7M, totSessionCpu=0:04:04 **
[11/24 00:33:53   244s] **INFO : Launching the early exit mechanism
[11/24 00:33:53   244s] *** Timing Is met
[11/24 00:33:53   244s] *** Check timing (0:00:00.0)
[11/24 00:33:53   244s] Begin: GigaOpt harden opt
[11/24 00:33:53   244s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:33:53   244s] *info: 1 clock net excluded
[11/24 00:33:54   245s] *info: 2 special nets excluded.
[11/24 00:33:54   245s] *info: 2 no-driver nets excluded.
[11/24 00:33:54   245s] Active Path Group: default 
[11/24 00:33:54   245s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:33:54   245s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 00:33:54   245s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:33:54   245s] |   0.900|   97.055|   0.000|    0.000|    82.99%|   0:00:00.0|  914.9M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 00:33:54   245s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:33:54   245s] 
[11/24 00:33:54   245s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=914.9M) ***
[11/24 00:33:54   245s] End: GigaOpt harden opt
[11/24 00:33:54   245s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 874.8M, totSessionCpu=0:04:05 **
[11/24 00:33:54   245s] *** Finished optDesign ***
[11/24 00:33:54   245s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[11/24 00:33:54   245s] *** Starting "NanoPlace(TM) placement v#1 (mem=874.8M)" ...
[11/24 00:33:54   245s] *** Build Buffered Sizing Timing Model
[11/24 00:33:56   247s] (cpu=0:00:01.8 mem=866.7M) ***
[11/24 00:33:56   247s] *** Build Virtual Sizing Timing Model
[11/24 00:33:56   247s] (cpu=0:00:02.0 mem=866.7M) ***
[11/24 00:33:56   247s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[11/24 00:33:56   247s] #std cell=189 (0 fixed + 189 movable) #block=0 (0 floating + 0 preplaced)
[11/24 00:33:57   247s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 00:33:57   247s] stdCell: 189 single + 0 double + 0 multi
[11/24 00:33:57   247s] Total standard cell length = 0.1776 (mm), area = 0.0003 (mm^2)
[11/24 00:33:57   247s] Core basic site is CoreSite
[11/24 00:33:57   247s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:33:57   247s] Average module density = 0.830.
[11/24 00:33:57   247s] Density for the design = 0.830.
[11/24 00:33:57   247s]        = stdcell_area 888 sites (304 um^2) / alloc_area 1070 sites (366 um^2).
[11/24 00:33:57   247s] Pin Density = 0.724.
[11/24 00:33:57   247s]             = total # of pins 643 / total Instance area 888.
[11/24 00:33:57   247s] Identified 7 spare or floating instances, with no clusters.
[11/24 00:33:57   247s] Clock gating cells determined by native netlist tracing.
[11/24 00:33:57   247s] Iteration  6: Total net bbox = 1.369e+03 (8.03e+02 5.66e+02)
[11/24 00:33:57   247s]               Est.  stn bbox = 1.474e+03 (8.67e+02 6.07e+02)
[11/24 00:33:57   247s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 783.6M
[11/24 00:33:57   247s] *** cost = 1.369e+03 (8.03e+02 5.66e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 00:33:57   247s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 00:33:57   247s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 00:33:57   247s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 00:33:57   247s] Core basic site is CoreSite
[11/24 00:33:57   247s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:33:57   247s] *** Starting refinePlace (0:04:08 mem=752.0M) ***
[11/24 00:33:57   247s] Total net length = 1.369e+03 (8.032e+02 5.663e+02) (ext = 1.227e+02)
[11/24 00:33:57   247s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:33:57   247s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 752.0MB
[11/24 00:33:57   247s] Starting refinePlace ...
[11/24 00:33:57   247s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:33:57   247s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 00:33:57   247s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=752.0MB) @(0:04:08 - 0:04:08).
[11/24 00:33:57   247s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:33:57   247s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 00:33:57   247s] Placement tweakage begins.
[11/24 00:33:57   247s] wire length = 1.369e+03 = 8.032e+02 H + 5.663e+02 V
[11/24 00:33:57   247s] wire length = 1.369e+03 = 8.032e+02 H + 5.663e+02 V
[11/24 00:33:57   247s] Placement tweakage ends.
[11/24 00:33:57   247s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:33:57   247s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:33:57   247s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=752.0MB) @(0:04:08 - 0:04:08).
[11/24 00:33:57   247s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:33:57   247s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 752.0MB
[11/24 00:33:57   247s] Statistics of distance of Instance movement in refine placement:
[11/24 00:33:57   247s]   maximum (X+Y) =         0.00 um
[11/24 00:33:57   247s]   mean    (X+Y) =         0.00 um
[11/24 00:33:57   247s] Total instances flipped for legalization: 86
[11/24 00:33:57   247s] Summary Report:
[11/24 00:33:57   247s] Instances move: 0 (out of 182 movable)
[11/24 00:33:57   247s] Mean displacement: 0.00 um
[11/24 00:33:57   247s] Max displacement: 0.00 um 
[11/24 00:33:57   247s] Total instances moved : 0
[11/24 00:33:57   247s] Total net length = 1.369e+03 (8.032e+02 5.663e+02) (ext = 1.227e+02)
[11/24 00:33:57   247s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 752.0MB
[11/24 00:33:57   247s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=752.0MB) @(0:04:08 - 0:04:08).
[11/24 00:33:57   247s] *** Finished refinePlace (0:04:08 mem=752.0M) ***
[11/24 00:33:57   247s] Total net length = 1.375e+03 (8.032e+02 5.714e+02) (ext = 1.239e+02)
[11/24 00:33:57   247s] *** End of Placement (cpu=0:00:02.7, real=0:00:03.0, mem=752.0M) ***
[11/24 00:33:57   247s] Core basic site is CoreSite
[11/24 00:33:57   248s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:33:57   248s] default core: bins with density >  0.75 =   50 % ( 1 / 2 )
[11/24 00:33:57   248s] Density distribution unevenness ratio = 0.000%
[11/24 00:33:57   248s] *** Free Virtual Timing Model ...(mem=752.0M)
[11/24 00:33:57   248s] Starting congestion repair ...
[11/24 00:33:57   248s] *** Starting trialRoute (mem=752.0M) ***
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 00:33:57   248s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 00:33:57   248s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Nr of prerouted/Fixed nets = 0
[11/24 00:33:57   248s] routingBox: (-500 -500) (22730 17600)
[11/24 00:33:57   248s] coreBox:    (0 0) (22230 17100)
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Phase 1a route (0:00:00.0 752.0M):
[11/24 00:33:57   248s] Est net length = 1.477e+03um = 8.530e+02H + 6.241e+02V
[11/24 00:33:57   248s] Usage: (12.1%H 18.9%V) = (1.076e+03um 1.617e+03um) = (1050 911)
[11/24 00:33:57   248s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 00:33:57   248s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Phase 1b route (0:00:00.0 752.0M):
[11/24 00:33:57   248s] Usage: (12.1%H 18.9%V) = (1.076e+03um 1.617e+03um) = (1050 911)
[11/24 00:33:57   248s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Phase 1c route (0:00:00.0 752.0M):
[11/24 00:33:57   248s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:33:57   248s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Phase 1d route (0:00:00.0 752.0M):
[11/24 00:33:57   248s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:33:57   248s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 752.0M)

[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Phase 1e route (0:00:00.0 752.0M):
[11/24 00:33:57   248s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:33:57   248s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Overflow: 0.00% H + 0.00% V (0:00:00.0 752.0M)

[11/24 00:33:57   248s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:33:57   248s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Congestion distribution:
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Remain	cntH		cntV
[11/24 00:33:57   248s] --------------------------------------
[11/24 00:33:57   248s] --------------------------------------
[11/24 00:33:57   248s]   5:	220	100.00%	220	100.00%
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Global route (cpu=0.0s real=0.0s 752.0M)
[11/24 00:33:57   248s] Initializing multi-corner resistance tables ...
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] *** After '-updateRemainTrks' operation: 
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Usage: (13.2%H 20.8%V) = (1.171e+03um 1.792e+03um) = (1142 1007)
[11/24 00:33:57   248s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 767.0M)

[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Congestion distribution:
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Remain	cntH		cntV
[11/24 00:33:57   248s] --------------------------------------
[11/24 00:33:57   248s] --------------------------------------
[11/24 00:33:57   248s]   5:	220	100.00%	220	100.00%
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] *** Completed Phase 1 route (0:00:00.0 767.0M) ***
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Total length: 1.623e+03um, number of vias: 1409
[11/24 00:33:57   248s] M1(H) length: 2.516e+01um, number of vias: 643
[11/24 00:33:57   248s] M2(V) length: 5.169e+02um, number of vias: 561
[11/24 00:33:57   248s] M3(H) length: 7.816e+02um, number of vias: 163
[11/24 00:33:57   248s] M4(V) length: 2.310e+02um, number of vias: 38
[11/24 00:33:57   248s] M5(H) length: 5.560e+01um, number of vias: 4
[11/24 00:33:57   248s] M6(V) length: 1.235e+01um, number of vias: 0
[11/24 00:33:57   248s] M7(H) length: 0.000e+00um, number of vias: 0
[11/24 00:33:57   248s] M8(V) length: 0.000e+00um, number of vias: 0
[11/24 00:33:57   248s] M9(H) length: 0.000e+00um, number of vias: 0
[11/24 00:33:57   248s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 00:33:57   248s] M11(H) length: 0.000e+00um
[11/24 00:33:57   248s] *** Completed Phase 2 route (0:00:00.0 767.0M) ***
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] *** Finished all Phases (cpu=0:00:00.0 mem=767.0M) ***
[11/24 00:33:57   248s] Peak Memory Usage was 767.0M 
[11/24 00:33:57   248s] *** Finished trialRoute (cpu=0:00:00.0 mem=767.0M) ***
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] Core basic site is CoreSite
[11/24 00:33:57   248s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:33:57   248s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] ** np local hotspot detection info verbose **
[11/24 00:33:57   248s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/24 00:33:57   248s] Trial Route Overflow 0.000000(H) 0.000000(V).
[11/24 00:33:57   248s] Start repairing congestion with level 1.
[11/24 00:33:57   248s] Skipped repairing congestion.
[11/24 00:33:57   248s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/24 00:33:57   248s] *** Finishing placeDesign concurrent flow ***
[11/24 00:33:57   248s] **placeDesign ... cpu = 0: 0:12, real = 0: 0:13, mem = 759.0M **
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] *** Summary of all messages that are not suppressed in this session:
[11/24 00:33:57   248s] Severity  ID               Count  Summary                                  
[11/24 00:33:57   248s] WARNING   ENCEXT-3493          1  The design extraction status has been re...
[11/24 00:33:57   248s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[11/24 00:33:57   248s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[11/24 00:33:57   248s] WARNING   ENCSP-9025           2  No scan chain specified/traced.          
[11/24 00:33:57   248s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[11/24 00:33:57   248s] *** Message Summary: 6 warning(s), 0 error(s)
[11/24 00:33:57   248s] 
[11/24 00:33:57   248s] <CMD> setPlaceMode -fp false
[11/24 00:35:38   252s] <CMD> placeDesign -inPlaceOpt
[11/24 00:35:38   252s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 00:35:38   252s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 00:35:38   252s] *** Starting placeDesign concurrent flow ***
[11/24 00:35:38   252s] **INFO: Enable pre-place timing setting for timing analysis
[11/24 00:35:38   252s] Set Using Default Delay Limit as 101.
[11/24 00:35:38   252s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/24 00:35:38   252s] Set Default Net Delay as 0 ps.
[11/24 00:35:38   252s] Set Default Net Load as 0 pF. 
[11/24 00:35:38   252s] **INFO: Analyzing IO path groups for slack adjustment
[11/24 00:35:38   252s] Effort level <high> specified for reg2reg_tmp.25436 path_group
[11/24 00:35:38   252s] #################################################################################
[11/24 00:35:38   252s] # Design Stage: PreRoute
[11/24 00:35:38   252s] # Design Mode: 90nm
[11/24 00:35:38   252s] # Analysis Mode: MMMC non-OCV
[11/24 00:35:38   252s] # Extraction Mode: default
[11/24 00:35:38   252s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 00:35:38   252s] # Switching Delay Calculation Engine to AAE
[11/24 00:35:38   252s] #################################################################################
[11/24 00:35:38   252s] Calculate delays in BcWc mode...
[11/24 00:35:38   252s] Topological Sorting (CPU = 0:00:00.0, MEM = 771.6M, InitMEM = 771.6M)
[11/24 00:35:38   252s] Initializing multi-corner resistance tables ...
[11/24 00:35:38   252s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:35:38   252s] AAE_THRD: End delay calculation. (MEM=775.902 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:35:38   252s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 775.9M) ***
[11/24 00:35:38   252s] **INFO: Disable pre-place timing setting for timing analysis
[11/24 00:35:38   252s] Set Using Default Delay Limit as 1000.
[11/24 00:35:38   252s] Set Default Net Delay as 1000 ps.
[11/24 00:35:38   252s] Set Default Net Load as 0.5 pF. 
[11/24 00:35:38   252s] *** Start deleteBufferTree ***
[11/24 00:35:38   252s] Info: Detect buffers to remove automatically.
[11/24 00:35:38   252s] Analyzing netlist ...
[11/24 00:35:38   252s] Updating netlist
[11/24 00:35:38   252s] 
[11/24 00:35:38   252s] *summary: 0 instances (buffers/inverters) removed
[11/24 00:35:38   252s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/24 00:35:38   252s] *** Starting "NanoPlace(TM) placement v#1 (mem=767.9M)" ...
[11/24 00:35:38   252s] *** Build Buffered Sizing Timing Model
[11/24 00:35:40   254s] (cpu=0:00:01.9 mem=767.9M) ***
[11/24 00:35:40   254s] *** Build Virtual Sizing Timing Model
[11/24 00:35:40   254s] (cpu=0:00:02.1 mem=767.9M) ***
[11/24 00:35:40   254s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/24 00:35:40   254s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[11/24 00:35:40   254s] Define the scan chains before using this option.
[11/24 00:35:40   254s] Type 'man ENCSP-9042' for more detail.
[11/24 00:35:40   254s] #std cell=189 (0 fixed + 189 movable) #block=0 (0 floating + 0 preplaced)
[11/24 00:35:41   254s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 00:35:41   254s] stdCell: 189 single + 0 double + 0 multi
[11/24 00:35:41   254s] Total standard cell length = 0.1776 (mm), area = 0.0003 (mm^2)
[11/24 00:35:41   254s] Core basic site is CoreSite
[11/24 00:35:41   254s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:35:41   254s] Average module density = 0.830.
[11/24 00:35:41   254s] Density for the design = 0.830.
[11/24 00:35:41   254s]        = stdcell_area 888 sites (304 um^2) / alloc_area 1070 sites (366 um^2).
[11/24 00:35:41   254s] Pin Density = 0.724.
[11/24 00:35:41   254s]             = total # of pins 643 / total Instance area 888.
[11/24 00:35:41   254s] Identified 7 spare or floating instances, with no clusters.
[11/24 00:35:41   254s] Clock gating cells determined by native netlist tracing.
[11/24 00:35:41   255s] Iteration  1: Total net bbox = 3.480e+02 (2.25e+02 1.23e+02)
[11/24 00:35:41   255s]               Est.  stn bbox = 3.798e+02 (2.45e+02 1.35e+02)
[11/24 00:35:41   255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 766.4M
[11/24 00:35:41   255s] Iteration  2: Total net bbox = 3.480e+02 (2.25e+02 1.23e+02)
[11/24 00:35:41   255s]               Est.  stn bbox = 3.798e+02 (2.45e+02 1.35e+02)
[11/24 00:35:41   255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 766.4M
[11/24 00:35:41   255s] Iteration  3: Total net bbox = 2.760e+02 (1.67e+02 1.09e+02)
[11/24 00:35:41   255s]               Est.  stn bbox = 3.066e+02 (1.85e+02 1.21e+02)
[11/24 00:35:41   255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 766.4M
[11/24 00:35:41   255s] Iteration  4: Total net bbox = 1.199e+03 (7.39e+02 4.61e+02)
[11/24 00:35:41   255s]               Est.  stn bbox = 1.293e+03 (7.99e+02 4.93e+02)
[11/24 00:35:41   255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 766.4M
[11/24 00:35:41   255s] Iteration  5: Total net bbox = 1.302e+03 (7.93e+02 5.10e+02)
[11/24 00:35:41   255s]               Est.  stn bbox = 1.405e+03 (8.57e+02 5.48e+02)
[11/24 00:35:41   255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 766.4M
[11/24 00:35:41   255s] Iteration  6: Total net bbox = 1.298e+03 (7.86e+02 5.12e+02)
[11/24 00:35:41   255s]               Est.  stn bbox = 1.399e+03 (8.50e+02 5.50e+02)
[11/24 00:35:41   255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 766.4M
[11/24 00:35:41   255s] *** cost = 1.298e+03 (7.86e+02 5.12e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 00:35:41   255s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 00:35:41   255s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 00:35:41   255s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 00:35:41   255s] Core basic site is CoreSite
[11/24 00:35:41   255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:35:41   255s] *** Starting refinePlace (0:04:15 mem=736.8M) ***
[11/24 00:35:41   255s] Total net length = 1.298e+03 (7.862e+02 5.120e+02) (ext = 1.121e+02)
[11/24 00:35:41   255s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:35:41   255s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 736.8MB
[11/24 00:35:41   255s] Starting refinePlace ...
[11/24 00:35:41   255s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:35:41   255s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 00:35:42   255s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=736.8MB) @(0:04:15 - 0:04:16).
[11/24 00:35:42   255s] Move report: preRPlace moves 189 insts, mean move: 1.05 um, max move: 2.47 um
[11/24 00:35:42   255s] 	Max move on inst (g4671): (4.63, 0.82) --> (6.20, 1.71)
[11/24 00:35:42   255s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2XL
[11/24 00:35:42   255s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 00:35:42   255s] Placement tweakage begins.
[11/24 00:35:42   255s] wire length = 1.411e+03 = 8.419e+02 H + 5.689e+02 V
[11/24 00:35:42   255s] wire length = 1.369e+03 = 8.032e+02 H + 5.663e+02 V
[11/24 00:35:42   255s] Placement tweakage ends.
[11/24 00:35:42   255s] Move report: tweak moves 99 insts, mean move: 1.46 um, max move: 4.60 um
[11/24 00:35:42   255s] 	Max move on inst (FILLER_impl0_7): (5.40, 15.39) --> (0.80, 15.39)
[11/24 00:35:42   255s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:35:42   255s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=736.8MB) @(0:04:16 - 0:04:16).
[11/24 00:35:42   255s] Move report: Detail placement moves 189 insts, mean move: 1.39 um, max move: 5.29 um
[11/24 00:35:42   255s] 	Max move on inst (FILLER_impl0_7): (4.93, 16.55) --> (0.80, 15.39)
[11/24 00:35:42   255s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 736.8MB
[11/24 00:35:42   255s] Statistics of distance of Instance movement in refine placement:
[11/24 00:35:42   255s]   maximum (X+Y) =         4.55 um
[11/24 00:35:42   255s]   inst (g4684) with max move: (10.508, 0.258) -> (14.8, 0)
[11/24 00:35:42   255s]   mean    (X+Y) =         1.36 um
[11/24 00:35:42   255s] Summary Report:
[11/24 00:35:42   255s] Instances move: 182 (out of 182 movable)
[11/24 00:35:42   255s] Mean displacement: 1.36 um
[11/24 00:35:42   255s] Max displacement: 4.55 um (Instance: g4684) (10.508, 0.258) -> (14.8, 0)
[11/24 00:35:42   255s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[11/24 00:35:42   255s] Total instances moved : 182
[11/24 00:35:42   255s] Total net length = 1.369e+03 (8.032e+02 5.663e+02) (ext = 1.227e+02)
[11/24 00:35:42   255s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 736.8MB
[11/24 00:35:42   255s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=736.8MB) @(0:04:15 - 0:04:16).
[11/24 00:35:42   255s] *** Finished refinePlace (0:04:16 mem=736.8M) ***
[11/24 00:35:42   255s] Total net length = 1.375e+03 (8.032e+02 5.714e+02) (ext = 1.239e+02)
[11/24 00:35:42   255s] *** End of Placement (cpu=0:00:03.3, real=0:00:04.0, mem=736.8M) ***
[11/24 00:35:42   255s] Core basic site is CoreSite
[11/24 00:35:42   255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:35:42   255s] default core: bins with density >  0.75 =   50 % ( 1 / 2 )
[11/24 00:35:42   255s] Density distribution unevenness ratio = 0.000%
[11/24 00:35:42   255s] *** Free Virtual Timing Model ...(mem=736.8M)
[11/24 00:35:42   255s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/24 00:35:42   255s] Core basic site is CoreSite
[11/24 00:35:42   255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:35:42   256s] GigaOpt running with 1 threads.
[11/24 00:35:42   256s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 744.8M, totSessionCpu=0:04:17 **
[11/24 00:35:43   257s] *** optDesign -preCTS ***
[11/24 00:35:43   257s] DRC Margin: user margin 0.0; extra margin 0.2
[11/24 00:35:43   257s] Setup Target Slack: user slack 0; extra slack 0.1
[11/24 00:35:43   257s] Hold Target Slack: user slack 0
[11/24 00:35:43   257s] *** Starting trialRoute (mem=744.8M) ***
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 00:35:43   257s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 00:35:43   257s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Nr of prerouted/Fixed nets = 0
[11/24 00:35:43   257s] routingBox: (-500 -500) (22730 17600)
[11/24 00:35:43   257s] coreBox:    (0 0) (22230 17100)
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Phase 1a route (0:00:00.0 744.8M):
[11/24 00:35:43   257s] Est net length = 1.477e+03um = 8.530e+02H + 6.241e+02V
[11/24 00:35:43   257s] Usage: (12.1%H 18.9%V) = (1.076e+03um 1.617e+03um) = (1050 911)
[11/24 00:35:43   257s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 00:35:43   257s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Phase 1b route (0:00:00.0 744.8M):
[11/24 00:35:43   257s] Usage: (12.1%H 18.9%V) = (1.076e+03um 1.617e+03um) = (1050 911)
[11/24 00:35:43   257s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Phase 1c route (0:00:00.0 744.8M):
[11/24 00:35:43   257s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:35:43   257s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Phase 1d route (0:00:00.0 744.8M):
[11/24 00:35:43   257s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:35:43   257s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 744.8M)

[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Phase 1e route (0:00:00.0 744.8M):
[11/24 00:35:43   257s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:35:43   257s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Overflow: 0.00% H + 0.00% V (0:00:00.0 744.8M)

[11/24 00:35:43   257s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:35:43   257s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Congestion distribution:
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Remain	cntH		cntV
[11/24 00:35:43   257s] --------------------------------------
[11/24 00:35:43   257s] --------------------------------------
[11/24 00:35:43   257s]   5:	220	100.00%	220	100.00%
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Global route (cpu=0.0s real=0.0s 744.8M)
[11/24 00:35:43   257s] Initializing multi-corner resistance tables ...
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] *** After '-updateRemainTrks' operation: 
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Usage: (13.2%H 20.8%V) = (1.171e+03um 1.792e+03um) = (1142 1007)
[11/24 00:35:43   257s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 759.8M)

[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Congestion distribution:
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Remain	cntH		cntV
[11/24 00:35:43   257s] --------------------------------------
[11/24 00:35:43   257s] --------------------------------------
[11/24 00:35:43   257s]   5:	220	100.00%	220	100.00%
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] *** Completed Phase 1 route (0:00:00.0 759.8M) ***
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Total length: 1.623e+03um, number of vias: 1409
[11/24 00:35:43   257s] M1(H) length: 2.516e+01um, number of vias: 643
[11/24 00:35:43   257s] M2(V) length: 5.169e+02um, number of vias: 561
[11/24 00:35:43   257s] M3(H) length: 7.816e+02um, number of vias: 163
[11/24 00:35:43   257s] M4(V) length: 2.310e+02um, number of vias: 38
[11/24 00:35:43   257s] M5(H) length: 5.560e+01um, number of vias: 4
[11/24 00:35:43   257s] M6(V) length: 1.235e+01um, number of vias: 0
[11/24 00:35:43   257s] M7(H) length: 0.000e+00um, number of vias: 0
[11/24 00:35:43   257s] M8(V) length: 0.000e+00um, number of vias: 0
[11/24 00:35:43   257s] M9(H) length: 0.000e+00um, number of vias: 0
[11/24 00:35:43   257s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 00:35:43   257s] M11(H) length: 0.000e+00um
[11/24 00:35:43   257s] *** Completed Phase 2 route (0:00:00.0 759.8M) ***
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] *** Finished all Phases (cpu=0:00:00.0 mem=759.8M) ***
[11/24 00:35:43   257s] Peak Memory Usage was 759.8M 
[11/24 00:35:43   257s] *** Finished trialRoute (cpu=0:00:00.0 mem=759.8M) ***
[11/24 00:35:43   257s] 
[11/24 00:35:43   257s] Extraction called for design 'P2Blender' of instances=189 and nets=191 using extraction engine 'preRoute' .
[11/24 00:35:43   257s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[11/24 00:35:43   257s] PreRoute RC Extraction called for design P2Blender.
[11/24 00:35:43   257s] RC Extraction called in multi-corner(2) mode.
[11/24 00:35:43   257s] RCMode: PreRoute
[11/24 00:35:43   257s]       RC Corner Indexes            0       1   
[11/24 00:35:43   257s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/24 00:35:43   257s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/24 00:35:43   257s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/24 00:35:43   257s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/24 00:35:43   257s] Shrink Factor                : 1.00000
[11/24 00:35:43   257s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/24 00:35:43   257s] Using QRC technology file ...
[11/24 00:35:43   257s] Initializing multi-corner resistance tables ...
[11/24 00:35:43   257s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 759.801M)
[11/24 00:35:43   257s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[11/24 00:35:43   257s] Core basic site is CoreSite
[11/24 00:35:43   257s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:35:43   257s] #################################################################################
[11/24 00:35:43   257s] # Design Stage: PreRoute
[11/24 00:35:43   257s] # Design Mode: 90nm
[11/24 00:35:43   257s] # Analysis Mode: MMMC non-OCV
[11/24 00:35:43   257s] # Extraction Mode: default
[11/24 00:35:43   257s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 00:35:43   257s] # Switching Delay Calculation Engine to AAE
[11/24 00:35:43   257s] #################################################################################
[11/24 00:35:43   257s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[11/24 00:35:43   257s] Calculate delays in BcWc mode...
[11/24 00:35:43   257s] Topological Sorting (CPU = 0:00:00.0, MEM = 759.8M, InitMEM = 759.8M)
[11/24 00:35:43   257s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:35:43   257s] AAE_THRD: End delay calculation. (MEM=781.387 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:35:43   257s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 781.4M) ***
[11/24 00:35:43   257s] *** Starting optimizing excluded clock nets MEM= 781.4M) ***
[11/24 00:35:44   257s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 781.4M) ***
[11/24 00:35:44   257s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:35:44   257s] 
[11/24 00:35:45   259s] Netlist preparation processing... 
[11/24 00:35:45   259s] Removed 0 instance
[11/24 00:35:45   259s] *info: Marking 0 isolation instances dont touch
[11/24 00:35:45   259s] *info: Marking 0 level shifter instances dont touch
[11/24 00:35:45   259s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 862.4M, totSessionCpu=0:04:19 **
[11/24 00:35:45   259s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:35:45   259s] Begin: Area Reclaim Optimization
[11/24 00:35:45   259s] Reclaim Optimization WNS Slack 0.048  TNS Slack 0.000 Density 82.99
[11/24 00:35:46   260s] +----------+---------+--------+--------+------------+--------+
[11/24 00:35:46   260s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/24 00:35:46   260s] +----------+---------+--------+--------+------------+--------+
[11/24 00:35:46   260s] |    82.99%|        -|   0.048|   0.000|   0:00:00.0|  923.8M|
[11/24 00:35:46   260s] |    82.99%|        0|   0.048|   0.000|   0:00:00.0|  923.8M|
[11/24 00:35:46   260s] |    82.99%|        0|   0.048|   0.000|   0:00:00.0|  923.8M|
[11/24 00:35:46   260s] |    82.99%|        0|   0.048|   0.000|   0:00:00.0|  923.8M|
[11/24 00:35:46   260s] +----------+---------+--------+--------+------------+--------+
[11/24 00:35:46   260s] Reclaim Optimization End WNS Slack 0.048  TNS Slack 0.000 Density 82.99
[11/24 00:35:46   260s] 
[11/24 00:35:46   260s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/24 00:35:46   260s] --------------------------------------------------------------
[11/24 00:35:46   260s] |                                   | Total     | Sequential |
[11/24 00:35:46   260s] --------------------------------------------------------------
[11/24 00:35:46   260s] | Num insts resized                 |       0  |       0    |
[11/24 00:35:46   260s] | Num insts undone                  |       0  |       0    |
[11/24 00:35:46   260s] | Num insts Downsized               |       0  |       0    |
[11/24 00:35:46   260s] | Num insts Samesized               |       0  |       0    |
[11/24 00:35:46   260s] | Num insts Upsized                 |       0  |       0    |
[11/24 00:35:46   260s] | Num multiple commits+uncommits    |       0  |       -    |
[11/24 00:35:46   260s] --------------------------------------------------------------
[11/24 00:35:46   260s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[11/24 00:35:46   260s] Executing incremental physical updates
[11/24 00:35:46   260s] Executing incremental physical updates
[11/24 00:35:46   260s] ** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=877.66M, totSessionCpu=0:04:20).
[11/24 00:35:46   260s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 877.7M, totSessionCpu=0:04:20 **
[11/24 00:35:46   260s] Begin: GigaOpt Global Optimization
[11/24 00:35:46   260s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:35:46   260s] *info: 1 clock net excluded
[11/24 00:35:47   261s] *info: 2 special nets excluded.
[11/24 00:35:47   261s] *info: 2 no-driver nets excluded.
[11/24 00:35:47   261s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/24 00:35:48   261s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:35:48   261s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 00:35:48   261s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:35:48   261s] |   0.000|   0.000|    82.99%|   0:00:00.0|  915.8M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 00:35:48   261s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:35:48   261s] 
[11/24 00:35:48   261s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=915.8M) ***
[11/24 00:35:48   261s] 
[11/24 00:35:48   261s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=915.8M) ***
[11/24 00:35:48   261s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/24 00:35:48   261s] End: GigaOpt Global Optimization
[11/24 00:35:48   261s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 875.7M, totSessionCpu=0:04:21 **
[11/24 00:35:48   261s] *** Timing Is met
[11/24 00:35:48   261s] *** Check timing (0:00:00.0)
[11/24 00:35:48   261s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:35:48   261s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 871.6M, totSessionCpu=0:04:22 **
[11/24 00:35:48   261s] **INFO : Launching the early exit mechanism
[11/24 00:35:48   261s] *** Timing Is met
[11/24 00:35:48   261s] *** Check timing (0:00:00.0)
[11/24 00:35:48   261s] Begin: GigaOpt harden opt
[11/24 00:35:48   261s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:35:48   261s] *info: 1 clock net excluded
[11/24 00:35:49   262s] *info: 2 special nets excluded.
[11/24 00:35:49   262s] *info: 2 no-driver nets excluded.
[11/24 00:35:49   262s] Active Path Group: default 
[11/24 00:35:49   262s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:35:49   262s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 00:35:49   262s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:35:49   262s] |   0.900|   97.055|   0.000|    0.000|    82.99%|   0:00:00.0|  915.8M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 00:35:49   262s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:35:49   262s] 
[11/24 00:35:49   262s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=915.8M) ***
[11/24 00:35:49   262s] End: GigaOpt harden opt
[11/24 00:35:49   262s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 875.7M, totSessionCpu=0:04:23 **
[11/24 00:35:49   262s] *** Finished optDesign ***
[11/24 00:35:49   262s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[11/24 00:35:49   262s] *** Starting "NanoPlace(TM) placement v#1 (mem=875.7M)" ...
[11/24 00:35:49   262s] *** Build Buffered Sizing Timing Model
[11/24 00:35:51   264s] (cpu=0:00:01.8 mem=867.6M) ***
[11/24 00:35:51   264s] *** Build Virtual Sizing Timing Model
[11/24 00:35:51   264s] (cpu=0:00:02.0 mem=867.6M) ***
[11/24 00:35:51   264s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[11/24 00:35:51   264s] #std cell=189 (0 fixed + 189 movable) #block=0 (0 floating + 0 preplaced)
[11/24 00:35:52   264s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 00:35:52   264s] stdCell: 189 single + 0 double + 0 multi
[11/24 00:35:52   264s] Total standard cell length = 0.1776 (mm), area = 0.0003 (mm^2)
[11/24 00:35:52   264s] Core basic site is CoreSite
[11/24 00:35:52   264s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:35:52   264s] Average module density = 0.830.
[11/24 00:35:52   264s] Density for the design = 0.830.
[11/24 00:35:52   264s]        = stdcell_area 888 sites (304 um^2) / alloc_area 1070 sites (366 um^2).
[11/24 00:35:52   264s] Pin Density = 0.724.
[11/24 00:35:52   264s]             = total # of pins 643 / total Instance area 888.
[11/24 00:35:52   264s] Identified 7 spare or floating instances, with no clusters.
[11/24 00:35:52   264s] Clock gating cells determined by native netlist tracing.
[11/24 00:35:52   265s] Iteration  6: Total net bbox = 1.369e+03 (8.03e+02 5.66e+02)
[11/24 00:35:52   265s]               Est.  stn bbox = 1.474e+03 (8.67e+02 6.07e+02)
[11/24 00:35:52   265s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 782.5M
[11/24 00:35:52   265s] *** cost = 1.369e+03 (8.03e+02 5.66e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 00:35:52   265s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 00:35:52   265s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 00:35:52   265s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 00:35:52   265s] Core basic site is CoreSite
[11/24 00:35:52   265s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:35:52   265s] *** Starting refinePlace (0:04:26 mem=752.6M) ***
[11/24 00:35:52   265s] Total net length = 1.369e+03 (8.032e+02 5.663e+02) (ext = 1.227e+02)
[11/24 00:35:52   265s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:35:52   265s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 752.6MB
[11/24 00:35:52   265s] Starting refinePlace ...
[11/24 00:35:52   265s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:35:52   265s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 00:35:52   265s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=752.6MB) @(0:04:26 - 0:04:26).
[11/24 00:35:52   265s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:35:52   265s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 00:35:52   265s] Placement tweakage begins.
[11/24 00:35:52   265s] wire length = 1.369e+03 = 8.032e+02 H + 5.663e+02 V
[11/24 00:35:52   265s] wire length = 1.369e+03 = 8.032e+02 H + 5.663e+02 V
[11/24 00:35:52   265s] Placement tweakage ends.
[11/24 00:35:52   265s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:35:52   265s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:35:52   265s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=752.6MB) @(0:04:26 - 0:04:26).
[11/24 00:35:52   265s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:35:52   265s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 752.6MB
[11/24 00:35:52   265s] Statistics of distance of Instance movement in refine placement:
[11/24 00:35:52   265s]   maximum (X+Y) =         0.00 um
[11/24 00:35:52   265s]   mean    (X+Y) =         0.00 um
[11/24 00:35:52   265s] Total instances flipped for legalization: 86
[11/24 00:35:52   265s] Summary Report:
[11/24 00:35:52   265s] Instances move: 0 (out of 182 movable)
[11/24 00:35:52   265s] Mean displacement: 0.00 um
[11/24 00:35:52   265s] Max displacement: 0.00 um 
[11/24 00:35:52   265s] Total instances moved : 0
[11/24 00:35:52   265s] Total net length = 1.369e+03 (8.032e+02 5.663e+02) (ext = 1.227e+02)
[11/24 00:35:52   265s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 752.6MB
[11/24 00:35:52   265s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=752.6MB) @(0:04:26 - 0:04:26).
[11/24 00:35:52   265s] *** Finished refinePlace (0:04:26 mem=752.6M) ***
[11/24 00:35:52   265s] Total net length = 1.375e+03 (8.032e+02 5.714e+02) (ext = 1.239e+02)
[11/24 00:35:52   265s] *** End of Placement (cpu=0:00:03.0, real=0:00:03.0, mem=752.6M) ***
[11/24 00:35:52   265s] Core basic site is CoreSite
[11/24 00:35:52   265s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:35:52   265s] default core: bins with density >  0.75 =   50 % ( 1 / 2 )
[11/24 00:35:52   265s] Density distribution unevenness ratio = 0.000%
[11/24 00:35:52   265s] *** Free Virtual Timing Model ...(mem=752.6M)
[11/24 00:35:52   265s] Starting congestion repair ...
[11/24 00:35:52   265s] *** Starting trialRoute (mem=752.6M) ***
[11/24 00:35:52   265s] 
[11/24 00:35:52   265s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 00:35:52   265s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 00:35:52   265s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 00:35:52   265s] 
[11/24 00:35:52   265s] Nr of prerouted/Fixed nets = 0
[11/24 00:35:52   265s] routingBox: (-500 -500) (22730 17600)
[11/24 00:35:52   265s] coreBox:    (0 0) (22230 17100)
[11/24 00:35:52   265s] 
[11/24 00:35:52   265s] Phase 1a route (0:00:00.0 752.6M):
[11/24 00:35:52   265s] Est net length = 1.477e+03um = 8.530e+02H + 6.241e+02V
[11/24 00:35:52   265s] Usage: (12.1%H 18.9%V) = (1.076e+03um 1.617e+03um) = (1050 911)
[11/24 00:35:52   265s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 00:35:52   265s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:52   265s] 
[11/24 00:35:52   265s] Phase 1b route (0:00:00.0 752.6M):
[11/24 00:35:52   265s] Usage: (12.1%H 18.9%V) = (1.076e+03um 1.617e+03um) = (1050 911)
[11/24 00:35:52   265s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:52   265s] 
[11/24 00:35:52   265s] Phase 1c route (0:00:00.0 752.6M):
[11/24 00:35:52   265s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:35:52   265s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:52   265s] 
[11/24 00:35:52   265s] Phase 1d route (0:00:00.0 752.6M):
[11/24 00:35:52   265s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:35:52   265s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:52   265s] 
[11/24 00:35:52   265s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 752.6M)

[11/24 00:35:52   265s] 
[11/24 00:35:52   265s] Phase 1e route (0:00:00.0 752.6M):
[11/24 00:35:52   265s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:35:52   265s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:52   265s] 
[11/24 00:35:52   265s] Overflow: 0.00% H + 0.00% V (0:00:00.0 752.6M)

[11/24 00:35:52   265s] Usage: (12.1%H 18.8%V) = (1.076e+03um 1.616e+03um) = (1050 910)
[11/24 00:35:52   265s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:52   265s] 
[11/24 00:35:52   265s] Congestion distribution:
[11/24 00:35:52   265s] 
[11/24 00:35:52   265s] Remain	cntH		cntV
[11/24 00:35:52   265s] --------------------------------------
[11/24 00:35:52   265s] --------------------------------------
[11/24 00:35:52   265s]   5:	220	100.00%	220	100.00%
[11/24 00:35:52   265s] 
[11/24 00:35:52   265s] Global route (cpu=0.0s real=0.0s 752.6M)
[11/24 00:35:52   265s] Initializing multi-corner resistance tables ...
[11/24 00:35:52   265s] 
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] *** After '-updateRemainTrks' operation: 
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] Usage: (13.2%H 20.8%V) = (1.171e+03um 1.792e+03um) = (1142 1007)
[11/24 00:35:53   265s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 767.7M)

[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] Congestion distribution:
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] Remain	cntH		cntV
[11/24 00:35:53   265s] --------------------------------------
[11/24 00:35:53   265s] --------------------------------------
[11/24 00:35:53   265s]   5:	220	100.00%	220	100.00%
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] *** Completed Phase 1 route (0:00:00.0 767.7M) ***
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] Total length: 1.623e+03um, number of vias: 1409
[11/24 00:35:53   265s] M1(H) length: 2.516e+01um, number of vias: 643
[11/24 00:35:53   265s] M2(V) length: 5.169e+02um, number of vias: 561
[11/24 00:35:53   265s] M3(H) length: 7.816e+02um, number of vias: 163
[11/24 00:35:53   265s] M4(V) length: 2.310e+02um, number of vias: 38
[11/24 00:35:53   265s] M5(H) length: 5.560e+01um, number of vias: 4
[11/24 00:35:53   265s] M6(V) length: 1.235e+01um, number of vias: 0
[11/24 00:35:53   265s] M7(H) length: 0.000e+00um, number of vias: 0
[11/24 00:35:53   265s] M8(V) length: 0.000e+00um, number of vias: 0
[11/24 00:35:53   265s] M9(H) length: 0.000e+00um, number of vias: 0
[11/24 00:35:53   265s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 00:35:53   265s] M11(H) length: 0.000e+00um
[11/24 00:35:53   265s] *** Completed Phase 2 route (0:00:00.0 767.7M) ***
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] *** Finished all Phases (cpu=0:00:00.1 mem=767.7M) ***
[11/24 00:35:53   265s] Peak Memory Usage was 767.7M 
[11/24 00:35:53   265s] *** Finished trialRoute (cpu=0:00:00.1 mem=767.7M) ***
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] Core basic site is CoreSite
[11/24 00:35:53   265s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:35:53   265s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] ** np local hotspot detection info verbose **
[11/24 00:35:53   265s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/24 00:35:53   265s] Trial Route Overflow 0.000000(H) 0.000000(V).
[11/24 00:35:53   265s] Start repairing congestion with level 1.
[11/24 00:35:53   265s] Skipped repairing congestion.
[11/24 00:35:53   265s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[11/24 00:35:53   265s] *** Finishing placeDesign concurrent flow ***
[11/24 00:35:53   265s] **placeDesign ... cpu = 0: 0:14, real = 0: 0:15, mem = 759.7M **
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] *** Summary of all messages that are not suppressed in this session:
[11/24 00:35:53   265s] Severity  ID               Count  Summary                                  
[11/24 00:35:53   265s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[11/24 00:35:53   265s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[11/24 00:35:53   265s] WARNING   ENCSP-9025           2  No scan chain specified/traced.          
[11/24 00:35:53   265s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[11/24 00:35:53   265s] *** Message Summary: 5 warning(s), 0 error(s)
[11/24 00:35:53   265s] 
[11/24 00:35:53   265s] <CMD> setLayerPreference violation -isVisible 1
[11/24 00:36:51   269s] <CMD> violationBrowser -all -no_display_false
[11/24 00:36:51   269s] <CMD> setLayerPreference allM0 -isVisible 1
[11/24 00:37:00   269s] <CMD> setLayerPreference allM1Cont -isVisible 1
[11/24 00:37:01   269s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:37:01   269s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/24 00:37:02   269s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/24 00:37:03   269s] <CMD> setLayerPreference allM3 -isVisible 1
[11/24 00:37:05   270s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/24 00:37:05   270s] <CMD> setLayerPreference allM4 -isVisible 1
[11/24 00:37:06   270s] <CMD> setLayerPreference allM5Cont -isVisible 1
[11/24 00:37:06   270s] <CMD> setLayerPreference allM5 -isVisible 1
[11/24 00:37:07   270s] <CMD> setLayerPreference allM6Cont -isVisible 1
[11/24 00:37:07   270s] <CMD> setLayerPreference allM6 -isVisible 1
[11/24 00:37:08   270s] <CMD> setLayerPreference allM7Cont -isVisible 1
[11/24 00:37:08   270s] <CMD> setLayerPreference allM7 -isVisible 1
[11/24 00:37:09   270s] <CMD> setLayerPreference allM8Cont -isVisible 1
[11/24 00:37:09   270s] <CMD> setLayerPreference allM8 -isVisible 1
[11/24 00:37:09   270s] <CMD> setLayerPreference allM9Cont -isVisible 1
[11/24 00:37:10   270s] <CMD> setLayerPreference allM10Cont -isVisible 1
[11/24 00:37:10   270s] <CMD> setLayerPreference allM9 -isVisible 1
[11/24 00:37:11   270s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:37:16   270s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:37:17   270s] <CMD> deselectAll
[11/24 00:37:23   271s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:37:23   271s] <CMD> windowSelect 2.578 5.167 2.447 5.066
[11/24 00:37:24   271s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:37:25   271s] <CMD> deselectAll
[11/24 00:37:26   271s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:37:26   271s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:37:26   271s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:37:26   271s] <CMD> deselectAll
[11/24 00:37:27   271s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:37:27   271s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:37:27   271s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:37:27   271s] <CMD> deselectAll
[11/24 00:37:28   272s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:37:28   272s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:37:28   272s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:37:28   272s] <CMD> deselectAll
[11/24 00:37:29   272s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:37:29   272s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:37:29   272s] <CMD> zoomBox 2.03 4.58 3.13 5.68
[11/24 00:37:29   272s] <CMD> deselectAll
[11/24 00:37:48   273s] <CMD> selectMarker 2.5300 5.0800 2.6300 5.1800 2 3 7
[11/24 00:37:48   273s] <CMD> deleteSelectedFromFPlan
[11/24 00:37:50   273s] <CMD> deleteSelectedFromFPlan
[11/24 00:37:50   273s] <CMD> selectWire 0.4200 5.0700 2.4800 5.1900 3 VSS
[11/24 00:37:52   273s] <CMD> deselectAll
[11/24 00:37:53   273s] <CMD> selectInst g2
[11/24 00:37:53   273s] <CMD> zoomBox 2.03 14.84 3.13 15.94
[11/24 00:37:57   274s] <CMD> zoomBox 2.03 14.84 3.13 15.94
[11/24 00:37:57   274s] <CMD> deleteSelectedFromFPlan
[11/24 00:37:58   274s] <CMD> deselectAll
[11/24 00:38:00   274s] <CMD> selectMarker 2.5300 15.3400 2.6300 15.4400 2 3 7
[11/24 00:38:00   274s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:00   274s] <CMD> zoomBox 21.59 -0.55 22.69 0.55
[11/24 00:38:03   274s] <CMD> zoomBox 21.59 -0.55 22.69 0.55
[11/24 00:38:03   274s] <CMD> selectMarker 22.0900 -0.0500 22.1900 0.0500 1 3 7
[11/24 00:38:04   275s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:05   275s] <CMD> zoomBox 21.59 1.16 22.69 2.26
[11/24 00:38:06   275s] <CMD> zoomBox 21.59 1.16 22.69 2.26
[11/24 00:38:07   275s] <CMD> selectMarker 22.0900 1.6600 22.1900 1.7600 1 3 7
[11/24 00:38:08   275s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:08   275s] <CMD> zoomBox 21.59 2.87 22.69 3.97
[11/24 00:38:10   275s] <CMD> zoomBox 21.59 2.87 22.69 3.97
[11/24 00:38:10   275s] <CMD> selectWire 0.0000 3.3600 22.2000 3.4800 1 VDD
[11/24 00:38:11   275s] <CMD> deselectAll
[11/24 00:38:11   275s] <CMD> selectMarker 22.0900 3.3700 22.1900 3.4700 1 3 7
[11/24 00:38:11   275s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:12   275s] <CMD> zoomBox 21.59 4.58 22.69 5.68
[11/24 00:38:16   276s] <CMD> zoomBox 21.59 4.58 22.69 5.68
[11/24 00:38:16   276s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:17   276s] <CMD> selectMarker 22.0900 5.0800 22.1900 5.1800 1 3 7
[11/24 00:38:18   276s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:19   276s] <CMD> zoomBox 21.59 6.29 22.69 7.39
[11/24 00:38:20   276s] <CMD> zoomBox 21.59 6.29 22.69 7.39
[11/24 00:38:21   276s] <CMD> selectMarker 22.0900 6.7900 22.1900 6.8900 1 3 7
[11/24 00:38:22   277s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:22   277s] <CMD> zoomBox 21.59 9.71 22.69 10.81
[11/24 00:38:23   277s] <CMD> zoomBox 21.59 9.71 22.69 10.81
[11/24 00:38:23   277s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:24   277s] <CMD> selectWire 0.0000 10.2000 22.2000 10.3200 1 VDD
[11/24 00:38:25   277s] <CMD> deselectAll
[11/24 00:38:26   277s] <CMD> selectMarker 22.0900 10.2100 22.1900 10.3100 1 3 7
[11/24 00:38:26   277s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:26   277s] <CMD> zoomBox 21.59 8.0 22.69 9.1
[11/24 00:38:28   277s] <CMD> zoomBox 21.59 8.0 22.69 9.1
[11/24 00:38:28   277s] <CMD> selectMarker 22.0900 8.5000 22.1900 8.6000 1 3 7
[11/24 00:38:28   278s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:29   278s] <CMD> zoomBox 21.59 13.13 22.69 14.23
[11/24 00:38:30   278s] <CMD> zoomBox 21.59 13.13 22.69 14.23
[11/24 00:38:30   278s] <CMD> selectMarker 22.0900 13.6300 22.1900 13.7300 1 3 7
[11/24 00:38:31   278s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:32   278s] <CMD> zoomBox 21.59 11.42 22.69 12.52
[11/24 00:38:33   278s] <CMD> zoomBox 21.59 11.42 22.69 12.52
[11/24 00:38:33   278s] <CMD> selectWire 0.0000 11.9100 22.2000 12.0300 1 VSS
[11/24 00:38:34   278s] <CMD> deselectAll
[11/24 00:38:35   278s] <CMD> selectMarker 22.0900 11.9200 22.1900 12.0200 1 3 7
[11/24 00:38:35   278s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:35   278s] <CMD> zoomBox 21.59 14.84 22.69 15.94
[11/24 00:38:37   279s] <CMD> zoomBox 21.59 14.84 22.69 15.94
[11/24 00:38:37   279s] <CMD> selectMarker 22.0900 15.3400 22.1900 15.4400 1 3 7
[11/24 00:38:37   279s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:38   279s] <CMD> zoomBox 21.59 16.55 22.69 17.65
[11/24 00:38:40   279s] <CMD> zoomBox 21.59 16.55 22.69 17.65
[11/24 00:38:40   279s] <CMD> selectMarker 22.0900 17.0500 22.1900 17.1500 1 3 7
[11/24 00:38:40   279s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:42   279s] <CMD> zoomBox 0.03 16.6 1.03 17.6
[11/24 00:38:46   280s] <CMD> zoomBox 0.03 16.6 1.03 17.6
[11/24 00:38:46   280s] <CMD> selectWire 0.4200 0.0000 0.6400 17.1000 2 VSS
[11/24 00:38:48   280s] <CMD> deselectAll
[11/24 00:38:48   280s] <CMD> selectWire 0.4200 0.0000 0.6400 17.1000 2 VSS
[11/24 00:38:48   280s] <CMD> deselectAll
[11/24 00:38:49   280s] <CMD> selectWire 0.0000 17.0400 22.2000 17.1600 1 VDD
[11/24 00:38:49   280s] <CMD> deselectAll
[11/24 00:38:50   280s] <CMD> selectWire 0.4200 0.0000 0.6400 17.1000 2 VSS
[11/24 00:38:50   280s] <CMD> zoomBox 1.535 4.685 3.04 5.69
[11/24 00:38:54   280s] <CMD> zoomBox 1.535 4.685 3.04 5.69
[11/24 00:38:54   281s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:56   281s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:58   281s] <CMD> selectWire 0.4200 5.0700 2.4800 5.1900 3 VSS
[11/24 00:38:59   281s] <CMD> deleteSelectedFromFPlan
[11/24 00:38:59   281s] <CMD> selectWire 2.4200 5.0700 2.6400 5.1900 2 VSS
[11/24 00:39:02   281s] <CMD> undo
[11/24 00:39:04   282s] <CMD> deselectAll
[11/24 00:39:06   282s] <CMD> selectWire 2.4200 5.0700 2.6400 5.1900 2 VSS
[11/24 00:39:06   282s] <CMD> deselectAll
[11/24 00:39:06   282s] <CMD> selectWire 2.4200 5.0700 2.6400 5.1900 2 VSS
[11/24 00:39:07   282s] <CMD> deselectAll
[11/24 00:39:08   282s] <CMD> selectWire 0.4200 5.0700 2.4800 5.1900 3 VSS
[11/24 00:39:08   282s] <CMD> deselectAll
[11/24 00:39:11   282s] <CMD> selectWire 0.4200 5.0700 2.4800 5.1900 3 VSS
[11/24 00:39:13   283s] <CMD> deselectAll
[11/24 00:39:14   283s] <CMD> selectWire 0.4200 5.0700 2.4800 5.1900 3 VSS
[11/24 00:39:14   283s] <CMD> deselectAll
[11/24 00:39:16   283s] <CMD> selectVia 2.3700 5.0700 2.5400 5.1900 3 VSS
[11/24 00:39:16   283s] <CMD> deselectAll
[11/24 00:39:17   283s] <CMD> selectVia 2.3700 5.0700 2.5400 5.1900 3 VSS
[11/24 00:39:17   283s] <CMD> deselectAll
[11/24 00:39:17   283s] <CMD> selectVia 2.3700 5.0700 2.5400 5.1900 3 VSS
[11/24 00:39:17   283s] <CMD> zoomBox 1.535 4.685 3.04 5.69
[11/24 00:39:24   283s] <CMD> zoomBox 1.535 4.685 3.04 5.69
[11/24 00:39:24   283s] <CMD> panCenter 2.425 5.159
[11/24 00:39:32   284s] <CMD> setLayerPreference allM2 -isVisible 0
[11/24 00:39:35   284s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/24 00:39:36   285s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/24 00:39:37   285s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/24 00:39:38   285s] <CMD> setLayerPreference allM4 -isVisible 0
[11/24 00:39:39   285s] <CMD> setLayerPreference allM5Cont -isVisible 0
[11/24 00:39:39   285s] <CMD> setLayerPreference allM5 -isVisible 0
[11/24 00:39:40   285s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:39:41   285s] <CMD> setLayerPreference allM1Cont -isVisible 0
[11/24 00:39:41   285s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:39:43   285s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:39:44   285s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:39:45   285s] <CMD> setLayerPreference allM1Cont -isVisible 1
[11/24 00:39:45   285s] <CMD> setLayerPreference allM1Cont -isVisible 0
[11/24 00:39:46   285s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:39:47   285s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/24 00:39:49   285s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/24 00:39:50   285s] <CMD> setLayerPreference allM6Cont -isVisible 0
[11/24 00:39:51   285s] <CMD> setLayerPreference allM3 -isVisible 0
[11/24 00:39:53   285s] <CMD> deselectAll
[11/24 00:39:54   285s] <CMD> selectVia 2.3700 5.0700 2.5400 5.1900 3 VSS
[11/24 00:39:54   285s] <CMD> deselectAll
[11/24 00:39:54   285s] <CMD> selectVia 2.3700 5.0700 2.5400 5.1900 3 VSS
[11/24 00:39:54   285s] <CMD> deselectAll
[11/24 00:39:55   285s] <CMD> selectVia 2.3700 5.0700 2.5400 5.1900 3 VSS
[11/24 00:39:55   285s] <CMD> deselectAll
[11/24 00:39:55   286s] <CMD> selectVia 2.3700 5.0700 2.5400 5.1900 3 VSS
[11/24 00:39:55   286s] <CMD> deselectAll
[11/24 00:39:56   286s] <CMD> selectVia 2.3700 5.0700 2.5400 5.1900 3 VSS
[11/24 00:39:56   286s] <CMD> deselectAll
[11/24 00:39:56   286s] <CMD> selectVia 2.3700 5.0700 2.5400 5.1900 3 VSS
[11/24 00:39:56   286s] <CMD> deselectAll
[11/24 00:39:57   286s] <CMD> selectVia 2.3700 5.0700 2.5400 5.1900 3 VSS
[11/24 00:39:57   286s] <CMD> deselectAll
[11/24 00:39:57   286s] <CMD> selectVia 2.3700 5.0700 2.5400 5.1900 3 VSS
[11/24 00:39:57   286s] <CMD> setLayerPreference allM2 -isVisible 1
[11/24 00:40:03   286s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/24 00:40:05   286s] <CMD> zoomBox 1.535 4.685 3.04 5.69
[11/24 00:40:08   287s] <CMD> setLayerPreference allM1Cont -isVisible 1
[11/24 00:40:10   287s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:40:11   287s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/24 00:40:11   287s] <CMD> setLayerPreference allM3 -isVisible 1
[11/24 00:40:12   287s] <CMD> zoomBox 1.535 4.685 3.04 5.69
[11/24 00:40:16   287s] <CMD> setLayerPreference allM2 -isVisible 0
[11/24 00:40:19   288s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/24 00:40:20   288s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:40:21   288s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:40:22   288s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:40:24   288s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:40:25   288s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:40:25   288s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:40:26   288s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:40:27   288s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:40:27   288s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:40:28   288s] <CMD> deselectAll
[11/24 00:40:29   288s] <CMD> selectWire 0.4200 5.0700 2.4800 5.1900 3 VSS
[11/24 00:40:29   288s] <CMD> deleteSelectedFromFPlan
[11/24 00:40:30   288s] <CMD> selectMarker 2.0350 5.1850 2.5400 5.1900 3 1 6
[11/24 00:40:31   288s] <CMD> deleteSelectedFromFPlan
[11/24 00:40:33   289s] <CMD> zoomBox 0.8825 14.7775 3.0925 15.8875
[11/24 00:40:43   289s] <CMD> zoomBox 0.8825 14.7775 3.0925 15.8875
[11/24 00:40:43   289s] <CMD> selectInst FILLER_impl0_6
[11/24 00:40:44   289s] <CMD> setLayerPreference allM1Cont -isVisible 0
[11/24 00:40:47   290s] <CMD> setLayerPreference allM0 -isVisible 0
[11/24 00:40:47   290s] <CMD> setLayerPreference allM6 -isVisible 0
[11/24 00:40:48   290s] <CMD> setLayerPreference allM3 -isVisible 0
[11/24 00:40:49   290s] <CMD> setLayerPreference allM3 -isVisible 1
[11/24 00:40:50   290s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/24 00:40:51   290s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/24 00:40:52   290s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/24 00:40:52   290s] <CMD> deselectAll
[11/24 00:40:53   290s] <CMD> selectInst g4673
[11/24 00:40:53   290s] <CMD> deselectAll
[11/24 00:40:54   290s] <CMD> selectMarker 1.4350 15.3300 2.5400 15.3350 3 1 6
[11/24 00:40:54   290s] <CMD> deleteSelectedFromFPlan
[11/24 00:40:56   290s] <CMD> zoomBox -0.5 1.21 0.5 2.21
[11/24 00:40:58   290s] <CMD> zoomBox -0.5 1.21 0.5 2.21
[11/24 00:40:59   290s] <CMD> setLayerPreference allM0 -isVisible 1
[11/24 00:41:05   291s] <CMD> setLayerPreference allM1Cont -isVisible 1
[11/24 00:41:05   291s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:41:06   291s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/24 00:41:06   291s] <CMD> selectWire 0.0000 1.6500 22.2000 1.7700 1 VSS
[11/24 00:41:08   291s] <CMD> deselectAll
[11/24 00:41:09   291s] <CMD> selectWire 0.0000 1.6500 22.2000 1.7700 1 VSS
[11/24 00:41:13   292s] <CMD> deselectAll
[11/24 00:41:14   292s] <CMD> selectWire 0.0000 1.6500 22.2000 1.7700 1 VSS
[11/24 00:41:14   292s] <CMD> deselectAll
[11/24 00:41:15   292s] <CMD> selectWire 0.0000 1.6500 22.2000 1.7700 1 VSS
[11/24 00:41:15   292s] <CMD> zoomBox -0.5 11.47 0.5 12.47
[11/24 00:41:31   293s] <CMD> zoomBox -0.5 11.47 0.5 12.47
[11/24 00:41:31   293s] <CMD> deselectAll
[11/24 00:41:32   293s] <CMD> selectWire 0.0000 11.9100 22.2000 12.0300 1 VSS
[11/24 00:41:32   293s] <CMD> zoomBox -0.5 8.05 0.5 9.05
[11/24 00:41:38   294s] <CMD> zoomBox -0.5 8.05 0.5 9.05
[11/24 00:41:38   294s] <CMD> deselectAll
[11/24 00:41:38   294s] <CMD> selectWire 0.0000 8.4900 22.2000 8.6100 1 VSS
[11/24 00:41:41   294s] <CMD> deselectAll
[11/24 00:41:41   294s] <CMD> selectWire 0.0000 8.4900 22.2000 8.6100 1 VSS
[11/24 00:41:41   294s] <CMD> zoomBox -0.5 8.05 0.5 9.05
[11/24 00:42:15   296s] <CMD> deselectAll
[11/24 00:42:15   296s] <CMD> zoomBox -0.5 1.21 0.5 2.21
[11/24 00:42:20   297s] <CMD> zoomBox -0.5 1.21 0.5 2.21
[11/24 00:42:20   297s] <CMD> selectWire 0.0000 1.6500 22.4000 1.7700 1 VSS
[11/24 00:42:21   297s] <CMD> deselectAll
[11/24 00:42:21   297s] <CMD> selectWire 0.0000 1.6500 22.4000 1.7700 1 VSS
[11/24 00:42:21   297s] <CMD> deselectAll
[11/24 00:42:35   298s] <CMD> selectWire -0.1200 1.6500 22.2800 1.7700 1 VSS
[11/24 00:42:35   298s] <CMD> deselectAll
[11/24 00:42:36   298s] **ERROR: (ENCSYT-6000):	No Object Selected.
[11/24 00:42:36   298s] <CMD> selectWire -0.1200 1.6500 22.2800 1.7700 1 VSS
[11/24 00:42:38   299s] <CMD> setLayerPreference allM1Cont -isVisible 0
[11/24 00:42:40   299s] <CMD> setLayerPreference allM1 -isVisible 0
[11/24 00:42:41   299s] <CMD> setLayerPreference allM1Cont -isVisible 1
[11/24 00:42:42   299s] <CMD> deselectAll
[11/24 00:42:43   299s] **ERROR: (ENCSYT-6000):	No Object Selected.
[11/24 00:42:44   299s] <CMD> windowSelect -0.037 1.738 0.064 1.677
[11/24 00:42:46   300s] <CMD> windowSelect -0.152 1.772 0.039 1.654
[11/24 00:42:47   300s] <CMD> setLayerPreference allM1 -isVisible 1
[11/24 00:42:49   300s] <CMD> zoomBox -0.5 1.21 0.5 2.21
[11/24 00:42:54   300s] <CMD> zoomBox -0.5 11.47 0.5 12.47
[11/24 00:42:56   301s] <CMD> zoomBox -0.5 11.47 0.5 12.47
[11/24 00:42:56   301s] <CMD> panCenter 21.966 16.676
[11/24 00:43:06   302s] <CMD> windowSelect 22.211 16.990 22.181 16.811
[11/24 00:43:08   302s] <CMD> windowSelect 22.193 16.657 22.192 16.642
[11/24 00:43:16   303s] <CMD> panCenter 22.192 16.679
[11/24 00:43:16   303s] <CMD> panCenter 22.204 16.942
[11/24 00:43:17   303s] <CMD> panCenter 22.189 15.422
[11/24 00:43:22   304s] <CMD> zoomBox -0.5 1.21 0.5 2.21
[11/24 00:43:32   305s] <CMD> zoomBox -0.5 1.21 0.5 2.21
[11/24 00:43:32   305s] <CMD> selectWire -0.1200 1.6500 22.2800 1.7700 1 VSS
[11/24 00:43:33   305s] <CMD> deselectAll
[11/24 00:43:36   306s] <CMD> selectWire -0.1200 1.6500 22.2800 1.7700 1 VSS
[11/24 00:43:36   306s] <CMD> deselectAll
[11/24 00:43:39   306s] <CMD> selectWire -0.1200 1.6500 22.2800 1.7700 1 VSS
[11/24 00:43:39   306s] <CMD> deselectAll
[11/24 00:43:39   306s] <CMD> selectWire -0.1200 1.6500 22.2800 1.7700 1 VSS
[11/24 00:43:39   306s] <CMD> deselectAll
[11/24 00:43:50   307s] <CMD> selectWire -0.1200 1.6500 21.6800 1.7700 1 VSS
[11/24 00:43:50   307s] <CMD> deselectAll
[11/24 00:43:57   307s] <CMD> panCenter 0.122 1.319
[11/24 00:44:08   308s] <CMD> setLayerPreference allM2 -isVisible 1
[11/24 00:44:10   309s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/24 00:44:11   309s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/24 00:44:11   309s] <CMD> setLayerPreference allM4 -isVisible 1
[11/24 00:44:12   309s] <CMD> setLayerPreference allM5Cont -isVisible 1
[11/24 00:44:14   309s] <CMD> setLayerPreference allM5 -isVisible 1
[11/24 00:44:14   309s] <CMD> setLayerPreference allM6Cont -isVisible 1
[11/24 00:44:15   309s] <CMD> setLayerPreference allM6 -isVisible 1
[11/24 00:44:15   309s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[11/24 00:44:34   310s] <CMD> verifyGeometry
[11/24 00:44:34   310s]  *** Starting Verify Geometry (MEM: 759.7) ***
[11/24 00:44:34   310s] 
[11/24 00:44:34   310s]   VERIFY GEOMETRY ...... Starting Verification
[11/24 00:44:34   310s]   VERIFY GEOMETRY ...... Initializing
[11/24 00:44:34   310s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/24 00:44:34   310s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/24 00:44:34   310s]                   ...... bin size: 960
[11/24 00:44:34   310s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[11/24 00:44:34   310s] **WARN: (ENCVFG-47):	The PG pin has not been assigned to any PG net. please call globalNetConnect to assign the PG pin to net and rerun the command.
[11/24 00:44:35   310s] 
[11/24 00:44:35   310s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/24 00:44:35   310s]   VERIFY GEOMETRY ...... SameNet        :  55 Viols.
[11/24 00:44:35   310s]   VERIFY GEOMETRY ...... Wiring         :  581 Viols.
[11/24 00:44:35   310s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/24 00:44:35   310s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 636 Viols. 0 Wrngs.
[11/24 00:44:35   310s] VG: elapsed time: 1.00
[11/24 00:44:35   310s] Begin Summary ...
[11/24 00:44:35   310s]   Cells       : 0
[11/24 00:44:35   310s]   SameNet     : 55
[11/24 00:44:35   310s]   Wiring      : 431
[11/24 00:44:35   310s]   Antenna     : 0
[11/24 00:44:35   310s]   Short       : 150
[11/24 00:44:35   310s]   Overlap     : 0
[11/24 00:44:35   310s] End Summary
[11/24 00:44:35   310s] 
[11/24 00:44:35   310s]   Verification Complete : 636 Viols.  0 Wrngs.
[11/24 00:44:35   310s] 
[11/24 00:44:35   310s] **********End: VERIFY GEOMETRY**********
[11/24 00:44:35   310s]  *** verify geometry (CPU: 0:00:00.3  MEM: 114.0M)
[11/24 00:44:35   310s] 
[11/24 00:44:35   310s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[11/24 00:44:35   310s] <CMD> zoomBox 9.365 1.84 10.435 2.91
[11/24 00:44:50   311s] <CMD> zoomBox 9.365 1.84 10.435 2.91
[11/24 00:44:50   311s] <CMD> setEndCapMode -reset
[11/24 00:45:16   313s] <CMD> setEndCapMode -boundary_tap false
[11/24 00:45:16   313s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 00:45:16   313s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 00:45:16   313s] <CMD> setNanoRouteMode -quiet -timingEngine CTE
[11/24 00:45:16   313s] <CMD> setEndCapMode -reset
[11/24 00:45:17   313s] <CMD> setEndCapMode -boundary_tap false
[11/24 00:45:17   313s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 00:45:17   313s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 00:45:17   313s] <CMD> setPlaceMode -fp false
[11/24 00:45:19   313s] <CMD> placeDesign -inPlaceOpt
[11/24 00:45:19   313s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 00:45:19   313s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 00:45:19   313s] *** Starting placeDesign concurrent flow ***
[11/24 00:45:19   313s] **INFO: Enable pre-place timing setting for timing analysis
[11/24 00:45:19   313s] Set Using Default Delay Limit as 101.
[11/24 00:45:19   313s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/24 00:45:19   313s] Set Default Net Delay as 0 ps.
[11/24 00:45:19   313s] Set Default Net Load as 0 pF. 
[11/24 00:45:19   313s] **INFO: Analyzing IO path groups for slack adjustment
[11/24 00:45:19   313s] Effort level <high> specified for reg2reg_tmp.25436 path_group
[11/24 00:45:19   313s] #################################################################################
[11/24 00:45:19   313s] # Design Stage: PreRoute
[11/24 00:45:19   313s] # Design Mode: 90nm
[11/24 00:45:19   313s] # Analysis Mode: MMMC non-OCV
[11/24 00:45:19   313s] # Extraction Mode: default
[11/24 00:45:19   313s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 00:45:19   313s] # Switching Delay Calculation Engine to AAE
[11/24 00:45:19   313s] #################################################################################
[11/24 00:45:19   313s] Calculate delays in BcWc mode...
[11/24 00:45:19   313s] Topological Sorting (CPU = 0:00:00.0, MEM = 873.5M, InitMEM = 873.5M)
[11/24 00:45:19   313s] Initializing multi-corner resistance tables ...
[11/24 00:45:19   313s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:45:19   313s] AAE_THRD: End delay calculation. (MEM=779.59 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:45:19   313s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 779.6M) ***
[11/24 00:45:19   313s] **INFO: Disable pre-place timing setting for timing analysis
[11/24 00:45:19   313s] Set Using Default Delay Limit as 1000.
[11/24 00:45:19   313s] Set Default Net Delay as 1000 ps.
[11/24 00:45:19   313s] Set Default Net Load as 0.5 pF. 
[11/24 00:45:19   313s] *** Start deleteBufferTree ***
[11/24 00:45:19   313s] Info: Detect buffers to remove automatically.
[11/24 00:45:19   313s] Analyzing netlist ...
[11/24 00:45:19   313s] Updating netlist
[11/24 00:45:19   313s] 
[11/24 00:45:19   313s] *summary: 0 instances (buffers/inverters) removed
[11/24 00:45:19   313s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/24 00:45:19   313s] *** Starting "NanoPlace(TM) placement v#1 (mem=771.5M)" ...
[11/24 00:45:19   313s] *** Build Buffered Sizing Timing Model
[11/24 00:45:21   315s] (cpu=0:00:02.0 mem=771.5M) ***
[11/24 00:45:21   315s] *** Build Virtual Sizing Timing Model
[11/24 00:45:21   315s] (cpu=0:00:02.2 mem=771.5M) ***
[11/24 00:45:21   315s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/24 00:45:21   315s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[11/24 00:45:21   316s] Define the scan chains before using this option.
[11/24 00:45:21   316s] Type 'man ENCSP-9042' for more detail.
[11/24 00:45:21   316s] #std cell=189 (0 fixed + 189 movable) #block=0 (0 floating + 0 preplaced)
[11/24 00:45:21   316s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 00:45:21   316s] stdCell: 189 single + 0 double + 0 multi
[11/24 00:45:21   316s] Total standard cell length = 0.1776 (mm), area = 0.0003 (mm^2)
[11/24 00:45:21   316s] Core basic site is CoreSite
[11/24 00:45:21   316s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:45:21   316s] Average module density = 0.815.
[11/24 00:45:21   316s] Density for the design = 0.815.
[11/24 00:45:21   316s]        = stdcell_area 888 sites (304 um^2) / alloc_area 1090 sites (373 um^2).
[11/24 00:45:21   316s] Pin Density = 0.724.
[11/24 00:45:21   316s]             = total # of pins 643 / total Instance area 888.
[11/24 00:45:21   316s] Identified 7 spare or floating instances, with no clusters.
[11/24 00:45:21   316s] Clock gating cells determined by native netlist tracing.
[11/24 00:45:21   316s] Iteration  1: Total net bbox = 3.440e+02 (2.21e+02 1.23e+02)
[11/24 00:45:21   316s]               Est.  stn bbox = 3.755e+02 (2.40e+02 1.35e+02)
[11/24 00:45:21   316s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 769.5M
[11/24 00:45:21   316s] Iteration  2: Total net bbox = 3.440e+02 (2.21e+02 1.23e+02)
[11/24 00:45:21   316s]               Est.  stn bbox = 3.755e+02 (2.40e+02 1.35e+02)
[11/24 00:45:21   316s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 769.5M
[11/24 00:45:21   316s] Iteration  3: Total net bbox = 2.763e+02 (1.67e+02 1.09e+02)
[11/24 00:45:21   316s]               Est.  stn bbox = 3.068e+02 (1.85e+02 1.22e+02)
[11/24 00:45:21   316s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 769.5M
[11/24 00:45:21   316s] Iteration  4: Total net bbox = 1.203e+03 (7.44e+02 4.59e+02)
[11/24 00:45:22   316s]               Est.  stn bbox = 1.296e+03 (8.05e+02 4.91e+02)
[11/24 00:45:22   316s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 769.5M
[11/24 00:45:22   316s] Iteration  5: Total net bbox = 1.302e+03 (7.92e+02 5.10e+02)
[11/24 00:45:22   316s]               Est.  stn bbox = 1.405e+03 (8.58e+02 5.48e+02)
[11/24 00:45:22   316s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 769.5M
[11/24 00:45:22   316s] Iteration  6: Total net bbox = 1.298e+03 (7.86e+02 5.13e+02)
[11/24 00:45:22   316s]               Est.  stn bbox = 1.401e+03 (8.50e+02 5.50e+02)
[11/24 00:45:22   316s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 769.5M
[11/24 00:45:22   316s] *** cost = 1.298e+03 (7.86e+02 5.13e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
[11/24 00:45:22   316s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 00:45:22   316s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[11/24 00:45:22   316s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 00:45:22   316s] Core basic site is CoreSite
[11/24 00:45:22   316s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:45:22   316s] *** Starting refinePlace (0:05:17 mem=742.9M) ***
[11/24 00:45:22   316s] Total net length = 1.298e+03 (7.858e+02 5.126e+02) (ext = 1.080e+02)
[11/24 00:45:22   316s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:45:22   316s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 742.9MB
[11/24 00:45:22   316s] Starting refinePlace ...
[11/24 00:45:22   316s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:45:22   316s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 00:45:22   317s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=742.9MB) @(0:05:17 - 0:05:17).
[11/24 00:45:22   317s] Move report: preRPlace moves 189 insts, mean move: 1.06 um, max move: 3.27 um
[11/24 00:45:22   317s] 	Max move on inst (g4573): (20.27, 9.56) --> (18.00, 8.55)
[11/24 00:45:22   317s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
[11/24 00:45:22   317s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 00:45:22   317s] Placement tweakage begins.
[11/24 00:45:22   317s] wire length = 1.370e+03 = 8.207e+02 H + 5.493e+02 V
[11/24 00:45:22   317s] wire length = 1.335e+03 = 7.856e+02 H + 5.497e+02 V
[11/24 00:45:22   317s] Placement tweakage ends.
[11/24 00:45:22   317s] Move report: tweak moves 92 insts, mean move: 1.47 um, max move: 6.20 um
[11/24 00:45:22   317s] 	Max move on inst (FILLER_impl0_4): (14.40, 5.13) --> (20.60, 5.13)
[11/24 00:45:22   317s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:45:22   317s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=742.9MB) @(0:05:17 - 0:05:17).
[11/24 00:45:22   317s] Move report: Detail placement moves 189 insts, mean move: 1.43 um, max move: 5.91 um
[11/24 00:45:22   317s] 	Max move on inst (g4684): (9.64, 0.14) --> (15.40, 0.00)
[11/24 00:45:22   317s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 742.9MB
[11/24 00:45:22   317s] Statistics of distance of Instance movement in refine placement:
[11/24 00:45:22   317s]   maximum (X+Y) =         5.91 um
[11/24 00:45:22   317s]   inst (g4684) with max move: (9.638, 0.145) -> (15.4, 0)
[11/24 00:45:22   317s]   mean    (X+Y) =         1.37 um
[11/24 00:45:22   317s] Summary Report:
[11/24 00:45:22   317s] Instances move: 182 (out of 182 movable)
[11/24 00:45:22   317s] Mean displacement: 1.37 um
[11/24 00:45:22   317s] Max displacement: 5.91 um (Instance: g4684) (9.638, 0.145) -> (15.4, 0)
[11/24 00:45:22   317s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[11/24 00:45:22   317s] Total instances moved : 182
[11/24 00:45:22   317s] Total net length = 1.335e+03 (7.856e+02 5.497e+02) (ext = 1.145e+02)
[11/24 00:45:22   317s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 742.9MB
[11/24 00:45:22   317s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=742.9MB) @(0:05:17 - 0:05:17).
[11/24 00:45:22   317s] *** Finished refinePlace (0:05:17 mem=742.9M) ***
[11/24 00:45:22   317s] Total net length = 1.339e+03 (7.856e+02 5.539e+02) (ext = 1.151e+02)
[11/24 00:45:22   317s] *** End of Placement (cpu=0:00:03.3, real=0:00:03.0, mem=742.9M) ***
[11/24 00:45:22   317s] Core basic site is CoreSite
[11/24 00:45:22   317s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:45:22   317s] default core: bins with density >  0.75 =   50 % ( 1 / 2 )
[11/24 00:45:22   317s] Density distribution unevenness ratio = 0.638%
[11/24 00:45:22   317s] *** Free Virtual Timing Model ...(mem=742.9M)
[11/24 00:45:22   317s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/24 00:45:23   317s] Core basic site is CoreSite
[11/24 00:45:23   317s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:45:23   317s] GigaOpt running with 1 threads.
[11/24 00:45:23   317s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 749.0M, totSessionCpu=0:05:18 **
[11/24 00:45:24   318s] *** optDesign -preCTS ***
[11/24 00:45:24   318s] DRC Margin: user margin 0.0; extra margin 0.2
[11/24 00:45:24   318s] Setup Target Slack: user slack 0; extra slack 0.1
[11/24 00:45:24   318s] Hold Target Slack: user slack 0
[11/24 00:45:24   318s] *** Starting trialRoute (mem=749.0M) ***
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 00:45:24   318s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 00:45:24   318s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Nr of prerouted/Fixed nets = 0
[11/24 00:45:24   318s] routingBox: (-500 -500) (22730 17600)
[11/24 00:45:24   318s] coreBox:    (0 0) (22230 17100)
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Phase 1a route (0:00:00.0 749.0M):
[11/24 00:45:24   318s] Est net length = 1.426e+03um = 8.257e+02H + 5.998e+02V
[11/24 00:45:24   318s] Usage: (11.8%H 18.5%V) = (1.048e+03um 1.590e+03um) = (1025 898)
[11/24 00:45:24   318s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 00:45:24   318s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Phase 1b route (0:00:00.0 749.0M):
[11/24 00:45:24   318s] Usage: (11.8%H 18.5%V) = (1.047e+03um 1.590e+03um) = (1024 898)
[11/24 00:45:24   318s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Phase 1c route (0:00:00.0 749.0M):
[11/24 00:45:24   318s] Usage: (11.8%H 18.5%V) = (1.045e+03um 1.586e+03um) = (1022 896)
[11/24 00:45:24   318s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Phase 1d route (0:00:00.0 749.0M):
[11/24 00:45:24   318s] Usage: (11.8%H 18.5%V) = (1.045e+03um 1.586e+03um) = (1022 896)
[11/24 00:45:24   318s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 749.0M)

[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Phase 1e route (0:00:00.0 749.0M):
[11/24 00:45:24   318s] Usage: (11.8%H 18.5%V) = (1.045e+03um 1.586e+03um) = (1022 896)
[11/24 00:45:24   318s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Overflow: 0.00% H + 0.00% V (0:00:00.0 749.0M)

[11/24 00:45:24   318s] Usage: (11.8%H 18.5%V) = (1.045e+03um 1.586e+03um) = (1022 896)
[11/24 00:45:24   318s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Congestion distribution:
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Remain	cntH		cntV
[11/24 00:45:24   318s] --------------------------------------
[11/24 00:45:24   318s] --------------------------------------
[11/24 00:45:24   318s]   5:	220	100.00%	220	100.00%
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Global route (cpu=0.0s real=0.0s 749.0M)
[11/24 00:45:24   318s] Initializing multi-corner resistance tables ...
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] *** After '-updateRemainTrks' operation: 
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Usage: (12.5%H 19.8%V) = (1.108e+03um 1.703e+03um) = (1085 960)
[11/24 00:45:24   318s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 764.0M)

[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Congestion distribution:
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Remain	cntH		cntV
[11/24 00:45:24   318s] --------------------------------------
[11/24 00:45:24   318s] --------------------------------------
[11/24 00:45:24   318s]   5:	220	100.00%	220	100.00%
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] *** Completed Phase 1 route (0:00:00.0 764.0M) ***
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Total length: 1.591e+03um, number of vias: 1345
[11/24 00:45:24   318s] M1(H) length: 2.521e+01um, number of vias: 643
[11/24 00:45:24   318s] M2(V) length: 5.526e+02um, number of vias: 552
[11/24 00:45:24   318s] M3(H) length: 7.694e+02um, number of vias: 135
[11/24 00:45:24   318s] M4(V) length: 2.012e+02um, number of vias: 15
[11/24 00:45:24   318s] M5(H) length: 4.300e+01um, number of vias: 0
[11/24 00:45:24   318s] M6(V) length: 0.000e+00um, number of vias: 0
[11/24 00:45:24   318s] M7(H) length: 0.000e+00um, number of vias: 0
[11/24 00:45:24   318s] M8(V) length: 0.000e+00um, number of vias: 0
[11/24 00:45:24   318s] M9(H) length: 0.000e+00um, number of vias: 0
[11/24 00:45:24   318s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 00:45:24   318s] M11(H) length: 0.000e+00um
[11/24 00:45:24   318s] *** Completed Phase 2 route (0:00:00.0 764.0M) ***
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] *** Finished all Phases (cpu=0:00:00.0 mem=764.0M) ***
[11/24 00:45:24   318s] Peak Memory Usage was 764.0M 
[11/24 00:45:24   318s] *** Finished trialRoute (cpu=0:00:00.0 mem=764.0M) ***
[11/24 00:45:24   318s] 
[11/24 00:45:24   318s] Extraction called for design 'P2Blender' of instances=189 and nets=191 using extraction engine 'preRoute' .
[11/24 00:45:24   318s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[11/24 00:45:24   318s] PreRoute RC Extraction called for design P2Blender.
[11/24 00:45:24   318s] RC Extraction called in multi-corner(2) mode.
[11/24 00:45:24   318s] RCMode: PreRoute
[11/24 00:45:24   318s]       RC Corner Indexes            0       1   
[11/24 00:45:24   318s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/24 00:45:24   318s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/24 00:45:24   318s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/24 00:45:24   318s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/24 00:45:24   318s] Shrink Factor                : 1.00000
[11/24 00:45:24   318s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/24 00:45:24   318s] Using QRC technology file ...
[11/24 00:45:24   318s] Initializing multi-corner resistance tables ...
[11/24 00:45:24   318s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 763.973M)
[11/24 00:45:24   318s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[11/24 00:45:24   318s] Core basic site is CoreSite
[11/24 00:45:24   318s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:45:24   318s] #################################################################################
[11/24 00:45:24   318s] # Design Stage: PreRoute
[11/24 00:45:24   318s] # Design Mode: 90nm
[11/24 00:45:24   318s] # Analysis Mode: MMMC non-OCV
[11/24 00:45:24   318s] # Extraction Mode: default
[11/24 00:45:24   318s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 00:45:24   318s] # Switching Delay Calculation Engine to AAE
[11/24 00:45:24   318s] #################################################################################
[11/24 00:45:24   318s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[11/24 00:45:24   318s] Calculate delays in BcWc mode...
[11/24 00:45:24   318s] Topological Sorting (CPU = 0:00:00.0, MEM = 764.0M, InitMEM = 764.0M)
[11/24 00:45:24   318s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:45:24   318s] AAE_THRD: End delay calculation. (MEM=781.324 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:45:24   318s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 781.3M) ***
[11/24 00:45:24   318s] *** Starting optimizing excluded clock nets MEM= 781.3M) ***
[11/24 00:45:24   318s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 781.3M) ***
[11/24 00:45:24   318s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:45:24   318s] 
[11/24 00:45:26   320s] Netlist preparation processing... 
[11/24 00:45:26   320s] Removed 0 instance
[11/24 00:45:26   320s] *info: Marking 0 isolation instances dont touch
[11/24 00:45:26   320s] *info: Marking 0 level shifter instances dont touch
[11/24 00:45:26   320s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 863.9M, totSessionCpu=0:05:20 **
[11/24 00:45:26   320s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:45:26   320s] Begin: Area Reclaim Optimization
[11/24 00:45:26   320s] Reclaim Optimization WNS Slack 0.048  TNS Slack 0.000 Density 81.47
[11/24 00:45:27   321s] +----------+---------+--------+--------+------------+--------+
[11/24 00:45:27   321s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/24 00:45:27   321s] +----------+---------+--------+--------+------------+--------+
[11/24 00:45:27   321s] |    81.47%|        -|   0.048|   0.000|   0:00:00.0|  925.3M|
[11/24 00:45:27   321s] |    81.47%|        0|   0.048|   0.000|   0:00:00.0|  925.3M|
[11/24 00:45:27   321s] |    81.47%|        0|   0.048|   0.000|   0:00:00.0|  925.3M|
[11/24 00:45:27   321s] |    81.47%|        0|   0.048|   0.000|   0:00:00.0|  925.3M|
[11/24 00:45:27   321s] +----------+---------+--------+--------+------------+--------+
[11/24 00:45:27   321s] Reclaim Optimization End WNS Slack 0.048  TNS Slack 0.000 Density 81.47
[11/24 00:45:27   321s] 
[11/24 00:45:27   321s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/24 00:45:27   321s] --------------------------------------------------------------
[11/24 00:45:27   321s] |                                   | Total     | Sequential |
[11/24 00:45:27   321s] --------------------------------------------------------------
[11/24 00:45:27   321s] | Num insts resized                 |       0  |       0    |
[11/24 00:45:27   321s] | Num insts undone                  |       0  |       0    |
[11/24 00:45:27   321s] | Num insts Downsized               |       0  |       0    |
[11/24 00:45:27   321s] | Num insts Samesized               |       0  |       0    |
[11/24 00:45:27   321s] | Num insts Upsized                 |       0  |       0    |
[11/24 00:45:27   321s] | Num multiple commits+uncommits    |       0  |       -    |
[11/24 00:45:27   321s] --------------------------------------------------------------
[11/24 00:45:27   321s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[11/24 00:45:27   321s] Executing incremental physical updates
[11/24 00:45:27   321s] Executing incremental physical updates
[11/24 00:45:27   321s] ** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=879.16M, totSessionCpu=0:05:21).
[11/24 00:45:27   321s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 879.2M, totSessionCpu=0:05:21 **
[11/24 00:45:27   321s] Begin: GigaOpt Global Optimization
[11/24 00:45:27   321s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:45:27   321s] *info: 1 clock net excluded
[11/24 00:45:28   321s] *info: 2 special nets excluded.
[11/24 00:45:28   321s] *info: 2 no-driver nets excluded.
[11/24 00:45:28   321s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/24 00:45:28   322s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:45:28   322s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 00:45:28   322s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:45:28   322s] |   0.000|   0.000|    81.47%|   0:00:00.0|  917.3M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 00:45:28   322s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:45:28   322s] 
[11/24 00:45:28   322s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=917.3M) ***
[11/24 00:45:28   322s] 
[11/24 00:45:28   322s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=917.3M) ***
[11/24 00:45:28   322s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/24 00:45:28   322s] End: GigaOpt Global Optimization
[11/24 00:45:28   322s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 877.2M, totSessionCpu=0:05:22 **
[11/24 00:45:28   322s] *** Timing Is met
[11/24 00:45:28   322s] *** Check timing (0:00:00.0)
[11/24 00:45:28   322s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:45:28   322s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 873.1M, totSessionCpu=0:05:22 **
[11/24 00:45:28   322s] **INFO : Launching the early exit mechanism
[11/24 00:45:28   322s] *** Timing Is met
[11/24 00:45:28   322s] *** Check timing (0:00:00.0)
[11/24 00:45:28   322s] Begin: GigaOpt harden opt
[11/24 00:45:28   322s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:45:28   322s] *info: 1 clock net excluded
[11/24 00:45:29   323s] *info: 2 special nets excluded.
[11/24 00:45:29   323s] *info: 2 no-driver nets excluded.
[11/24 00:45:29   323s] Active Path Group: default 
[11/24 00:45:29   323s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:45:29   323s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 00:45:29   323s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:45:29   323s] |   0.900|   97.108|   0.000|    0.000|    81.47%|   0:00:00.0|  917.3M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 00:45:29   323s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:45:29   323s] 
[11/24 00:45:29   323s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=917.3M) ***
[11/24 00:45:29   323s] End: GigaOpt harden opt
[11/24 00:45:29   323s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 877.2M, totSessionCpu=0:05:23 **
[11/24 00:45:29   323s] *** Finished optDesign ***
[11/24 00:45:29   323s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[11/24 00:45:29   323s] *** Starting "NanoPlace(TM) placement v#1 (mem=877.2M)" ...
[11/24 00:45:29   323s] *** Build Buffered Sizing Timing Model
[11/24 00:45:31   325s] (cpu=0:00:02.0 mem=869.1M) ***
[11/24 00:45:31   325s] *** Build Virtual Sizing Timing Model
[11/24 00:45:31   325s] (cpu=0:00:02.1 mem=869.1M) ***
[11/24 00:45:31   325s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[11/24 00:45:31   325s] #std cell=189 (0 fixed + 189 movable) #block=0 (0 floating + 0 preplaced)
[11/24 00:45:32   325s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 00:45:32   325s] stdCell: 189 single + 0 double + 0 multi
[11/24 00:45:32   325s] Total standard cell length = 0.1776 (mm), area = 0.0003 (mm^2)
[11/24 00:45:32   325s] Core basic site is CoreSite
[11/24 00:45:32   325s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:45:32   325s] Average module density = 0.815.
[11/24 00:45:32   325s] Density for the design = 0.815.
[11/24 00:45:32   325s]        = stdcell_area 888 sites (304 um^2) / alloc_area 1090 sites (373 um^2).
[11/24 00:45:32   325s] Pin Density = 0.724.
[11/24 00:45:32   325s]             = total # of pins 643 / total Instance area 888.
[11/24 00:45:32   325s] Identified 7 spare or floating instances, with no clusters.
[11/24 00:45:32   325s] Clock gating cells determined by native netlist tracing.
[11/24 00:45:32   325s] Iteration  6: Total net bbox = 1.335e+03 (7.86e+02 5.50e+02)
[11/24 00:45:32   325s]               Est.  stn bbox = 1.440e+03 (8.50e+02 5.90e+02)
[11/24 00:45:32   325s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 784.4M
[11/24 00:45:32   325s] *** cost = 1.335e+03 (7.86e+02 5.50e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 00:45:32   325s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 00:45:32   325s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 00:45:32   325s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 00:45:32   326s] Core basic site is CoreSite
[11/24 00:45:32   326s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:45:32   326s] *** Starting refinePlace (0:05:26 mem=755.6M) ***
[11/24 00:45:32   326s] Total net length = 1.335e+03 (7.856e+02 5.497e+02) (ext = 1.145e+02)
[11/24 00:45:32   326s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:45:32   326s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 755.6MB
[11/24 00:45:32   326s] Starting refinePlace ...
[11/24 00:45:32   326s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:45:32   326s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 00:45:32   326s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=755.6MB) @(0:05:26 - 0:05:26).
[11/24 00:45:32   326s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:45:32   326s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 00:45:32   326s] Placement tweakage begins.
[11/24 00:45:32   326s] wire length = 1.335e+03 = 7.856e+02 H + 5.497e+02 V
[11/24 00:45:32   326s] wire length = 1.332e+03 = 7.826e+02 H + 5.493e+02 V
[11/24 00:45:32   326s] Placement tweakage ends.
[11/24 00:45:32   326s] Move report: tweak moves 16 insts, mean move: 1.26 um, max move: 2.91 um
[11/24 00:45:32   326s] 	Max move on inst (g4621): (17.60, 5.13) --> (18.80, 3.42)
[11/24 00:45:32   326s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:45:32   326s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=755.6MB) @(0:05:26 - 0:05:26).
[11/24 00:45:32   326s] Move report: Detail placement moves 16 insts, mean move: 1.26 um, max move: 2.91 um
[11/24 00:45:32   326s] 	Max move on inst (g4621): (17.60, 5.13) --> (18.80, 3.42)
[11/24 00:45:32   326s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 755.6MB
[11/24 00:45:32   326s] Statistics of distance of Instance movement in refine placement:
[11/24 00:45:32   326s]   maximum (X+Y) =         2.91 um
[11/24 00:45:32   326s]   inst (g4621) with max move: (17.6, 5.13) -> (18.8, 3.42)
[11/24 00:45:32   326s]   mean    (X+Y) =         1.26 um
[11/24 00:45:32   326s] Total instances flipped for legalization: 90
[11/24 00:45:32   326s] Summary Report:
[11/24 00:45:32   326s] Instances move: 16 (out of 182 movable)
[11/24 00:45:32   326s] Mean displacement: 1.26 um
[11/24 00:45:32   326s] Max displacement: 2.91 um (Instance: g4621) (17.6, 5.13) -> (18.8, 3.42)
[11/24 00:45:32   326s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
[11/24 00:45:32   326s] Total instances moved : 16
[11/24 00:45:32   326s] Total net length = 1.332e+03 (7.826e+02 5.493e+02) (ext = 1.148e+02)
[11/24 00:45:32   326s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 755.6MB
[11/24 00:45:32   326s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=755.6MB) @(0:05:26 - 0:05:26).
[11/24 00:45:32   326s] *** Finished refinePlace (0:05:26 mem=755.6M) ***
[11/24 00:45:32   326s] Total net length = 1.336e+03 (7.826e+02 5.535e+02) (ext = 1.154e+02)
[11/24 00:45:32   326s] *** End of Placement (cpu=0:00:02.9, real=0:00:03.0, mem=755.6M) ***
[11/24 00:45:32   326s] Core basic site is CoreSite
[11/24 00:45:32   326s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:45:32   326s] default core: bins with density >  0.75 =   50 % ( 1 / 2 )
[11/24 00:45:32   326s] Density distribution unevenness ratio = 0.638%
[11/24 00:45:32   326s] *** Free Virtual Timing Model ...(mem=755.6M)
[11/24 00:45:32   326s] Starting congestion repair ...
[11/24 00:45:32   326s] *** Starting trialRoute (mem=755.6M) ***
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 00:45:32   326s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 00:45:32   326s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Nr of prerouted/Fixed nets = 0
[11/24 00:45:32   326s] routingBox: (-500 -500) (22730 17600)
[11/24 00:45:32   326s] coreBox:    (0 0) (22230 17100)
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Phase 1a route (0:00:00.0 755.6M):
[11/24 00:45:32   326s] Est net length = 1.414e+03um = 8.197e+02H + 5.947e+02V
[11/24 00:45:32   326s] Usage: (11.7%H 18.4%V) = (1.040e+03um 1.578e+03um) = (1017 891)
[11/24 00:45:32   326s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 00:45:32   326s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Phase 1b route (0:00:00.0 755.6M):
[11/24 00:45:32   326s] Usage: (11.7%H 18.4%V) = (1.039e+03um 1.577e+03um) = (1016 891)
[11/24 00:45:32   326s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Phase 1c route (0:00:00.0 755.6M):
[11/24 00:45:32   326s] Usage: (11.7%H 18.3%V) = (1.037e+03um 1.574e+03um) = (1014 889)
[11/24 00:45:32   326s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Phase 1d route (0:00:00.0 755.6M):
[11/24 00:45:32   326s] Usage: (11.7%H 18.3%V) = (1.037e+03um 1.574e+03um) = (1014 889)
[11/24 00:45:32   326s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 755.6M)

[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Phase 1e route (0:00:00.0 755.6M):
[11/24 00:45:32   326s] Usage: (11.7%H 18.3%V) = (1.037e+03um 1.574e+03um) = (1014 889)
[11/24 00:45:32   326s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Overflow: 0.00% H + 0.00% V (0:00:00.0 755.6M)

[11/24 00:45:32   326s] Usage: (11.7%H 18.3%V) = (1.037e+03um 1.574e+03um) = (1014 889)
[11/24 00:45:32   326s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Congestion distribution:
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Remain	cntH		cntV
[11/24 00:45:32   326s] --------------------------------------
[11/24 00:45:32   326s] --------------------------------------
[11/24 00:45:32   326s]   5:	220	100.00%	220	100.00%
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Global route (cpu=0.0s real=0.0s 755.6M)
[11/24 00:45:32   326s] Initializing multi-corner resistance tables ...
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] *** After '-updateRemainTrks' operation: 
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Usage: (12.4%H 19.6%V) = (1.100e+03um 1.683e+03um) = (1077 949)
[11/24 00:45:32   326s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 770.6M)

[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Congestion distribution:
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Remain	cntH		cntV
[11/24 00:45:32   326s] --------------------------------------
[11/24 00:45:32   326s] --------------------------------------
[11/24 00:45:32   326s]   5:	220	100.00%	220	100.00%
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] *** Completed Phase 1 route (0:00:00.0 770.6M) ***
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Total length: 1.579e+03um, number of vias: 1336
[11/24 00:45:32   326s] M1(H) length: 2.521e+01um, number of vias: 643
[11/24 00:45:32   326s] M2(V) length: 5.651e+02um, number of vias: 544
[11/24 00:45:32   326s] M3(H) length: 7.618e+02um, number of vias: 132
[11/24 00:45:32   326s] M4(V) length: 1.797e+02um, number of vias: 17
[11/24 00:45:32   326s] M5(H) length: 4.680e+01um, number of vias: 0
[11/24 00:45:32   326s] M6(V) length: 0.000e+00um, number of vias: 0
[11/24 00:45:32   326s] M7(H) length: 0.000e+00um, number of vias: 0
[11/24 00:45:32   326s] M8(V) length: 0.000e+00um, number of vias: 0
[11/24 00:45:32   326s] M9(H) length: 0.000e+00um, number of vias: 0
[11/24 00:45:32   326s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 00:45:32   326s] M11(H) length: 0.000e+00um
[11/24 00:45:32   326s] *** Completed Phase 2 route (0:00:00.0 770.6M) ***
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] *** Finished all Phases (cpu=0:00:00.1 mem=770.6M) ***
[11/24 00:45:32   326s] Peak Memory Usage was 770.6M 
[11/24 00:45:32   326s] *** Finished trialRoute (cpu=0:00:00.1 mem=770.6M) ***
[11/24 00:45:32   326s] 
[11/24 00:45:32   326s] Core basic site is CoreSite
[11/24 00:45:33   326s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:45:33   326s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/24 00:45:33   326s] 
[11/24 00:45:33   326s] ** np local hotspot detection info verbose **
[11/24 00:45:33   326s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/24 00:45:33   326s] 
[11/24 00:45:33   326s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/24 00:45:33   326s] Trial Route Overflow 0.000000(H) 0.000000(V).
[11/24 00:45:33   326s] Start repairing congestion with level 1.
[11/24 00:45:33   326s] Skipped repairing congestion.
[11/24 00:45:33   326s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[11/24 00:45:33   326s] *** Finishing placeDesign concurrent flow ***
[11/24 00:45:33   326s] **placeDesign ... cpu = 0: 0:13, real = 0: 0:14, mem = 762.6M **
[11/24 00:45:33   326s] 
[11/24 00:45:33   326s] *** Summary of all messages that are not suppressed in this session:
[11/24 00:45:33   326s] Severity  ID               Count  Summary                                  
[11/24 00:45:33   326s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[11/24 00:45:33   326s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[11/24 00:45:33   326s] WARNING   ENCSP-9025           2  No scan chain specified/traced.          
[11/24 00:45:33   326s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[11/24 00:45:33   326s] *** Message Summary: 5 warning(s), 0 error(s)
[11/24 00:45:33   326s] 
[11/24 00:45:33   326s] <CMD> encMessage warning 0
[11/24 00:45:44   327s] Suppress "**WARN ..." messages.
[11/24 00:45:44   327s] <CMD> encMessage debug 0
[11/24 00:45:44   327s] <CMD> encMessage info 0
[11/24 00:45:44   327s] **WARN: (ENCSYC-6163):	Command 'freeDesign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[11/24 00:45:44   327s] Free PSO.
[11/24 00:45:44   327s] 
[11/24 00:45:45   327s] 
[11/24 00:45:45   327s] Info (SM2C): Status of key globals:
[11/24 00:45:45   327s] 	 MMMC-by-default flow     : 1
[11/24 00:45:45   327s] 	 Default MMMC objs envvar : 0
[11/24 00:45:45   327s] 	 Data portability         : 0
[11/24 00:45:45   327s] 	 MMMC PV Emulation        : 0
[11/24 00:45:45   327s] 	 MMMC debug               : 0
[11/24 00:45:45   327s] 	 Init_Design flow         : 1
[11/24 00:45:45   327s] 
[11/24 00:45:45   327s] 
[11/24 00:45:45   327s] 	 CTE SM2C global          : false
[11/24 00:45:45   327s] 	 Reporting view filter    : false
[11/24 00:45:45   327s] Loading global variable file /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR/P2Blender.enc.dat/P2Blender.globals ...
[11/24 00:45:45   327s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[11/24 00:45:45   328s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[11/24 00:45:45   328s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[11/24 00:45:45   328s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[11/24 00:45:45   328s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[11/24 00:45:45   328s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[11/24 00:45:45   328s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:45:45   328s] **WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 00:45:45   328s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=5.50min, fe_real=63.33min, fe_mem=629.1M) ***
[11/24 00:45:47   329s] **WARN: (ENCFP-3961):	The techSite 'CornerSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist  in  the LEF library. Check and correct the LEF file.
[11/24 00:45:47   329s] **WARN: (ENCFP-3961):	The techSite 'IOSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist  in  the LEF library. Check and correct the LEF file.
[11/24 00:45:47   329s] Loading preference file /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR/P2Blender.enc.dat/enc.pref.tcl ...
[11/24 00:45:47   330s] Loading mode file /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR/P2Blender.enc.dat/P2Blender.mode ...
[11/24 00:45:47   330s] **WARN: analysis view av_lsMin_rcBest_cmFunc not found, use default_view_setup
[11/24 00:45:47   330s] Loading place ...
[11/24 00:45:57   336s] **WARN: (ENCSP-311):	From restore design about 100.00% of instances are not placed. 
[11/24 00:45:57   336s] Most probably the design imported is partially placed. Rerun full placement to place these instances.
[11/24 00:45:57   336s] Loading route ...
[11/24 00:45:57   336s] <CMD> getIoFlowFlag
[11/24 00:46:42   339s] <CMD> setIoFlowFlag 0
[11/24 00:46:48   339s] <CMD> floorPlan -site CoreSite -r 0.769230769231 0.5 0.0 0.0 0.0 0.0
[11/24 00:46:48   339s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/24 00:46:48   339s] <CMD> uiSetTool select
[11/24 00:46:48   339s] <CMD> getIoFlowFlag
[11/24 00:46:48   339s] <CMD> fit
[11/24 00:46:48   339s] <CMD> setIoFlowFlag 0
[11/24 00:46:49   339s] <CMD> floorPlan -site CoreSite -r 0.664899257688 0.500016 0.0 0.0 0.0 0.0
[11/24 00:46:49   339s] <CMD> uiSetTool select
[11/24 00:46:49   339s] <CMD> getIoFlowFlag
[11/24 00:46:49   339s] <CMD> fit
[11/24 00:46:49   339s] <CMD> getIoFlowFlag
[11/24 00:46:58   340s] <CMD> setIoFlowFlag 0
[11/24 00:47:17   341s] <CMD> floorPlan -site CoreSite -r 0.664899257688 0.500016 3 3 3 3
[11/24 00:47:17   341s] Adjusting Core to Bottom to: 3.0400.
[11/24 00:47:17   341s] <CMD> uiSetTool select
[11/24 00:47:17   341s] <CMD> getIoFlowFlag
[11/24 00:47:17   341s] <CMD> fit
[11/24 00:47:17   341s] <CMD> setIoFlowFlag 0
[11/24 00:47:19   341s] <CMD> floorPlan -site CoreSite -r 0.664899257688 0.500016 3.0 3.04 3.0 3.0
[11/24 00:47:19   341s] <CMD> uiSetTool select
[11/24 00:47:22   341s] <CMD> getIoFlowFlag
[11/24 00:47:22   341s] <CMD> fit
[11/24 00:47:22   341s] <CMD> saveDesign P2Blender2.enc
[11/24 00:47:32   342s] Writing Netlist "P2Blender2.enc.dat/P2Blender.v.gz" ...
[11/24 00:47:32   342s] Saving AAE Data ...
[11/24 00:47:32   342s] Saving configuration ...
[11/24 00:47:32   342s] Saving preference file P2Blender2.enc.dat/enc.pref.tcl ...
[11/24 00:47:32   342s] Saving floorplan ...
[11/24 00:47:32   342s] Saving Drc markers ...
[11/24 00:47:32   342s] ... No Drc file written since there is no markers found.
[11/24 00:47:32   342s] Saving placement ...
[11/24 00:47:32   342s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=714.9M) ***
[11/24 00:47:32   342s] Saving route ...
[11/24 00:47:32   342s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=714.9M) ***
[11/24 00:47:33   342s] Writing DEF file 'P2Blender2.enc.dat/P2Blender.def.gz', current time is Sat Nov 24 00:47:33 2018 ...
[11/24 00:47:33   342s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[11/24 00:47:33   342s] DEF file 'P2Blender2.enc.dat/P2Blender.def.gz' is written, current time is Sat Nov 24 00:47:33 2018 ...
[11/24 00:47:33   342s] Copying LEF files...
[11/24 00:47:33   342s] ...
[11/24 00:47:33   342s] Copying Non-ILM Constraints file(s)...
[11/24 00:47:33   342s] Modifying View File...
[11/24 00:47:33   342s] Updating MMMC files...
[11/24 00:47:33   342s] Checking if file contains nested files: P2Blender_map.sdc
[11/24 00:47:33   342s] Modifying Globals File...
[11/24 00:47:33   342s] Modifying Power Constraints File...
[11/24 00:47:34   343s] Generated self-contained design: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/24 00:47:34   343s] *** Message Summary: 0 warning(s), 0 error(s)
[11/24 00:47:34   343s] 
[11/24 00:47:34   343s] <CMD> saveDesign P2Blender2.enc
[11/24 00:47:34   343s] Writing Netlist "P2Blender2.enc.dat.tmp/P2Blender.v.gz" ...
[11/24 00:47:34   343s] Saving AAE Data ...
[11/24 00:47:34   343s] Saving configuration ...
[11/24 00:47:34   343s] Saving preference file P2Blender2.enc.dat.tmp/enc.pref.tcl ...
[11/24 00:47:34   343s] Saving floorplan ...
[11/24 00:47:34   343s] Saving Drc markers ...
[11/24 00:47:34   343s] ... No Drc file written since there is no markers found.
[11/24 00:47:34   343s] Saving placement ...
[11/24 00:47:34   343s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=715.1M) ***
[11/24 00:47:34   343s] Saving route ...
[11/24 00:47:34   343s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=715.1M) ***
[11/24 00:47:34   343s] Writing DEF file 'P2Blender2.enc.dat.tmp/P2Blender.def.gz', current time is Sat Nov 24 00:47:34 2018 ...
[11/24 00:47:34   343s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[11/24 00:47:34   343s] DEF file 'P2Blender2.enc.dat.tmp/P2Blender.def.gz' is written, current time is Sat Nov 24 00:47:34 2018 ...
[11/24 00:47:34   343s] Copying LEF files...
[11/24 00:47:34   343s] ...
[11/24 00:47:34   343s] Copying Non-ILM Constraints file(s)...
[11/24 00:47:34   343s] Modifying View File...
[11/24 00:47:35   343s] Updating MMMC files...
[11/24 00:47:35   343s] Checking if file contains nested files: P2Blender_map.sdc
[11/24 00:47:35   343s] Modifying Globals File...
[11/24 00:47:35   344s] Modifying Power Constraints File...
[11/24 00:47:36   344s] Generated self-contained design: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/24 00:47:36   344s] *** Message Summary: 0 warning(s), 0 error(s)
[11/24 00:47:36   344s] 
[11/24 00:47:36   344s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 1 -spacing 0.25 -offset 0.6
[11/24 00:48:22   347s] 
[11/24 00:48:22   347s] The power planner created 8 wires.
[11/24 00:48:22   347s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 715.2M) ***
[11/24 00:48:22   347s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal11 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal11 } -allowLayerChange 1 -nets { VDD VSS } -blockPin useLef -targetViaLayerRange { Metal1 Metal11 }
[11/24 00:48:46   349s] *** Begin SPECIAL ROUTE on Sat Nov 24 00:48:46 2018 ***
[11/24 00:48:46   349s] SPECIAL ROUTE ran on directory: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/24 00:48:46   349s] SPECIAL ROUTE ran on machine: ssh-soc (Linux 2.6.32-696.20.1.el6.x86_64 Xeon 2.19Ghz)
[11/24 00:48:46   349s] 
[11/24 00:48:46   349s] Begin option processing ...
[11/24 00:48:46   349s] srouteConnectPowerBump set to false
[11/24 00:48:46   349s] routeSelectNet set to "VDD VSS"
[11/24 00:48:46   349s] routeSpecial set to true
[11/24 00:48:46   349s] srouteBlockPin set to "useLef"
[11/24 00:48:46   349s] srouteBottomLayerLimit set to 1
[11/24 00:48:46   349s] srouteBottomTargetLayerLimit set to 1
[11/24 00:48:46   349s] srouteConnectConverterPin set to false
[11/24 00:48:46   349s] srouteCrossoverViaBottomLayer set to 1
[11/24 00:48:46   349s] srouteCrossoverViaTopLayer set to 11
[11/24 00:48:46   349s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/24 00:48:46   349s] srouteFollowCorePinEnd set to 3
[11/24 00:48:46   349s] srouteJogControl set to "preferWithChanges differentLayer"
[11/24 00:48:46   349s] sroutePadPinAllPorts set to true
[11/24 00:48:46   349s] sroutePreserveExistingRoutes set to true
[11/24 00:48:46   349s] srouteRoutePowerBarPortOnBothDir set to true
[11/24 00:48:46   349s] srouteStopBlockPin set to "nearestTarget"
[11/24 00:48:46   349s] srouteTopLayerLimit set to 11
[11/24 00:48:46   349s] srouteTopTargetLayerLimit set to 11
[11/24 00:48:46   349s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1353.00 megs.
[11/24 00:48:46   349s] 
[11/24 00:48:46   349s] Reading DB technology information...
[11/24 00:48:46   349s] Finished reading DB technology information.
[11/24 00:48:46   349s] Reading floorplan and netlist information...
[11/24 00:48:46   349s] Finished reading floorplan and netlist information.
[11/24 00:48:46   349s] **WARN: (ENCSR-4302):	Cap-table is found in the design, so the same information from LEF will be ignored.
[11/24 00:48:46   349s] Read in 36 layers, 11 routing layers, 1 overlap layer
[11/24 00:48:47   349s] Read in 2 nondefault rules, 0 used
[11/24 00:48:47   349s] Read in 583 macros, 41 used
[11/24 00:48:47   349s] Read in 41 components
[11/24 00:48:47   349s]   41 core components: 41 unplaced, 0 placed, 0 fixed
[11/24 00:48:47   349s] Read in 9 logical pins
[11/24 00:48:47   349s] Read in 9 nets
[11/24 00:48:47   349s] Read in 2 special nets, 2 routed
[11/24 00:48:47   349s] 2 nets selected.
[11/24 00:48:47   349s] 
[11/24 00:48:47   349s] Begin power routing ...
[11/24 00:48:47   349s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:48:47   349s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:48:47   349s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/24 00:48:47   349s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:48:47   349s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:48:47   349s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:48:47   349s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 00:48:47   349s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/24 00:48:47   349s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 00:48:47   349s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 00:48:47   349s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:48:47   349s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:48:47   349s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 00:48:47   349s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:48:47   349s] CPU time for FollowPin 0 seconds
[11/24 00:48:47   349s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:48:47   349s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:48:47   349s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 00:48:47   349s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 00:48:47   349s] CPU time for FollowPin 0 seconds
[11/24 00:48:47   349s]   Number of IO ports routed: 0
[11/24 00:48:47   349s]   Number of Block ports routed: 0
[11/24 00:48:47   349s]   Number of Stripe ports routed: 0
[11/24 00:48:47   349s]   Number of Core ports routed: 24
[11/24 00:48:47   349s]   Number of Pad ports routed: 0
[11/24 00:48:47   349s]   Number of Power Bump ports routed: 0
[11/24 00:48:47   349s]   Number of Followpin connections: 12
[11/24 00:48:47   349s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1353.00 megs.
[11/24 00:48:47   349s] 
[11/24 00:48:47   349s] 
[11/24 00:48:47   349s] 
[11/24 00:48:47   349s]  Begin updating DB with routing results ...
[11/24 00:48:47   349s]  Updating DB with 121 via definition ...
[11/24 00:48:47   349s] 
sroute post-processing starts at Sat Nov 24 00:48:47 2018
The viaGen is rebuilding shadow vias for net VSS.
[11/24 00:48:47   349s] sroute post-processing ends at Sat Nov 24 00:48:47 2018

sroute post-processing starts at Sat Nov 24 00:48:47 2018
The viaGen is rebuilding shadow vias for net VDD.
[11/24 00:48:47   349s] sroute post-processing ends at Sat Nov 24 00:48:47 2018
sroute: Total CPU time used = 0:0:0
[11/24 00:48:47   349s] sroute: Total Real time used = 0:0:1
[11/24 00:48:47   349s] sroute: Total Memory used = 0.00 megs
[11/24 00:48:47   349s] sroute: Total Peak Memory used = 715.15 megs
[11/24 00:48:47   349s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.44 -padcore_ring_bottom_layer_limit Metal1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -padcore_ring_top_layer_limit Metal3 -spacing 0.2 -xleft_offset 2 -xright_offset 3 -merge_stripes_value 0.6 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -width 0.22 -nets {VDD VSS} -stacked_via_bottom_layer Metal1
[11/24 00:49:07   350s] 
[11/24 00:49:07   350s] **WARN: (ENCPP-193):	The currently specified  spacing 0.2000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:49:07   350s] Starting stripe generation ...
[11/24 00:49:07   350s] Non-Default setAddStripeOption Settings :
[11/24 00:49:07   350s]   NONE
[11/24 00:49:07   350s] Stripe generation is complete; vias are now being generated.
[11/24 00:49:07   350s] The power planner created 2 wires.
[11/24 00:49:07   350s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 715.2M) ***
[11/24 00:49:07   350s] <CMD> set sprCreateIeStripeNets {}
[11/24 00:49:13   351s] <CMD> set sprCreateIeStripeLayers {}
[11/24 00:49:13   351s] <CMD> set sprCreateIeStripeWidth 10.0
[11/24 00:49:13   351s] <CMD> set sprCreateIeStripeSpacing 2.0
[11/24 00:49:13   351s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/24 00:49:13   351s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.44 -padcore_ring_bottom_layer_limit Metal1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -padcore_ring_top_layer_limit Metal3 -spacing 0.2 -merge_stripes_value 0.6 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -width 0.22 -nets {VDD VSS} -stacked_via_bottom_layer Metal1
[11/24 00:49:14   351s] 
[11/24 00:49:14   351s] **WARN: (ENCPP-193):	The currently specified  spacing 0.2000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:49:14   351s] Starting stripe generation ...
[11/24 00:49:14   351s] Non-Default setAddStripeOption Settings :
[11/24 00:49:14   351s]   NONE
[11/24 00:49:14   351s] **WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 3.11 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[11/24 00:49:14   351s] Stripe generation is complete; vias are now being generated.
[11/24 00:49:14   351s] The power planner created 1 wires.
[11/24 00:49:14   351s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 715.2M) ***
[11/24 00:49:14   351s] <CMD> selectWire 5.4200 0.1900 5.6400 24.7000 2 VSS
[11/24 00:49:33   352s] <CMD> deleteSelectedFromFPlan
[11/24 00:49:36   353s] <CMD> selectWire 5.0000 1.4400 5.2200 23.4500 2 VDD
[11/24 00:49:37   353s] <CMD> deleteSelectedFromFPlan
[11/24 00:49:38   353s] <CMD> selectWire 3.4200 0.1900 3.6400 24.7000 2 VSS
[11/24 00:49:42   353s] <CMD> deselectAll
[11/24 00:49:42   353s] <CMD> selectWire 3.4200 0.1900 3.6400 24.7000 2 VSS
[11/24 00:49:42   353s] <CMD> deleteSelectedFromFPlan
[11/24 00:49:45   354s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.44 -padcore_ring_bottom_layer_limit Metal1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -padcore_ring_top_layer_limit Metal3 -spacing 0.2 -merge_stripes_value 0.6 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -stop_x 11 -width 0.22 -nets {VDD VSS} -start_x 3 -stacked_via_bottom_layer Metal1
[11/24 00:50:17   356s] 
[11/24 00:50:17   356s] **WARN: (ENCPP-193):	The currently specified  spacing 0.2000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:50:17   356s] Starting stripe generation ...
[11/24 00:50:17   356s] Non-Default setAddStripeOption Settings :
[11/24 00:50:17   356s]   NONE
[11/24 00:50:17   356s] **WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 3.11 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[11/24 00:50:17   356s] Stripe generation is complete; vias are now being generated.
[11/24 00:50:17   356s] The power planner created 1 wires.
[11/24 00:50:17   356s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 715.2M) ***
[11/24 00:50:17   356s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.44 -padcore_ring_bottom_layer_limit Metal1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -padcore_ring_top_layer_limit Metal3 -spacing 0.2 -merge_stripes_value 0.6 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -stop_x 11 -width 0.22 -nets {VDD VSS} -start_x 3 -stacked_via_bottom_layer Metal1
[11/24 00:50:18   356s] 
[11/24 00:50:18   356s] **WARN: (ENCPP-193):	The currently specified  spacing 0.2000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.0550. If violation happens, increase the spacing to around 0.2845. The recommended spacing is the square root of min enclosure area.
[11/24 00:50:18   356s] Starting stripe generation ...
[11/24 00:50:18   356s] Non-Default setAddStripeOption Settings :
[11/24 00:50:18   356s]   NONE
[11/24 00:50:18   356s] **WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 3.11 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[11/24 00:50:18   356s] Stripe generation is complete; vias are now being generated.
[11/24 00:50:18   356s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (3.53, 0.19) (3.53, 24.70) because same wire already exists.
[11/24 00:50:18   356s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 715.2M) ***
[11/24 00:50:18   356s] <CMD> setPinAssignMode -pinEditInBatch false
[11/24 00:50:46   358s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin clk
[11/24 00:50:46   358s] Successfully spread [1] pins.
[11/24 00:50:46   358s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 715.2M).
[11/24 00:50:46   358s] <CMD> setPinAssignMode -pinEditInBatch false
[11/24 00:50:59   358s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin {{Mode[0]} {Mode[1]} {Mode[2]} {Mode[3]} {Mode[4]}}
[11/24 00:50:59   358s] Successfully spread [5] pins.
[11/24 00:50:59   358s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 715.2M).
[11/24 00:50:59   358s] <CMD> setPinAssignMode -pinEditInBatch false
[11/24 00:51:03   359s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin reset
[11/24 00:51:03   359s] Successfully spread [1] pins.
[11/24 00:51:03   359s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 715.2M).
[11/24 00:51:03   359s] <CMD> setPinAssignMode -pinEditInBatch false
[11/24 00:51:11   359s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin {{y[0]} {y[1]}}
[11/24 00:51:11   359s] Successfully spread [2] pins.
[11/24 00:51:11   359s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 715.2M).
[11/24 00:51:11   359s] <CMD> setPinAssignMode -pinEditInBatch false
[11/24 00:51:12   359s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.38 -start 0.0 1.995 -pin {{y[0]} {y[1]}}
[11/24 00:51:12   359s] Successfully spread [2] pins.
[11/24 00:51:12   359s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 715.2M).
[11/24 00:51:12   359s] <CMD> setEndCapMode -reset
[11/24 00:51:32   361s] <CMD> setEndCapMode -boundary_tap false
[11/24 00:51:32   361s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[11/24 00:51:32   361s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 00:51:32   361s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 00:51:32   361s] <CMD> setPlaceMode -reset
[11/24 00:51:32   361s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/24 00:51:32   361s] <CMD> setEndCapMode -reset
[11/24 00:51:33   361s] <CMD> setEndCapMode -boundary_tap false
[11/24 00:51:33   361s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 00:51:33   361s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 00:51:33   361s] <CMD> setPlaceMode -fp false
[11/24 00:51:34   361s] <CMD> placeDesign -inPlaceOpt
[11/24 00:51:34   361s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 00:51:34   361s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 00:51:34   361s] *** Starting placeDesign concurrent flow ***
[11/24 00:51:34   361s] **INFO: Enable pre-place timing setting for timing analysis
[11/24 00:51:34   361s] Set Using Default Delay Limit as 101.
[11/24 00:51:34   361s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/24 00:51:34   361s] Set Default Net Delay as 0 ps.
[11/24 00:51:34   361s] Set Default Net Load as 0 pF. 
[11/24 00:51:34   361s] **INFO: Analyzing IO path groups for slack adjustment
[11/24 00:51:34   361s] Effort level <high> specified for reg2reg_tmp.25436 path_group
[11/24 00:51:34   361s] #################################################################################
[11/24 00:51:34   361s] # Design Stage: PreRoute
[11/24 00:51:34   361s] # Design Mode: 90nm
[11/24 00:51:34   361s] # Analysis Mode: MMMC non-OCV
[11/24 00:51:34   361s] # Extraction Mode: default
[11/24 00:51:34   361s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 00:51:34   361s] # Switching Delay Calculation Engine to AAE
[11/24 00:51:34   361s] #################################################################################
[11/24 00:51:34   361s] Calculate delays in BcWc mode...
[11/24 00:51:35   362s] Topological Sorting (CPU = 0:00:00.0, MEM = 738.2M, InitMEM = 738.2M)
[11/24 00:51:35   362s]  AAE_INFO: Swapping Delay calculation library interface data to disk.
[11/24 00:51:36   363s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:51:36   363s] AAE_THRD: End delay calculation. (MEM=780.23 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:51:36   363s] *** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 780.2M) ***
[11/24 00:51:36   363s] **INFO: Disable pre-place timing setting for timing analysis
[11/24 00:51:36   363s] Set Using Default Delay Limit as 1000.
[11/24 00:51:36   363s] Set Default Net Delay as 1000 ps.
[11/24 00:51:36   363s] Set Default Net Load as 0.5 pF. 
[11/24 00:51:36   363s] *** Start deleteBufferTree ***
[11/24 00:51:36   363s] Info: Detect buffers to remove automatically.
[11/24 00:51:36   363s] Analyzing netlist ...
[11/24 00:51:36   363s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[11/24 00:51:36   363s] Updating netlist
[11/24 00:51:36   363s] 
[11/24 00:51:36   363s] *summary: 0 instances (buffers/inverters) removed
[11/24 00:51:36   363s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/24 00:51:36   363s] *** Starting "NanoPlace(TM) placement v#1 (mem=772.2M)" ...
[11/24 00:51:36   363s] *** Build Buffered Sizing Timing Model
[11/24 00:51:38   365s] (cpu=0:00:02.0 mem=772.2M) ***
[11/24 00:51:38   365s] *** Build Virtual Sizing Timing Model
[11/24 00:51:38   365s] (cpu=0:00:02.2 mem=772.2M) ***
[11/24 00:51:38   365s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/24 00:51:38   365s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[11/24 00:51:38   365s] Define the scan chains before using this option.
[11/24 00:51:38   365s] Type 'man ENCSP-9042' for more detail.
[11/24 00:51:38   365s] #std cell=182 (0 fixed + 182 movable) #block=0 (0 floating + 0 preplaced)
[11/24 00:51:39   365s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 00:51:39   365s] stdCell: 182 single + 0 double + 0 multi
[11/24 00:51:39   365s] Total standard cell length = 0.1556 (mm), area = 0.0003 (mm^2)
[11/24 00:51:39   365s] Core basic site is CoreSite
[11/24 00:51:39   365s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:51:39   365s] Average module density = 0.516.
[11/24 00:51:39   365s] Density for the design = 0.516.
[11/24 00:51:39   365s]        = stdcell_area 778 sites (266 um^2) / alloc_area 1507 sites (515 um^2).
[11/24 00:51:39   365s] Pin Density = 0.826.
[11/24 00:51:39   365s]             = total # of pins 643 / total Instance area 778.
[11/24 00:51:39   365s] Clock gating cells determined by native netlist tracing.
[11/24 00:51:39   365s] Iteration  1: Total net bbox = 5.458e+02 (3.40e+02 2.06e+02)
[11/24 00:51:39   365s]               Est.  stn bbox = 5.943e+02 (3.70e+02 2.24e+02)
[11/24 00:51:39   365s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 770.4M
[11/24 00:51:39   365s] Iteration  2: Total net bbox = 5.458e+02 (3.40e+02 2.06e+02)
[11/24 00:51:39   365s]               Est.  stn bbox = 5.943e+02 (3.70e+02 2.24e+02)
[11/24 00:51:39   365s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 770.4M
[11/24 00:51:39   365s] Iteration  3: Total net bbox = 4.016e+02 (2.37e+02 1.65e+02)
[11/24 00:51:39   365s]               Est.  stn bbox = 4.464e+02 (2.63e+02 1.83e+02)
[11/24 00:51:39   365s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 770.4M
[11/24 00:51:39   365s] Iteration  4: Total net bbox = 1.527e+03 (9.52e+02 5.75e+02)
[11/24 00:51:39   365s]               Est.  stn bbox = 1.648e+03 (1.03e+03 6.19e+02)
[11/24 00:51:39   365s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 770.4M
[11/24 00:51:39   365s] Iteration  5: Total net bbox = 1.655e+03 (1.04e+03 6.13e+02)
[11/24 00:51:39   365s]               Est.  stn bbox = 1.784e+03 (1.12e+03 6.61e+02)
[11/24 00:51:39   365s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 770.4M
[11/24 00:51:39   365s] Iteration  6: Total net bbox = 1.648e+03 (1.03e+03 6.14e+02)
[11/24 00:51:39   365s]               Est.  stn bbox = 1.775e+03 (1.11e+03 6.61e+02)
[11/24 00:51:39   365s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 770.4M
[11/24 00:51:39   365s] *** cost = 1.648e+03 (1.03e+03 6.14e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 00:51:39   365s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 00:51:39   365s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 00:51:39   365s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 00:51:39   366s] Core basic site is CoreSite
[11/24 00:51:39   366s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:51:39   366s] *** Starting refinePlace (0:06:06 mem=741.4M) ***
[11/24 00:51:39   366s] Total net length = 1.648e+03 (1.034e+03 6.143e+02) (ext = 2.076e+02)
[11/24 00:51:39   366s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:51:39   366s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 741.4MB
[11/24 00:51:39   366s] Starting refinePlace ...
[11/24 00:51:39   366s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:51:39   366s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 00:51:40   366s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=741.4MB) @(0:06:06 - 0:06:07).
[11/24 00:51:40   366s] Move report: preRPlace moves 182 insts, mean move: 0.71 um, max move: 2.39 um
[11/24 00:51:40   366s] 	Max move on inst (g4674): (9.13, 3.70) --> (7.40, 3.04)
[11/24 00:51:40   366s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[11/24 00:51:40   366s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 00:51:40   366s] Placement tweakage begins.
[11/24 00:51:40   366s] wire length = 1.703e+03 = 1.054e+03 H + 6.496e+02 V
[11/24 00:51:40   366s] wire length = 1.694e+03 = 1.047e+03 H + 6.462e+02 V
[11/24 00:51:40   366s] Placement tweakage ends.
[11/24 00:51:40   366s] Move report: tweak moves 26 insts, mean move: 1.14 um, max move: 2.51 um
[11/24 00:51:40   366s] 	Max move on inst (g4602): (5.20, 6.46) --> (4.40, 4.75)
[11/24 00:51:40   366s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:51:40   366s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=741.4MB) @(0:06:07 - 0:06:07).
[11/24 00:51:40   366s] Move report: Detail placement moves 182 insts, mean move: 0.74 um, max move: 2.39 um
[11/24 00:51:40   366s] 	Max move on inst (g4674): (9.13, 3.70) --> (7.40, 3.04)
[11/24 00:51:40   366s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 741.4MB
[11/24 00:51:40   366s] Statistics of distance of Instance movement in refine placement:
[11/24 00:51:40   366s]   maximum (X+Y) =         2.39 um
[11/24 00:51:40   366s]   inst (g4674) with max move: (9.132, 3.701) -> (7.4, 3.04)
[11/24 00:51:40   366s]   mean    (X+Y) =         0.74 um
[11/24 00:51:40   366s] Summary Report:
[11/24 00:51:40   366s] Instances move: 182 (out of 182 movable)
[11/24 00:51:40   366s] Mean displacement: 0.74 um
[11/24 00:51:40   366s] Max displacement: 2.39 um (Instance: g4674) (9.132, 3.701) -> (7.4, 3.04)
[11/24 00:51:40   366s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[11/24 00:51:40   366s] Total instances moved : 182
[11/24 00:51:40   366s] Total net length = 1.694e+03 (1.047e+03 6.462e+02) (ext = 2.095e+02)
[11/24 00:51:40   366s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 741.4MB
[11/24 00:51:40   366s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=741.4MB) @(0:06:06 - 0:06:07).
[11/24 00:51:40   366s] *** Finished refinePlace (0:06:07 mem=741.4M) ***
[11/24 00:51:40   366s] Total net length = 1.694e+03 (1.047e+03 6.467e+02) (ext = 2.083e+02)
[11/24 00:51:40   366s] *** End of Placement (cpu=0:00:03.7, real=0:00:04.0, mem=741.4M) ***
[11/24 00:51:40   366s] Core basic site is CoreSite
[11/24 00:51:40   366s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:51:40   366s] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[11/24 00:51:40   366s] Density distribution unevenness ratio = 3.050%
[11/24 00:51:40   366s] *** Free Virtual Timing Model ...(mem=741.4M)
[11/24 00:51:40   366s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/24 00:51:40   366s] Core basic site is CoreSite
[11/24 00:51:40   367s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:51:40   367s] GigaOpt running with 1 threads.
[11/24 00:51:40   367s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 749.4M, totSessionCpu=0:06:08 **
[11/24 00:51:41   368s] *** optDesign -preCTS ***
[11/24 00:51:41   368s] DRC Margin: user margin 0.0; extra margin 0.2
[11/24 00:51:41   368s] Setup Target Slack: user slack 0; extra slack 0.1
[11/24 00:51:41   368s] Hold Target Slack: user slack 0
[11/24 00:51:41   368s] *** Starting trialRoute (mem=749.4M) ***
[11/24 00:51:41   368s] 
[11/24 00:51:41   368s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 00:51:41   368s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 00:51:41   368s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 00:51:41   368s] 
[11/24 00:51:41   368s] Nr of prerouted/Fixed nets = 0
[11/24 00:51:41   368s] routingBox: (0 0) (34290 24850)
[11/24 00:51:41   368s] coreBox:    (3000 3040) (31290 21850)
[11/24 00:51:41   368s] 
[11/24 00:51:41   368s] Phase 1a route (0:00:00.0 749.4M):
[11/24 00:51:41   368s] Est net length = 1.777e+03um = 1.067e+03H + 7.104e+02V
[11/24 00:51:41   368s] Usage: (6.5%H 7.9%V) = (1.285e+03um 1.651e+03um) = (1273 968)
[11/24 00:51:41   368s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 00:51:41   368s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:41   368s] 
[11/24 00:51:41   368s] Phase 1b route (0:00:00.0 749.4M):
[11/24 00:51:41   368s] Usage: (6.5%H 7.9%V) = (1.281e+03um 1.651e+03um) = (1269 968)
[11/24 00:51:41   368s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:41   368s] 
[11/24 00:51:41   368s] Phase 1c route (0:00:00.0 749.4M):
[11/24 00:51:41   368s] Usage: (6.5%H 7.9%V) = (1.281e+03um 1.651e+03um) = (1269 968)
[11/24 00:51:41   368s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:41   368s] 
[11/24 00:51:41   368s] Phase 1d route (0:00:00.0 749.4M):
[11/24 00:51:41   368s] Usage: (6.5%H 7.9%V) = (1.281e+03um 1.651e+03um) = (1269 968)
[11/24 00:51:41   368s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:41   368s] 
[11/24 00:51:41   368s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 749.4M)

[11/24 00:51:41   368s] 
[11/24 00:51:41   368s] Phase 1e route (0:00:00.0 749.4M):
[11/24 00:51:41   368s] Usage: (6.5%H 7.9%V) = (1.281e+03um 1.651e+03um) = (1269 968)
[11/24 00:51:41   368s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:41   368s] 
[11/24 00:51:41   368s] Overflow: 0.00% H + 0.00% V (0:00:00.0 749.4M)

[11/24 00:51:41   368s] Usage: (6.5%H 7.9%V) = (1.281e+03um 1.651e+03um) = (1269 968)
[11/24 00:51:41   368s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:41   368s] 
[11/24 00:51:41   368s] Congestion distribution:
[11/24 00:51:41   368s] 
[11/24 00:51:41   368s] Remain	cntH		cntV
[11/24 00:51:41   368s] --------------------------------------
[11/24 00:51:41   368s] --------------------------------------
[11/24 00:51:41   368s]   5:	578	100.00%	578	100.00%
[11/24 00:51:41   368s] 
[11/24 00:51:41   368s] Global route (cpu=0.0s real=0.0s 749.4M)
[11/24 00:51:41   368s] Initializing multi-corner resistance tables ...
[11/24 00:51:41   368s] 
[11/24 00:51:42   368s] 
[11/24 00:51:42   368s] *** After '-updateRemainTrks' operation: 
[11/24 00:51:42   368s] 
[11/24 00:51:42   368s] Usage: (6.8%H 8.4%V) = (1.354e+03um 1.750e+03um) = (1339 1035)
[11/24 00:51:42   368s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:42   368s] 
[11/24 00:51:42   368s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.5 764.4M)

[11/24 00:51:42   368s] 
[11/24 00:51:42   368s] Congestion distribution:
[11/24 00:51:42   368s] 
[11/24 00:51:42   368s] Remain	cntH		cntV
[11/24 00:51:42   368s] --------------------------------------
[11/24 00:51:42   368s] --------------------------------------
[11/24 00:51:42   368s]   5:	578	100.00%	578	100.00%
[11/24 00:51:42   368s] 
[11/24 00:51:42   368s] 
[11/24 00:51:42   368s] *** Completed Phase 1 route (0:00:00.6 764.4M) ***
[11/24 00:51:42   368s] 
[11/24 00:51:42   368s] 
[11/24 00:51:42   368s] Total length: 1.920e+03um, number of vias: 1351
[11/24 00:51:42   368s] M1(H) length: 2.545e+01um, number of vias: 643
[11/24 00:51:42   368s] M2(V) length: 6.281e+02um, number of vias: 553
[11/24 00:51:42   368s] M3(H) length: 9.710e+02um, number of vias: 126
[11/24 00:51:42   368s] M4(V) length: 2.018e+02um, number of vias: 23
[11/24 00:51:42   368s] M5(H) length: 8.280e+01um, number of vias: 6
[11/24 00:51:42   368s] M6(V) length: 1.064e+01um, number of vias: 0
[11/24 00:51:42   368s] M7(H) length: 0.000e+00um, number of vias: 0
[11/24 00:51:42   368s] M8(V) length: 0.000e+00um, number of vias: 0
[11/24 00:51:42   368s] M9(H) length: 0.000e+00um, number of vias: 0
[11/24 00:51:42   368s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 00:51:42   368s] M11(H) length: 0.000e+00um
[11/24 00:51:42   368s] *** Completed Phase 2 route (0:00:00.0 764.4M) ***
[11/24 00:51:42   368s] 
[11/24 00:51:42   368s] *** Finished all Phases (cpu=0:00:00.6 mem=764.4M) ***
[11/24 00:51:42   368s] Peak Memory Usage was 764.4M 
[11/24 00:51:42   368s] *** Finished trialRoute (cpu=0:00:00.6 mem=764.4M) ***
[11/24 00:51:42   368s] 
[11/24 00:51:42   368s] Extraction called for design 'P2Blender' of instances=182 and nets=191 using extraction engine 'preRoute' .
[11/24 00:51:42   368s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[11/24 00:51:42   368s] PreRoute RC Extraction called for design P2Blender.
[11/24 00:51:42   368s] RC Extraction called in multi-corner(2) mode.
[11/24 00:51:42   368s] RCMode: PreRoute
[11/24 00:51:42   368s]       RC Corner Indexes            0       1   
[11/24 00:51:42   368s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/24 00:51:42   368s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/24 00:51:42   368s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/24 00:51:42   368s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/24 00:51:42   368s] Shrink Factor                : 1.00000
[11/24 00:51:42   368s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/24 00:51:42   368s] Using QRC technology file ...
[11/24 00:51:42   368s] Initializing multi-corner resistance tables ...
[11/24 00:51:42   368s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 764.387M)
[11/24 00:51:42   368s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[11/24 00:51:42   368s] Core basic site is CoreSite
[11/24 00:51:42   368s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:51:42   368s] #################################################################################
[11/24 00:51:42   368s] # Design Stage: PreRoute
[11/24 00:51:42   368s] # Design Mode: 90nm
[11/24 00:51:42   368s] # Analysis Mode: MMMC non-OCV
[11/24 00:51:42   368s] # Extraction Mode: default
[11/24 00:51:42   368s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 00:51:42   368s] # Switching Delay Calculation Engine to AAE
[11/24 00:51:42   368s] #################################################################################
[11/24 00:51:42   368s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[11/24 00:51:42   368s] Calculate delays in BcWc mode...
[11/24 00:51:42   368s] Topological Sorting (CPU = 0:00:00.0, MEM = 764.4M, InitMEM = 764.4M)
[11/24 00:51:42   368s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:51:42   369s] AAE_THRD: End delay calculation. (MEM=785.973 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:51:42   369s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 786.0M) ***
[11/24 00:51:42   369s] *** Starting optimizing excluded clock nets MEM= 786.0M) ***
[11/24 00:51:43   369s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 786.0M) ***
[11/24 00:51:43   369s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:51:43   369s] 
[11/24 00:51:45   371s] Netlist preparation processing... 
[11/24 00:51:45   371s] Removed 0 instance
[11/24 00:51:45   371s] *info: Marking 0 isolation instances dont touch
[11/24 00:51:45   371s] *info: Marking 0 level shifter instances dont touch
[11/24 00:51:45   371s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 868.6M, totSessionCpu=0:06:11 **
[11/24 00:51:45   371s] Begin: GigaOpt high fanout net optimization
[11/24 00:51:45   371s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:51:45   371s] End: GigaOpt high fanout net optimization
[11/24 00:51:46   372s] Begin: GigaOpt DRV Optimization
[11/24 00:51:46   372s] Begin: Processing multi-driver nets
[11/24 00:51:46   372s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:51:46   372s] *** Starting multi-driver net buffering ***
[11/24 00:51:46   372s] *summary: 0 non-ignored multi-driver nets.
[11/24 00:51:46   372s] *** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=922.0M) ***
[11/24 00:51:46   372s] End: Processing multi-driver nets
[11/24 00:51:46   372s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:51:46   372s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 00:51:47   373s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
[11/24 00:51:47   373s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 00:51:47   373s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
[11/24 00:51:47   373s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 00:51:47   373s] DrvVio net n_20 maxTran 
[11/24 00:51:47   373s] DrvVio net n_85 maxTran 
[11/24 00:51:47   373s] DrvVio net n_86 maxTran 
[11/24 00:51:47   373s] DrvVio net n_90 maxTran 
[11/24 00:51:47   373s] DrvVio net n_98 maxTran 
[11/24 00:51:47   373s] DrvVio net n_102 maxTran 
[11/24 00:51:47   373s] DrvVio net n_103 maxTran 
[11/24 00:51:47   373s] DrvVio net n_112 maxTran 
[11/24 00:51:47   373s] DrvVio net n_113 maxTran 
[11/24 00:51:47   373s] DrvVio net n_114 maxTran 
[11/24 00:51:47   373s] DrvVio net n_122 maxTran 
[11/24 00:51:47   373s] DrvVio net n_123 maxTran 
[11/24 00:51:47   373s] DrvVio net n_129 maxTran 
[11/24 00:51:47   373s] DrvVio net n_132 maxTran 
[11/24 00:51:47   373s] DrvVio net n_137 maxTran 
[11/24 00:51:47   373s] DrvVio net n_141 maxTran 
[11/24 00:51:47   373s] DrvVio net n_162 maxTran 
[11/24 00:51:47   373s] DrvVio net n_169 maxTran 
[11/24 00:51:47   373s] DrvVio net n_178 maxTran 
[11/24 00:51:47   373s] DrvVio net n_187 maxTran 
[11/24 00:51:47   373s] |    20   |    83   |     0   |      0  |     0   |     0   |     0   |     0   | 96.25 |  50.88  |            |           |
[11/24 00:51:47   373s] DrvVio net n_112 maxTran 
[11/24 00:51:47   373s] DrvVio net n_120 maxTran 
[11/24 00:51:47   373s] |     2   |     7   |     0   |      0  |     0   |     0   |     0   |     0   | 97.06 |  54.87  |   0:00:00.0|     922.0M|
[11/24 00:51:47   373s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 00:51:47   373s] 
[11/24 00:51:47   373s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=922.0M) ***
[11/24 00:51:47   373s] 
[11/24 00:51:47   373s] End: GigaOpt DRV Optimization
[11/24 00:51:47   373s] Found active setup analysis view av_lsMax_rcWorst_cmFunc
[11/24 00:51:47   373s] Found active hold analysis view av_lsMin_rcBest_cmFunc
[11/24 00:51:47   373s] 
------------------------------------------------------------
            post DRV Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 97.055  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    5    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.872%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 885.8M, totSessionCpu=0:06:13 **
[11/24 00:51:47   373s] Begin: GigaOpt Global Optimization
[11/24 00:51:47   373s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:51:47   373s] *info: 1 clock net excluded
[11/24 00:51:48   374s] *info: 2 special nets excluded.
[11/24 00:51:48   374s] *info: 2 no-driver nets excluded.
[11/24 00:51:48   374s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/24 00:51:48   374s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:51:48   374s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 00:51:48   374s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:51:48   374s] |   0.000|   0.000|    54.87%|   0:00:00.0|  924.0M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 00:51:48   374s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:51:48   374s] 
[11/24 00:51:48   374s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=924.0M) ***
[11/24 00:51:48   374s] 
[11/24 00:51:48   374s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=924.0M) ***
[11/24 00:51:48   374s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/24 00:51:48   374s] End: GigaOpt Global Optimization
[11/24 00:51:48   374s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 883.8M, totSessionCpu=0:06:15 **
[11/24 00:51:48   374s] *** Timing Is met
[11/24 00:51:48   374s] *** Check timing (0:00:00.0)
[11/24 00:51:48   374s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:51:48   374s] Begin: Area Reclaim Optimization
[11/24 00:51:48   374s] Reclaim Optimization WNS Slack 0.048  TNS Slack 0.000 Density 54.87
[11/24 00:51:49   375s] +----------+---------+--------+--------+------------+--------+
[11/24 00:51:49   375s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/24 00:51:49   375s] +----------+---------+--------+--------+------------+--------+
[11/24 00:51:49   375s] |    54.87%|        -|   0.048|   0.000|   0:00:00.0|  924.0M|
[11/24 00:51:49   375s] |    54.87%|        0|   0.048|   0.000|   0:00:00.0|  924.0M|
[11/24 00:51:49   375s] |    54.87%|        0|   0.048|   0.000|   0:00:00.0|  924.0M|
[11/24 00:51:49   375s] |    54.55%|        1|   0.048|   0.000|   0:00:00.0|  924.0M|
[11/24 00:51:49   375s] |    54.55%|        0|   0.048|   0.000|   0:00:00.0|  924.0M|
[11/24 00:51:49   375s] +----------+---------+--------+--------+------------+--------+
[11/24 00:51:49   375s] Reclaim Optimization End WNS Slack 0.048  TNS Slack 0.000 Density 54.55
[11/24 00:51:49   375s] 
[11/24 00:51:49   375s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[11/24 00:51:49   375s] --------------------------------------------------------------
[11/24 00:51:49   375s] |                                   | Total     | Sequential |
[11/24 00:51:49   375s] --------------------------------------------------------------
[11/24 00:51:49   375s] | Num insts resized                 |       1  |       0    |
[11/24 00:51:49   375s] | Num insts undone                  |       0  |       0    |
[11/24 00:51:49   375s] | Num insts Downsized               |       1  |       0    |
[11/24 00:51:49   375s] | Num insts Samesized               |       0  |       0    |
[11/24 00:51:49   375s] | Num insts Upsized                 |       0  |       0    |
[11/24 00:51:49   375s] | Num multiple commits+uncommits    |       0  |       -    |
[11/24 00:51:49   375s] --------------------------------------------------------------
[11/24 00:51:49   375s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[11/24 00:51:49   375s] Executing incremental physical updates
[11/24 00:51:49   375s] Executing incremental physical updates
[11/24 00:51:49   375s] ** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=885.81M, totSessionCpu=0:06:16).
[11/24 00:51:49   375s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 885.8M, totSessionCpu=0:06:16 **
[11/24 00:51:49   375s] **INFO : Launching the early exit mechanism
[11/24 00:51:49   375s] *** Timing Is met
[11/24 00:51:49   375s] *** Check timing (0:00:00.0)
[11/24 00:51:49   375s] Begin: GigaOpt harden opt
[11/24 00:51:49   375s] Info: 1 clock net  excluded from IPO operation.
[11/24 00:51:49   375s] *info: 1 clock net excluded
[11/24 00:51:50   376s] *info: 2 special nets excluded.
[11/24 00:51:50   376s] *info: 2 no-driver nets excluded.
[11/24 00:51:50   376s] Active Path Group: default 
[11/24 00:51:50   376s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:51:50   376s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 00:51:50   376s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:51:50   376s] |   0.900|   97.055|   0.000|    0.000|    54.55%|   0:00:00.0|  924.0M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 00:51:50   376s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 00:51:50   376s] 
[11/24 00:51:50   376s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=924.0M) ***
[11/24 00:51:50   376s] End: GigaOpt harden opt
[11/24 00:51:50   376s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 883.8M, totSessionCpu=0:06:16 **
[11/24 00:51:50   376s] *** Finished optDesign ***
[11/24 00:51:50   376s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[11/24 00:51:50   376s] *** Starting "NanoPlace(TM) placement v#1 (mem=883.8M)" ...
[11/24 00:51:50   376s] *** Build Buffered Sizing Timing Model
[11/24 00:51:52   378s] (cpu=0:00:01.9 mem=875.8M) ***
[11/24 00:51:52   378s] *** Build Virtual Sizing Timing Model
[11/24 00:51:52   378s] (cpu=0:00:02.1 mem=875.8M) ***
[11/24 00:51:52   378s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[11/24 00:51:52   378s] #std cell=182 (0 fixed + 182 movable) #block=0 (0 floating + 0 preplaced)
[11/24 00:51:52   378s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 00:51:52   378s] stdCell: 182 single + 0 double + 0 multi
[11/24 00:51:52   378s] Total standard cell length = 0.1668 (mm), area = 0.0003 (mm^2)
[11/24 00:51:52   378s] Core basic site is CoreSite
[11/24 00:51:52   378s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:51:52   378s] Average module density = 0.553.
[11/24 00:51:52   378s] Density for the design = 0.553.
[11/24 00:51:52   378s]        = stdcell_area 834 sites (285 um^2) / alloc_area 1507 sites (515 um^2).
[11/24 00:51:52   378s] Pin Density = 0.771.
[11/24 00:51:52   378s]             = total # of pins 643 / total Instance area 834.
[11/24 00:51:52   378s] Clock gating cells determined by native netlist tracing.
[11/24 00:51:52   378s] Iteration  6: Total net bbox = 1.701e+03 (1.06e+03 6.44e+02)
[11/24 00:51:52   378s]               Est.  stn bbox = 1.831e+03 (1.14e+03 6.93e+02)
[11/24 00:51:52   378s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 788.6M
[11/24 00:51:52   378s] *** cost = 1.701e+03 (1.06e+03 6.44e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 00:51:52   378s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 00:51:52   378s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 00:51:52   378s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 00:51:53   378s] Core basic site is CoreSite
[11/24 00:51:53   379s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:51:53   379s] *** Starting refinePlace (0:06:19 mem=761.5M) ***
[11/24 00:51:53   379s] Total net length = 1.701e+03 (1.057e+03 6.441e+02) (ext = 2.131e+02)
[11/24 00:51:53   379s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:51:53   379s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 761.5MB
[11/24 00:51:53   379s] Starting refinePlace ...
[11/24 00:51:53   379s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:51:53   379s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 00:51:53   379s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=761.5MB) @(0:06:19 - 0:06:19).
[11/24 00:51:53   379s] Move report: preRPlace moves 21 insts, mean move: 0.60 um, max move: 1.00 um
[11/24 00:51:53   379s] 	Max move on inst (g4526): (14.20, 18.43) --> (15.20, 18.43)
[11/24 00:51:53   379s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2XL
[11/24 00:51:53   379s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 00:51:53   379s] Placement tweakage begins.
[11/24 00:51:53   379s] wire length = 1.699e+03 = 1.055e+03 H + 6.441e+02 V
[11/24 00:51:53   379s] wire length = 1.697e+03 = 1.053e+03 H + 6.441e+02 V
[11/24 00:51:53   379s] Placement tweakage ends.
[11/24 00:51:53   379s] Move report: tweak moves 14 insts, mean move: 0.74 um, max move: 2.40 um
[11/24 00:51:53   379s] 	Max move on inst (g4656): (7.80, 18.43) --> (10.20, 18.43)
[11/24 00:51:53   379s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 00:51:53   379s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=761.5MB) @(0:06:19 - 0:06:19).
[11/24 00:51:53   379s] Move report: Detail placement moves 32 insts, mean move: 0.67 um, max move: 3.20 um
[11/24 00:51:53   379s] 	Max move on inst (g4656): (7.00, 18.43) --> (10.20, 18.43)
[11/24 00:51:53   379s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 761.5MB
[11/24 00:51:53   379s] Statistics of distance of Instance movement in refine placement:
[11/24 00:51:53   379s]   maximum (X+Y) =         3.20 um
[11/24 00:51:53   379s]   inst (g4656) with max move: (7, 18.43) -> (10.2, 18.43)
[11/24 00:51:53   379s]   mean    (X+Y) =         0.67 um
[11/24 00:51:53   379s] Total instances flipped for legalization: 69
[11/24 00:51:53   379s] Summary Report:
[11/24 00:51:53   379s] Instances move: 32 (out of 182 movable)
[11/24 00:51:53   379s] Mean displacement: 0.67 um
[11/24 00:51:53   379s] Max displacement: 3.20 um (Instance: g4656) (7, 18.43) -> (10.2, 18.43)
[11/24 00:51:53   379s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
[11/24 00:51:53   379s] Total instances moved : 32
[11/24 00:51:53   379s] Total net length = 1.697e+03 (1.053e+03 6.441e+02) (ext = 2.125e+02)
[11/24 00:51:53   379s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 761.5MB
[11/24 00:51:53   379s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=761.5MB) @(0:06:19 - 0:06:19).
[11/24 00:51:53   379s] *** Finished refinePlace (0:06:19 mem=761.5M) ***
[11/24 00:51:53   379s] Total net length = 1.701e+03 (1.053e+03 6.475e+02) (ext = 2.113e+02)
[11/24 00:51:53   379s] *** End of Placement (cpu=0:00:03.0, real=0:00:03.0, mem=761.5M) ***
[11/24 00:51:53   379s] Core basic site is CoreSite
[11/24 00:51:53   379s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:51:53   379s] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[11/24 00:51:53   379s] Density distribution unevenness ratio = 3.455%
[11/24 00:51:53   379s] *** Free Virtual Timing Model ...(mem=761.5M)
[11/24 00:51:53   379s] Starting congestion repair ...
[11/24 00:51:53   379s] *** Starting trialRoute (mem=761.5M) ***
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 00:51:53   379s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 00:51:53   379s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Nr of prerouted/Fixed nets = 0
[11/24 00:51:53   379s] routingBox: (0 0) (34290 24850)
[11/24 00:51:53   379s] coreBox:    (3000 3040) (31290 21850)
[11/24 00:51:53   379s] Number of multi-gpin terms=1, multi-gpins=2, moved blk term=0/0
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Phase 1a route (0:00:00.0 761.5M):
[11/24 00:51:53   379s] Est net length = 1.782e+03um = 1.070e+03H + 7.121e+02V
[11/24 00:51:53   379s] Usage: (6.5%H 7.9%V) = (1.290e+03um 1.649e+03um) = (1277 967)
[11/24 00:51:53   379s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 00:51:53   379s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Phase 1b route (0:00:00.0 761.5M):
[11/24 00:51:53   379s] Usage: (6.5%H 7.9%V) = (1.283e+03um 1.649e+03um) = (1270 967)
[11/24 00:51:53   379s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Phase 1c route (0:00:00.0 761.5M):
[11/24 00:51:53   379s] Usage: (6.5%H 7.9%V) = (1.282e+03um 1.649e+03um) = (1269 967)
[11/24 00:51:53   379s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Phase 1d route (0:00:00.0 761.5M):
[11/24 00:51:53   379s] Usage: (6.5%H 7.9%V) = (1.282e+03um 1.649e+03um) = (1269 967)
[11/24 00:51:53   379s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 761.5M)

[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Phase 1e route (0:00:00.0 761.5M):
[11/24 00:51:53   379s] Usage: (6.5%H 7.9%V) = (1.282e+03um 1.649e+03um) = (1269 967)
[11/24 00:51:53   379s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Overflow: 0.00% H + 0.00% V (0:00:00.0 761.5M)

[11/24 00:51:53   379s] Usage: (6.5%H 7.9%V) = (1.282e+03um 1.649e+03um) = (1269 967)
[11/24 00:51:53   379s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Congestion distribution:
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Remain	cntH		cntV
[11/24 00:51:53   379s] --------------------------------------
[11/24 00:51:53   379s] --------------------------------------
[11/24 00:51:53   379s]   5:	578	100.00%	578	100.00%
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Global route (cpu=0.0s real=0.0s 761.5M)
[11/24 00:51:53   379s] Initializing multi-corner resistance tables ...
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] *** After '-updateRemainTrks' operation: 
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Usage: (6.8%H 8.4%V) = (1.348e+03um 1.741e+03um) = (1332 1030)
[11/24 00:51:53   379s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 776.5M)

[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Congestion distribution:
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Remain	cntH		cntV
[11/24 00:51:53   379s] --------------------------------------
[11/24 00:51:53   379s] --------------------------------------
[11/24 00:51:53   379s]   5:	578	100.00%	578	100.00%
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] *** Completed Phase 1 route (0:00:00.0 776.5M) ***
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Total length: 1.927e+03um, number of vias: 1335
[11/24 00:51:53   379s] M1(H) length: 2.527e+01um, number of vias: 643
[11/24 00:51:53   379s] M2(V) length: 6.263e+02um, number of vias: 555
[11/24 00:51:53   379s] M3(H) length: 1.015e+03um, number of vias: 115
[11/24 00:51:53   379s] M4(V) length: 2.075e+02um, number of vias: 16
[11/24 00:51:53   379s] M5(H) length: 4.280e+01um, number of vias: 6
[11/24 00:51:53   379s] M6(V) length: 1.064e+01um, number of vias: 0
[11/24 00:51:53   379s] M7(H) length: 0.000e+00um, number of vias: 0
[11/24 00:51:53   379s] M8(V) length: 0.000e+00um, number of vias: 0
[11/24 00:51:53   379s] M9(H) length: 0.000e+00um, number of vias: 0
[11/24 00:51:53   379s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 00:51:53   379s] M11(H) length: 0.000e+00um
[11/24 00:51:53   379s] *** Completed Phase 2 route (0:00:00.0 776.5M) ***
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] *** Finished all Phases (cpu=0:00:00.1 mem=776.5M) ***
[11/24 00:51:53   379s] Peak Memory Usage was 776.5M 
[11/24 00:51:53   379s] *** Finished trialRoute (cpu=0:00:00.1 mem=776.5M) ***
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] Core basic site is CoreSite
[11/24 00:51:53   379s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:51:53   379s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] ** np local hotspot detection info verbose **
[11/24 00:51:53   379s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/24 00:51:53   379s] Trial Route Overflow 0.000000(H) 0.000000(V).
[11/24 00:51:53   379s] Start repairing congestion with level 1.
[11/24 00:51:53   379s] Skipped repairing congestion.
[11/24 00:51:53   379s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/24 00:51:53   379s] *** Finishing placeDesign concurrent flow ***
[11/24 00:51:53   379s] **placeDesign ... cpu = 0: 0:18, real = 0: 0:19, mem = 768.5M **
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] *** Summary of all messages that are not suppressed in this session:
[11/24 00:51:53   379s] Severity  ID               Count  Summary                                  
[11/24 00:51:53   379s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[11/24 00:51:53   379s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[11/24 00:51:53   379s] WARNING   ENCSP-9025           2  No scan chain specified/traced.          
[11/24 00:51:53   379s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[11/24 00:51:53   379s] *** Message Summary: 5 warning(s), 0 error(s)
[11/24 00:51:53   379s] 
[11/24 00:51:53   379s] <CMD> setDrawView place
[11/24 00:51:57   379s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[11/24 00:52:08   380s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[11/24 00:52:08   380s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[11/24 00:52:08   380s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/24 00:52:08   380s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[11/24 00:52:08   380s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/24 00:52:08   380s] Running Native NanoRoute ...
[11/24 00:52:08   380s] <CMD> routeDesign -globalDetail
[11/24 00:52:08   380s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 704.38 (MB), peak = 886.26 (MB)
[11/24 00:52:08   380s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/24 00:52:08   380s] Core basic site is CoreSite
[11/24 00:52:08   380s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:52:08   380s] Begin checking placement ... (start mem=768.5M, init mem=768.5M)
[11/24 00:52:08   380s] *info: Placed = 182           
[11/24 00:52:08   380s] *info: Unplaced = 0           
[11/24 00:52:08   380s] Placement Density:54.55%(285/523)
[11/24 00:52:08   380s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=768.5M)
[11/24 00:52:08   380s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[11/24 00:52:08   380s] #**INFO: honoring user setting for routeWithSiDriven set to false
[11/24 00:52:08   380s] 
[11/24 00:52:08   380s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/24 00:52:08   380s] *** Changed status on (0) nets in Clock.
[11/24 00:52:08   380s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=768.5M) ***
[11/24 00:52:08   380s] 
[11/24 00:52:08   380s] globalDetailRoute
[11/24 00:52:08   380s] 
[11/24 00:52:08   380s] ### setNanoRouteMode -droutePostRouteWidenWireRule "LEFSpecialRouteSpec"
[11/24 00:52:08   380s] ### setNanoRouteMode -routeWithSiDriven false
[11/24 00:52:08   380s] ### setNanoRouteMode -routeWithTimingDriven false
[11/24 00:52:08   380s] #Start globalDetailRoute on Sat Nov 24 00:52:08 2018
[11/24 00:52:08   380s] #
[11/24 00:52:08   380s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 704.38 (MB), peak = 886.26 (MB)
[11/24 00:52:08   380s] #WARNING (NRDB-728) PIN CK in CELL_VIEW SRDFFRQX1 does not have antenna diff area.
[11/24 00:52:08   380s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:52:09   381s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:52:09   381s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 716.71 (MB), peak = 886.26 (MB)
[11/24 00:52:09   381s] #NanoRoute Version v14.13-s019 NR140805-0429/14_13-UB
[11/24 00:52:09   381s] #Start routing data preparation.
[11/24 00:52:09   381s] #Minimum voltage of a net in the design = 0.000.
[11/24 00:52:10   382s] #Maximum voltage of a net in the design = 1.100.
[11/24 00:52:10   382s] #Voltage range [0.000 - 0.000] has 1 net.
[11/24 00:52:10   382s] #Voltage range [1.100 - 1.100] has 1 net.
[11/24 00:52:10   382s] #Voltage range [0.000 - 1.100] has 189 nets.
[11/24 00:52:10   382s] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[11/24 00:52:12   383s] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 00:52:12   383s] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 00:52:12   383s] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 00:52:12   383s] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 00:52:12   383s] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 00:52:12   383s] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 00:52:12   383s] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 00:52:12   383s] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 00:52:12   383s] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[11/24 00:52:12   383s] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[11/24 00:52:12   383s] #Regenerating Ggrids automatically.
[11/24 00:52:12   383s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.200.
[11/24 00:52:12   383s] #Using automatically generated G-grids.
[11/24 00:52:12   383s] #Done routing data preparation.
[11/24 00:52:12   383s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 759.73 (MB), peak = 886.26 (MB)
[11/24 00:52:12   383s] #Merging special wires...
[11/24 00:52:12   383s] #Number of eco nets is 0
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #Start data preparation...
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #Data preparation is done on Sat Nov 24 00:52:12 2018
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #Analyzing routing resource...
[11/24 00:52:12   383s] #Routing resource analysis is done on Sat Nov 24 00:52:12 2018
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #  Resource Analysis:
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/24 00:52:12   383s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/24 00:52:12   383s] #  --------------------------------------------------------------
[11/24 00:52:12   383s] #  Metal 1        H         103          28          88    48.86%
[11/24 00:52:12   383s] #  Metal 2        V         143          28          88     0.00%
[11/24 00:52:12   383s] #  Metal 3        H         131           0          88     0.00%
[11/24 00:52:12   383s] #  Metal 4        V         171           0          88     0.00%
[11/24 00:52:12   383s] #  Metal 5        H         131           0          88     0.00%
[11/24 00:52:12   383s] #  Metal 6        V         171           0          88     0.00%
[11/24 00:52:12   383s] #  Metal 7        H         131           0          88     0.00%
[11/24 00:52:12   383s] #  Metal 8        V         171           0          88     0.00%
[11/24 00:52:12   383s] #  Metal 9        H         131           0          88     0.00%
[11/24 00:52:12   383s] #  Metal 10       V          68           0          88     0.00%
[11/24 00:52:12   383s] #  Metal 11       H          52           0          88     0.00%
[11/24 00:52:12   383s] #  --------------------------------------------------------------
[11/24 00:52:12   383s] #  Total                   1403       3.43%  968     4.44%
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 759.73 (MB), peak = 886.26 (MB)
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #start global routing iteration 1...
[11/24 00:52:12   383s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.07 (MB), peak = 886.26 (MB)
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #start global routing iteration 2...
[11/24 00:52:12   383s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.07 (MB), peak = 886.26 (MB)
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[11/24 00:52:12   383s] #Total number of routable nets = 189.
[11/24 00:52:12   383s] #Total number of nets in the design = 191.
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #189 routable nets have only global wires.
[11/24 00:52:12   383s] #
[11/24 00:52:12   383s] #Routed nets constraints summary:
[11/24 00:52:12   383s] #-----------------------------
[11/24 00:52:12   384s] #        Rules   Unconstrained  
[11/24 00:52:12   384s] #-----------------------------
[11/24 00:52:12   384s] #      Default             189  
[11/24 00:52:12   384s] #-----------------------------
[11/24 00:52:12   384s] #        Total             189  
[11/24 00:52:12   384s] #-----------------------------
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #Routing constraints summary of the whole design:
[11/24 00:52:12   384s] #-----------------------------
[11/24 00:52:12   384s] #        Rules   Unconstrained  
[11/24 00:52:12   384s] #-----------------------------
[11/24 00:52:12   384s] #      Default             189  
[11/24 00:52:12   384s] #-----------------------------
[11/24 00:52:12   384s] #        Total             189  
[11/24 00:52:12   384s] #-----------------------------
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #                 OverCon       OverCon       OverCon       OverCon          
[11/24 00:52:12   384s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/24 00:52:12   384s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
[11/24 00:52:12   384s] #  --------------------------------------------------------------------------
[11/24 00:52:12   384s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:52:12   384s] #   Metal 2      4(4.55%)      2(2.27%)      0(0.00%)      1(1.14%)   (7.95%)
[11/24 00:52:12   384s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:52:12   384s] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:52:12   384s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:52:12   384s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:52:12   384s] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:52:12   384s] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:52:12   384s] #   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:52:12   384s] #  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:52:12   384s] #  Metal 11      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 00:52:12   384s] #  --------------------------------------------------------------------------
[11/24 00:52:12   384s] #     Total      4(0.41%)      2(0.21%)      0(0.00%)      1(0.10%)   (0.73%)
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #Complete Global Routing.
[11/24 00:52:12   384s] #Total wire length = 1772 um.
[11/24 00:52:12   384s] #Total half perimeter of net bounding box = 1847 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal2 = 638 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal3 = 1016 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal4 = 100 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal5 = 18 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:52:12   384s] #Total number of vias = 1014
[11/24 00:52:12   384s] #Up-Via Summary (total 1014):
[11/24 00:52:12   384s] #           
[11/24 00:52:12   384s] #-----------------------
[11/24 00:52:12   384s] #  Metal 1          613
[11/24 00:52:12   384s] #  Metal 2          367
[11/24 00:52:12   384s] #  Metal 3           32
[11/24 00:52:12   384s] #  Metal 4            2
[11/24 00:52:12   384s] #-----------------------
[11/24 00:52:12   384s] #                  1014 
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #Max overcon = 8 tracks.
[11/24 00:52:12   384s] #Total overcon = 0.73%.
[11/24 00:52:12   384s] #Worst layer Gcell overcon rate = 0.00%.
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #Start data preparation for track assignment...
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #Data preparation is done on Sat Nov 24 00:52:12 2018
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.07 (MB), peak = 886.26 (MB)
[11/24 00:52:12   384s] #Start Track Assignment.
[11/24 00:52:12   384s] #Done with 35 horizontal wires in 1 hboxes and 25 vertical wires in 1 hboxes.
[11/24 00:52:12   384s] #Done with 16 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[11/24 00:52:12   384s] #Complete Track Assignment.
[11/24 00:52:12   384s] #Total wire length = 1668 um.
[11/24 00:52:12   384s] #Total half perimeter of net bounding box = 1847 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal2 = 584 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal3 = 967 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal4 = 97 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal5 = 19 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:52:12   384s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:52:12   384s] #Total number of vias = 1014
[11/24 00:52:12   384s] #Up-Via Summary (total 1014):
[11/24 00:52:12   384s] #           
[11/24 00:52:12   384s] #-----------------------
[11/24 00:52:12   384s] #  Metal 1          613
[11/24 00:52:12   384s] #  Metal 2          367
[11/24 00:52:12   384s] #  Metal 3           32
[11/24 00:52:12   384s] #  Metal 4            2
[11/24 00:52:12   384s] #-----------------------
[11/24 00:52:12   384s] #                  1014 
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.15 (MB), peak = 886.26 (MB)
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #Cpu time = 00:00:03
[11/24 00:52:12   384s] #Elapsed time = 00:00:03
[11/24 00:52:12   384s] #Increased memory = 10.44 (MB)
[11/24 00:52:12   384s] #Total memory = 727.15 (MB)
[11/24 00:52:12   384s] #Peak memory = 886.26 (MB)
[11/24 00:52:12   384s] #
[11/24 00:52:12   384s] #Start Detail Routing..
[11/24 00:52:12   384s] #start initial detail routing ...
[11/24 00:52:12   384s] #    number of violations = 19
[11/24 00:52:13   385s] #
[11/24 00:52:13   385s] #    By Layer and Type :
[11/24 00:52:13   385s] #	         MetSpc   EOLSpc    Short   Totals
[11/24 00:52:13   385s] #	Metal1        1        1       15       17
[11/24 00:52:13   385s] #	Metal2        1        0        1        2
[11/24 00:52:13   385s] #	Totals        2        1       16       19
[11/24 00:52:13   385s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 782.76 (MB), peak = 886.26 (MB)
[11/24 00:52:13   385s] #start 1st optimization iteration ...
[11/24 00:52:13   385s] #    number of violations = 17
[11/24 00:52:13   385s] #
[11/24 00:52:13   385s] #    By Layer and Type :
[11/24 00:52:13   385s] #	         MetSpc    Short   Totals
[11/24 00:52:13   385s] #	Metal1        1       14       15
[11/24 00:52:13   385s] #	Metal2        2        0        2
[11/24 00:52:13   385s] #	Totals        3       14       17
[11/24 00:52:13   385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.39 (MB), peak = 886.26 (MB)
[11/24 00:52:13   385s] #start 2nd optimization iteration ...
[11/24 00:52:13   385s] #    number of violations = 17
[11/24 00:52:13   385s] #
[11/24 00:52:13   385s] #    By Layer and Type :
[11/24 00:52:13   385s] #	         MetSpc    Short   Totals
[11/24 00:52:13   385s] #	Metal1        1       14       15
[11/24 00:52:13   385s] #	Metal2        1        1        2
[11/24 00:52:13   385s] #	Totals        2       15       17
[11/24 00:52:13   385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.46 (MB), peak = 886.26 (MB)
[11/24 00:52:13   385s] #start 3rd optimization iteration ...
[11/24 00:52:13   385s] #    number of violations = 17
[11/24 00:52:13   385s] #
[11/24 00:52:13   385s] #    By Layer and Type :
[11/24 00:52:13   385s] #	         MetSpc    Short   Totals
[11/24 00:52:13   385s] #	Metal1        1       14       15
[11/24 00:52:13   385s] #	Metal2        2        0        2
[11/24 00:52:13   385s] #	Totals        3       14       17
[11/24 00:52:13   385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.46 (MB), peak = 886.26 (MB)
[11/24 00:52:13   385s] #start 4th optimization iteration ...
[11/24 00:52:13   385s] #    number of violations = 17
[11/24 00:52:13   385s] #
[11/24 00:52:13   385s] #    By Layer and Type :
[11/24 00:52:13   385s] #	         MetSpc    Short   Totals
[11/24 00:52:13   385s] #	Metal1        1       14       15
[11/24 00:52:13   385s] #	Metal2        1        1        2
[11/24 00:52:13   385s] #	Totals        2       15       17
[11/24 00:52:13   385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.46 (MB), peak = 886.26 (MB)
[11/24 00:52:13   385s] #start 5th optimization iteration ...
[11/24 00:52:13   385s] #    number of violations = 17
[11/24 00:52:13   385s] #
[11/24 00:52:13   385s] #    By Layer and Type :
[11/24 00:52:13   385s] #	         MetSpc    Short   Totals
[11/24 00:52:13   385s] #	Metal1        1       14       15
[11/24 00:52:13   385s] #	Metal2        2        0        2
[11/24 00:52:13   385s] #	Totals        3       14       17
[11/24 00:52:13   385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.46 (MB), peak = 886.26 (MB)
[11/24 00:52:13   385s] #start 6th optimization iteration ...
[11/24 00:52:13   385s] #    number of violations = 17
[11/24 00:52:13   385s] #
[11/24 00:52:13   385s] #    By Layer and Type :
[11/24 00:52:13   385s] #	         MetSpc    Short   Totals
[11/24 00:52:13   385s] #	Metal1        1       14       15
[11/24 00:52:13   385s] #	Metal2        1        1        2
[11/24 00:52:13   385s] #	Totals        2       15       17
[11/24 00:52:13   385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.52 (MB), peak = 886.26 (MB)
[11/24 00:52:13   385s] #start 7th optimization iteration ...
[11/24 00:52:13   385s] #    number of violations = 17
[11/24 00:52:13   385s] #
[11/24 00:52:13   385s] #    By Layer and Type :
[11/24 00:52:13   385s] #	         MetSpc    Short   Totals
[11/24 00:52:13   385s] #	Metal1        1       14       15
[11/24 00:52:13   385s] #	Metal2        2        0        2
[11/24 00:52:13   385s] #	Totals        3       14       17
[11/24 00:52:13   385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.53 (MB), peak = 886.26 (MB)
[11/24 00:52:13   385s] #start 8th optimization iteration ...
[11/24 00:52:13   385s] #    number of violations = 17
[11/24 00:52:13   385s] #
[11/24 00:52:13   385s] #    By Layer and Type :
[11/24 00:52:13   385s] #	         MetSpc    Short   Totals
[11/24 00:52:13   385s] #	Metal1        1       14       15
[11/24 00:52:13   385s] #	Metal2        1        1        2
[11/24 00:52:13   385s] #	Totals        2       15       17
[11/24 00:52:13   385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.53 (MB), peak = 886.26 (MB)
[11/24 00:52:13   385s] #start 9th optimization iteration ...
[11/24 00:52:13   385s] #    number of violations = 17
[11/24 00:52:14   385s] #
[11/24 00:52:14   385s] #    By Layer and Type :
[11/24 00:52:14   385s] #	         MetSpc    Short   Totals
[11/24 00:52:14   385s] #	Metal1        1       14       15
[11/24 00:52:14   385s] #	Metal2        2        0        2
[11/24 00:52:14   385s] #	Totals        3       14       17
[11/24 00:52:14   385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.53 (MB), peak = 886.26 (MB)
[11/24 00:52:14   385s] #start 10th optimization iteration ...
[11/24 00:52:14   385s] #    number of violations = 17
[11/24 00:52:14   385s] #
[11/24 00:52:14   385s] #    By Layer and Type :
[11/24 00:52:14   385s] #	         MetSpc    Short   Totals
[11/24 00:52:14   385s] #	Metal1        1       14       15
[11/24 00:52:14   385s] #	Metal2        1        1        2
[11/24 00:52:14   385s] #	Totals        2       15       17
[11/24 00:52:14   386s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.53 (MB), peak = 886.26 (MB)
[11/24 00:52:14   386s] #start 11th optimization iteration ...
[11/24 00:52:14   386s] #    number of violations = 17
[11/24 00:52:14   386s] #
[11/24 00:52:14   386s] #    By Layer and Type :
[11/24 00:52:14   386s] #	         MetSpc    Short   Totals
[11/24 00:52:14   386s] #	Metal1        1       14       15
[11/24 00:52:14   386s] #	Metal2        2        0        2
[11/24 00:52:14   386s] #	Totals        3       14       17
[11/24 00:52:14   386s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 843.81 (MB), peak = 886.26 (MB)
[11/24 00:52:14   386s] #start 12th optimization iteration ...
[11/24 00:52:14   386s] #    number of violations = 17
[11/24 00:52:14   386s] #
[11/24 00:52:14   386s] #    By Layer and Type :
[11/24 00:52:14   386s] #	         MetSpc    Short   Totals
[11/24 00:52:14   386s] #	Metal1        1       14       15
[11/24 00:52:14   386s] #	Metal2        1        1        2
[11/24 00:52:14   386s] #	Totals        2       15       17
[11/24 00:52:14   386s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 847.27 (MB), peak = 886.26 (MB)
[11/24 00:52:14   386s] #Complete Detail Routing.
[11/24 00:52:14   386s] #Total wire length = 1826 um.
[11/24 00:52:14   386s] #Total half perimeter of net bounding box = 1847 um.
[11/24 00:52:14   386s] #Total wire length on LAYER Metal1 = 89 um.
[11/24 00:52:14   386s] #Total wire length on LAYER Metal2 = 662 um.
[11/24 00:52:14   386s] #Total wire length on LAYER Metal3 = 985 um.
[11/24 00:52:14   386s] #Total wire length on LAYER Metal4 = 90 um.
[11/24 00:52:14   386s] #Total wire length on LAYER Metal5 = 1 um.
[11/24 00:52:14   386s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:52:14   386s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:52:14   386s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:52:14   386s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:52:14   386s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:52:14   386s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:52:14   386s] #Total number of vias = 1297
[11/24 00:52:14   386s] #Up-Via Summary (total 1297):
[11/24 00:52:14   386s] #           
[11/24 00:52:14   386s] #-----------------------
[11/24 00:52:14   386s] #  Metal 1          661
[11/24 00:52:14   386s] #  Metal 2          582
[11/24 00:52:14   386s] #  Metal 3           52
[11/24 00:52:14   386s] #  Metal 4            2
[11/24 00:52:14   386s] #-----------------------
[11/24 00:52:14   386s] #                  1297 
[11/24 00:52:14   386s] #
[11/24 00:52:14   386s] #Total number of DRC violations = 17
[11/24 00:52:14   386s] #Total number of violations on LAYER Metal1 = 15
[11/24 00:52:14   386s] #Total number of violations on LAYER Metal2 = 2
[11/24 00:52:14   386s] #Total number of violations on LAYER Metal3 = 0
[11/24 00:52:14   386s] #Total number of violations on LAYER Metal4 = 0
[11/24 00:52:14   386s] #Total number of violations on LAYER Metal5 = 0
[11/24 00:52:14   386s] #Total number of violations on LAYER Metal6 = 0
[11/24 00:52:14   386s] #Total number of violations on LAYER Metal7 = 0
[11/24 00:52:14   386s] #Total number of violations on LAYER Metal8 = 0
[11/24 00:52:14   386s] #Total number of violations on LAYER Metal9 = 0
[11/24 00:52:14   386s] #Total number of violations on LAYER Metal10 = 0
[11/24 00:52:14   386s] #Total number of violations on LAYER Metal11 = 0
[11/24 00:52:14   386s] #Cpu time = 00:00:02
[11/24 00:52:14   386s] #Elapsed time = 00:00:02
[11/24 00:52:14   386s] #Increased memory = 120.12 (MB)
[11/24 00:52:14   386s] #Total memory = 847.27 (MB)
[11/24 00:52:14   386s] #Peak memory = 886.26 (MB)
[11/24 00:52:14   386s] #
[11/24 00:52:14   386s] #Start Post Routing Optimization.
[11/24 00:52:14   386s] #start 1st post routing optimization iteration ...
[11/24 00:52:14   386s] #    number of DRC violations = 17
[11/24 00:52:15   387s] #
[11/24 00:52:15   387s] #    By Layer and Type :
[11/24 00:52:15   387s] #	         MetSpc    Short   Totals
[11/24 00:52:15   387s] #	Metal1        1       14       15
[11/24 00:52:15   387s] #	Metal2        1        1        2
[11/24 00:52:15   387s] #	Totals        2       15       17
[11/24 00:52:15   387s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 847.30 (MB), peak = 886.26 (MB)
[11/24 00:52:15   387s] #Complete Post Routing Optimization.
[11/24 00:52:15   387s] #Cpu time = 00:00:01
[11/24 00:52:15   387s] #Elapsed time = 00:00:01
[11/24 00:52:15   387s] #Increased memory = 0.04 (MB)
[11/24 00:52:15   387s] #Total memory = 847.30 (MB)
[11/24 00:52:15   387s] #Peak memory = 886.26 (MB)
[11/24 00:52:15   387s] #Total wire length = 1826 um.
[11/24 00:52:15   387s] #Total half perimeter of net bounding box = 1847 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal1 = 89 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal2 = 662 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal3 = 985 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal4 = 90 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal5 = 1 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:52:15   387s] #Total number of vias = 1297
[11/24 00:52:15   387s] #Up-Via Summary (total 1297):
[11/24 00:52:15   387s] #           
[11/24 00:52:15   387s] #-----------------------
[11/24 00:52:15   387s] #  Metal 1          661
[11/24 00:52:15   387s] #  Metal 2          582
[11/24 00:52:15   387s] #  Metal 3           52
[11/24 00:52:15   387s] #  Metal 4            2
[11/24 00:52:15   387s] #-----------------------
[11/24 00:52:15   387s] #                  1297 
[11/24 00:52:15   387s] #
[11/24 00:52:15   387s] #Total number of DRC violations = 17
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal1 = 15
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal2 = 2
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal3 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal4 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal5 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal6 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal7 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal8 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal9 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal10 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal11 = 0
[11/24 00:52:15   387s] #
[11/24 00:52:15   387s] #start routing for process antenna violation fix ...
[11/24 00:52:15   387s] #
[11/24 00:52:15   387s] #    By Layer and Type :
[11/24 00:52:15   387s] #	         MetSpc    Short   Totals
[11/24 00:52:15   387s] #	Metal1        1       14       15
[11/24 00:52:15   387s] #	Metal2        1        1        2
[11/24 00:52:15   387s] #	Totals        2       15       17
[11/24 00:52:15   387s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 737.64 (MB), peak = 886.26 (MB)
[11/24 00:52:15   387s] #
[11/24 00:52:15   387s] #Total wire length = 1826 um.
[11/24 00:52:15   387s] #Total half perimeter of net bounding box = 1847 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal1 = 89 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal2 = 662 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal3 = 985 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal4 = 90 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal5 = 1 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:52:15   387s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:52:15   387s] #Total number of vias = 1297
[11/24 00:52:15   387s] #Up-Via Summary (total 1297):
[11/24 00:52:15   387s] #           
[11/24 00:52:15   387s] #-----------------------
[11/24 00:52:15   387s] #  Metal 1          661
[11/24 00:52:15   387s] #  Metal 2          582
[11/24 00:52:15   387s] #  Metal 3           52
[11/24 00:52:15   387s] #  Metal 4            2
[11/24 00:52:15   387s] #-----------------------
[11/24 00:52:15   387s] #                  1297 
[11/24 00:52:15   387s] #
[11/24 00:52:15   387s] #Total number of DRC violations = 17
[11/24 00:52:15   387s] #Total number of net violated process antenna rule = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal1 = 15
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal2 = 2
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal3 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal4 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal5 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal6 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal7 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal8 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal9 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal10 = 0
[11/24 00:52:15   387s] #Total number of violations on LAYER Metal11 = 0
[11/24 00:52:15   387s] #
[11/24 00:52:15   387s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:52:15   387s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:52:15   387s] #
[11/24 00:52:16   388s] #Start Post Route wire spreading..
[11/24 00:52:16   388s] #
[11/24 00:52:16   388s] #Start data preparation for wire spreading...
[11/24 00:52:16   388s] #
[11/24 00:52:16   388s] #Data preparation is done on Sat Nov 24 00:52:16 2018
[11/24 00:52:16   388s] #
[11/24 00:52:16   388s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.64 (MB), peak = 886.26 (MB)
[11/24 00:52:16   388s] #
[11/24 00:52:16   388s] #Spread distance (# of tracks): min = 0.500000; max = 2.000000
[11/24 00:52:16   388s] #
[11/24 00:52:16   388s] #Start Post Route Wire Spread.
[11/24 00:52:16   388s] #Done with 69 horizontal wires in 1 hboxes and 26 vertical wires in 1 hboxes.
[11/24 00:52:16   388s] #Complete Post Route Wire Spread.
[11/24 00:52:16   388s] #
[11/24 00:52:16   388s] #Total wire length = 1859 um.
[11/24 00:52:16   388s] #Total half perimeter of net bounding box = 1847 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal1 = 89 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal2 = 669 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal3 = 1008 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal4 = 92 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal5 = 1 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:52:16   388s] #Total number of vias = 1297
[11/24 00:52:16   388s] #Up-Via Summary (total 1297):
[11/24 00:52:16   388s] #           
[11/24 00:52:16   388s] #-----------------------
[11/24 00:52:16   388s] #  Metal 1          661
[11/24 00:52:16   388s] #  Metal 2          582
[11/24 00:52:16   388s] #  Metal 3           52
[11/24 00:52:16   388s] #  Metal 4            2
[11/24 00:52:16   388s] #-----------------------
[11/24 00:52:16   388s] #                  1297 
[11/24 00:52:16   388s] #
[11/24 00:52:16   388s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 738.20 (MB), peak = 886.26 (MB)
[11/24 00:52:16   388s] #
[11/24 00:52:16   388s] #Post Route wire spread is done.
[11/24 00:52:16   388s] #Total wire length = 1859 um.
[11/24 00:52:16   388s] #Total half perimeter of net bounding box = 1847 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal1 = 89 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal2 = 669 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal3 = 1008 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal4 = 92 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal5 = 1 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:52:16   388s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:52:16   388s] #Total number of vias = 1297
[11/24 00:52:16   388s] #Up-Via Summary (total 1297):
[11/24 00:52:16   388s] #           
[11/24 00:52:16   388s] #-----------------------
[11/24 00:52:16   388s] #  Metal 1          661
[11/24 00:52:16   388s] #  Metal 2          582
[11/24 00:52:16   388s] #  Metal 3           52
[11/24 00:52:16   388s] #  Metal 4            2
[11/24 00:52:16   388s] #-----------------------
[11/24 00:52:16   388s] #                  1297 
[11/24 00:52:16   388s] #
[11/24 00:52:16   388s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:52:16   388s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:52:16   388s] #
[11/24 00:52:16   388s] #Start DRC checking..
[11/24 00:52:16   388s] #    number of violations = 17
[11/24 00:52:17   388s] #
[11/24 00:52:17   388s] #    By Layer and Type :
[11/24 00:52:17   388s] #	         MetSpc    Short   Totals
[11/24 00:52:17   388s] #	Metal1        1       14       15
[11/24 00:52:17   388s] #	Metal2        1        1        2
[11/24 00:52:17   388s] #	Totals        2       15       17
[11/24 00:52:17   388s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 765.46 (MB), peak = 886.26 (MB)
[11/24 00:52:17   388s] #    number of violations = 17
[11/24 00:52:17   388s] #
[11/24 00:52:17   388s] #    By Layer and Type :
[11/24 00:52:17   388s] #	         MetSpc    Short   Totals
[11/24 00:52:17   388s] #	Metal1        1       14       15
[11/24 00:52:17   388s] #	Metal2        1        1        2
[11/24 00:52:17   388s] #	Totals        2       15       17
[11/24 00:52:17   388s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 765.46 (MB), peak = 886.26 (MB)
[11/24 00:52:17   388s] #CELL_VIEW P2Blender,init has 17 DRC violations
[11/24 00:52:17   388s] #Total number of DRC violations = 17
[11/24 00:52:17   388s] #Total number of net violated process antenna rule = 0
[11/24 00:52:17   388s] #Total number of violations on LAYER Metal1 = 15
[11/24 00:52:17   388s] #Total number of violations on LAYER Metal2 = 2
[11/24 00:52:17   388s] #Total number of violations on LAYER Metal3 = 0
[11/24 00:52:17   388s] #Total number of violations on LAYER Metal4 = 0
[11/24 00:52:17   388s] #Total number of violations on LAYER Metal5 = 0
[11/24 00:52:17   388s] #Total number of violations on LAYER Metal6 = 0
[11/24 00:52:17   388s] #Total number of violations on LAYER Metal7 = 0
[11/24 00:52:17   388s] #Total number of violations on LAYER Metal8 = 0
[11/24 00:52:17   388s] #Total number of violations on LAYER Metal9 = 0
[11/24 00:52:17   388s] #Total number of violations on LAYER Metal10 = 0
[11/24 00:52:17   388s] #Total number of violations on LAYER Metal11 = 0
[11/24 00:52:17   388s] #detailRoute Statistics:
[11/24 00:52:17   388s] #Cpu time = 00:00:05
[11/24 00:52:17   388s] #Elapsed time = 00:00:05
[11/24 00:52:17   388s] #Increased memory = 38.32 (MB)
[11/24 00:52:17   388s] #Total memory = 765.46 (MB)
[11/24 00:52:17   388s] #Peak memory = 886.26 (MB)
[11/24 00:52:17   388s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 765.46 (MB), peak = 886.26 (MB)
[11/24 00:52:17   388s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 765.47 (MB), peak = 886.26 (MB)
[11/24 00:52:17   388s] #
[11/24 00:52:17   388s] #globalDetailRoute statistics:
[11/24 00:52:17   388s] #Cpu time = 00:00:08
[11/24 00:52:17   388s] #Elapsed time = 00:00:08
[11/24 00:52:17   388s] #Increased memory = 61.09 (MB)
[11/24 00:52:17   388s] #Total memory = 765.47 (MB)
[11/24 00:52:17   388s] #Peak memory = 886.26 (MB)
[11/24 00:52:17   388s] #Number of warnings = 7
[11/24 00:52:17   388s] #Total number of warnings = 17
[11/24 00:52:17   388s] #Number of fails = 0
[11/24 00:52:17   388s] #Total number of fails = 0
[11/24 00:52:17   388s] #Complete globalDetailRoute on Sat Nov 24 00:52:17 2018
[11/24 00:52:17   388s] #
[11/24 00:52:17   388s] #routeDesign: cpu time = 00:00:08, elapsed time = 00:00:09, memory = 765.47 (MB), peak = 886.26 (MB)
[11/24 00:52:17   388s] *** Message Summary: 0 warning(s), 0 error(s)
[11/24 00:52:17   388s] 
[11/24 00:52:17   388s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[11/24 00:52:35   389s] <CMD> verifyGeometry
[11/24 00:52:35   389s]  *** Starting Verify Geometry (MEM: 802.8) ***
[11/24 00:52:35   389s] 
[11/24 00:52:35   389s]   VERIFY GEOMETRY ...... Starting Verification
[11/24 00:52:35   389s]   VERIFY GEOMETRY ...... Initializing
[11/24 00:52:35   389s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/24 00:52:35   389s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/24 00:52:35   389s]                   ...... bin size: 960
[11/24 00:52:35   389s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[11/24 00:52:35   389s] **WARN: (ENCVFG-47):	The PG pin has not been assigned to any PG net. please call globalNetConnect to assign the PG pin to net and rerun the command.
[11/24 00:52:35   389s] 
[11/24 00:52:35   389s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/24 00:52:36   390s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/24 00:52:36   390s]   VERIFY GEOMETRY ...... Wiring         :  15 Viols.
[11/24 00:52:36   390s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/24 00:52:36   390s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 15 Viols. 0 Wrngs.
[11/24 00:52:36   390s] VG: elapsed time: 1.00
[11/24 00:52:36   390s] Begin Summary ...
[11/24 00:52:36   390s]   Cells       : 0
[11/24 00:52:36   390s]   SameNet     : 0
[11/24 00:52:36   390s]   Wiring      : 2
[11/24 00:52:36   390s]   Antenna     : 0
[11/24 00:52:36   390s]   Short       : 13
[11/24 00:52:36   390s]   Overlap     : 0
[11/24 00:52:36   390s] End Summary
[11/24 00:52:36   390s] 
[11/24 00:52:36   390s]   Verification Complete : 15 Viols.  0 Wrngs.
[11/24 00:52:36   390s] 
[11/24 00:52:36   390s] **********End: VERIFY GEOMETRY**********
[11/24 00:52:36   390s]  *** verify geometry (CPU: 0:00:00.3  MEM: 154.3M)
[11/24 00:52:36   390s] 
[11/24 00:52:36   390s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[11/24 00:52:36   390s] <CMD> setLayerPreference violation -isVisible 1
[11/24 00:52:57   391s] <CMD> violationBrowser -all -no_display_false
[11/24 00:52:57   391s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/24 00:53:23   393s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[11/24 00:53:23   393s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[11/24 00:53:23   393s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[11/24 00:53:23   393s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/24 00:53:23   393s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/24 00:53:23   393s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/24 00:53:23   393s] Running Native NanoRoute ...
[11/24 00:53:23   393s] <CMD> routeDesign -globalDetail
[11/24 00:53:23   393s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 920.77 (MB), peak = 920.93 (MB)
[11/24 00:53:23   393s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/24 00:53:23   393s] Core basic site is CoreSite
[11/24 00:53:24   393s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 00:53:24   393s] Begin checking placement ... (start mem=957.1M, init mem=957.1M)
[11/24 00:53:24   393s] *info: Placed = 182           
[11/24 00:53:24   393s] *info: Unplaced = 0           
[11/24 00:53:24   393s] Placement Density:54.55%(285/523)
[11/24 00:53:24   393s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=957.1M)
[11/24 00:53:24   393s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[11/24 00:53:24   393s] #**INFO: honoring user setting for routeWithSiDriven set to false
[11/24 00:53:24   393s] 
[11/24 00:53:24   393s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/24 00:53:24   393s] *** Changed status on (0) nets in Clock.
[11/24 00:53:24   393s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=957.1M) ***
[11/24 00:53:24   393s] 
[11/24 00:53:24   393s] globalDetailRoute
[11/24 00:53:24   393s] 
[11/24 00:53:24   393s] ### setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/24 00:53:24   393s] ### setNanoRouteMode -droutePostRouteWidenWireRule "LEFSpecialRouteSpec"
[11/24 00:53:24   393s] ### setNanoRouteMode -routeWithSiDriven false
[11/24 00:53:24   393s] ### setNanoRouteMode -routeWithTimingDriven true
[11/24 00:53:24   393s] #Start globalDetailRoute on Sat Nov 24 00:53:24 2018
[11/24 00:53:24   393s] #
[11/24 00:53:24   393s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 920.77 (MB), peak = 920.93 (MB)
[11/24 00:53:24   393s] #Generating timing graph information, please wait...
[11/24 00:53:24   393s] #189 total nets, 189 already routed, 189 will ignore in trialRoute
[11/24 00:53:24   393s] Initializing multi-corner resistance tables ...
[11/24 00:53:24   393s] #Dump tif for version 2.1
[11/24 00:53:24   393s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[11/24 00:53:24   393s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 00:53:24   393s] AAE_THRD: End delay calculation. (MEM=809.211 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 00:53:24   393s] #Write timing file took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 776.97 (MB), peak = 929.66 (MB)
[11/24 00:53:24   393s] #Done generating timing graph information.
[11/24 00:53:24   393s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:53:24   393s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 00:53:24   393s] #Start reading timing information from file .timing_file_25436.tif.gz ...
[11/24 00:53:24   393s] #Read in timing information for 9 ports, 182 instances from timing file .timing_file_25436.tif.gz.
[11/24 00:53:24   393s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 777.02 (MB), peak = 929.66 (MB)
[11/24 00:53:24   393s] #NanoRoute Version v14.13-s019 NR140805-0429/14_13-UB
[11/24 00:53:24   393s] #Start routing data preparation.
[11/24 00:53:24   393s] #Minimum voltage of a net in the design = 0.000.
[11/24 00:53:24   393s] #Maximum voltage of a net in the design = 1.100.
[11/24 00:53:24   393s] #Voltage range [0.000 - 0.000] has 1 net.
[11/24 00:53:24   393s] #Voltage range [1.100 - 1.100] has 1 net.
[11/24 00:53:24   393s] #Voltage range [0.000 - 1.100] has 189 nets.
[11/24 00:53:24   393s] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[11/24 00:53:24   393s] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 00:53:24   393s] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 00:53:24   393s] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 00:53:24   393s] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 00:53:24   393s] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 00:53:24   393s] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 00:53:24   393s] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 00:53:24   393s] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 00:53:24   393s] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[11/24 00:53:24   393s] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[11/24 00:53:24   393s] #Regenerating Ggrids automatically.
[11/24 00:53:24   393s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.200.
[11/24 00:53:24   393s] #Using automatically generated G-grids.
[11/24 00:53:24   393s] #Done routing data preparation.
[11/24 00:53:24   393s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.10 (MB), peak = 929.66 (MB)
[11/24 00:53:24   393s] #Merging special wires...
[11/24 00:53:24   393s] #WARNING (NRGR-22) Design is already detail routed.
[11/24 00:53:24   393s] #
[11/24 00:53:24   393s] #Start data preparation for track assignment...
[11/24 00:53:24   393s] #
[11/24 00:53:24   393s] #Data preparation is done on Sat Nov 24 00:53:24 2018
[11/24 00:53:24   393s] #
[11/24 00:53:24   393s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.10 (MB), peak = 929.66 (MB)
[11/24 00:53:24   393s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.10 (MB), peak = 929.66 (MB)
[11/24 00:53:24   393s] #
[11/24 00:53:24   393s] #Cpu time = 00:00:00
[11/24 00:53:24   393s] #Elapsed time = 00:00:00
[11/24 00:53:24   393s] #Increased memory = -23.91 (MB)
[11/24 00:53:24   393s] #Total memory = 753.10 (MB)
[11/24 00:53:24   393s] #Peak memory = 929.66 (MB)
[11/24 00:53:24   393s] #
[11/24 00:53:24   394s] #Start Detail Routing..
[11/24 00:53:24   394s] #start 1st optimization iteration ...
[11/24 00:53:24   394s] #    number of violations = 17
[11/24 00:53:24   394s] #
[11/24 00:53:24   394s] #    By Layer and Type :
[11/24 00:53:24   394s] #	         MetSpc    Short   Totals
[11/24 00:53:24   394s] #	Metal1        1       14       15
[11/24 00:53:24   394s] #	Metal2        2        0        2
[11/24 00:53:24   394s] #	Totals        3       14       17
[11/24 00:53:24   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 764.40 (MB), peak = 929.66 (MB)
[11/24 00:53:24   394s] #start 2nd optimization iteration ...
[11/24 00:53:24   394s] #    number of violations = 17
[11/24 00:53:24   394s] #
[11/24 00:53:24   394s] #    By Layer and Type :
[11/24 00:53:24   394s] #	         MetSpc    Short   Totals
[11/24 00:53:24   394s] #	Metal1        1       14       15
[11/24 00:53:24   394s] #	Metal2        1        1        2
[11/24 00:53:24   394s] #	Totals        2       15       17
[11/24 00:53:24   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 773.73 (MB), peak = 929.66 (MB)
[11/24 00:53:24   394s] #start 3rd optimization iteration ...
[11/24 00:53:24   394s] #    number of violations = 17
[11/24 00:53:25   394s] #
[11/24 00:53:25   394s] #    By Layer and Type :
[11/24 00:53:25   394s] #	         MetSpc    Short   Totals
[11/24 00:53:25   394s] #	Metal1        1       14       15
[11/24 00:53:25   394s] #	Metal2        2        0        2
[11/24 00:53:25   394s] #	Totals        3       14       17
[11/24 00:53:25   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 774.22 (MB), peak = 929.66 (MB)
[11/24 00:53:25   394s] #start 4th optimization iteration ...
[11/24 00:53:25   394s] #    number of violations = 17
[11/24 00:53:25   394s] #
[11/24 00:53:25   394s] #    By Layer and Type :
[11/24 00:53:25   394s] #	         MetSpc    Short   Totals
[11/24 00:53:25   394s] #	Metal1        1       14       15
[11/24 00:53:25   394s] #	Metal2        1        1        2
[11/24 00:53:25   394s] #	Totals        2       15       17
[11/24 00:53:25   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 774.22 (MB), peak = 929.66 (MB)
[11/24 00:53:25   394s] #start 5th optimization iteration ...
[11/24 00:53:25   394s] #    number of violations = 17
[11/24 00:53:25   394s] #
[11/24 00:53:25   394s] #    By Layer and Type :
[11/24 00:53:25   394s] #	         MetSpc    Short   Totals
[11/24 00:53:25   394s] #	Metal1        1       14       15
[11/24 00:53:25   394s] #	Metal2        2        0        2
[11/24 00:53:25   394s] #	Totals        3       14       17
[11/24 00:53:25   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 774.22 (MB), peak = 929.66 (MB)
[11/24 00:53:25   394s] #start 6th optimization iteration ...
[11/24 00:53:25   394s] #    number of violations = 17
[11/24 00:53:25   394s] #
[11/24 00:53:25   394s] #    By Layer and Type :
[11/24 00:53:25   394s] #	         MetSpc    Short   Totals
[11/24 00:53:25   394s] #	Metal1        1       14       15
[11/24 00:53:25   394s] #	Metal2        1        1        2
[11/24 00:53:25   394s] #	Totals        2       15       17
[11/24 00:53:25   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.71 (MB), peak = 929.66 (MB)
[11/24 00:53:25   394s] #start 7th optimization iteration ...
[11/24 00:53:25   394s] #    number of violations = 17
[11/24 00:53:25   394s] #
[11/24 00:53:25   394s] #    By Layer and Type :
[11/24 00:53:25   394s] #	         MetSpc    Short   Totals
[11/24 00:53:25   394s] #	Metal1        1       14       15
[11/24 00:53:25   394s] #	Metal2        2        0        2
[11/24 00:53:25   394s] #	Totals        3       14       17
[11/24 00:53:25   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.73 (MB), peak = 929.66 (MB)
[11/24 00:53:25   394s] #start 8th optimization iteration ...
[11/24 00:53:25   394s] #    number of violations = 17
[11/24 00:53:25   394s] #
[11/24 00:53:25   394s] #    By Layer and Type :
[11/24 00:53:25   394s] #	         MetSpc    Short   Totals
[11/24 00:53:25   394s] #	Metal1        1       14       15
[11/24 00:53:25   394s] #	Metal2        1        1        2
[11/24 00:53:25   394s] #	Totals        2       15       17
[11/24 00:53:25   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.73 (MB), peak = 929.66 (MB)
[11/24 00:53:25   394s] #start 9th optimization iteration ...
[11/24 00:53:25   394s] #    number of violations = 17
[11/24 00:53:25   394s] #
[11/24 00:53:25   394s] #    By Layer and Type :
[11/24 00:53:25   394s] #	         MetSpc    Short   Totals
[11/24 00:53:25   394s] #	Metal1        1       14       15
[11/24 00:53:25   394s] #	Metal2        2        0        2
[11/24 00:53:25   394s] #	Totals        3       14       17
[11/24 00:53:25   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.73 (MB), peak = 929.66 (MB)
[11/24 00:53:25   394s] #start 10th optimization iteration ...
[11/24 00:53:25   394s] #    number of violations = 17
[11/24 00:53:25   394s] #
[11/24 00:53:25   394s] #    By Layer and Type :
[11/24 00:53:25   394s] #	         MetSpc    Short   Totals
[11/24 00:53:25   394s] #	Metal1        1       14       15
[11/24 00:53:25   394s] #	Metal2        1        1        2
[11/24 00:53:25   394s] #	Totals        2       15       17
[11/24 00:53:25   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.73 (MB), peak = 929.66 (MB)
[11/24 00:53:25   394s] #start 11th optimization iteration ...
[11/24 00:53:25   394s] #    number of violations = 17
[11/24 00:53:26   395s] #
[11/24 00:53:26   395s] #    By Layer and Type :
[11/24 00:53:26   395s] #	         MetSpc    Short   Totals
[11/24 00:53:26   395s] #	Metal1        1       14       15
[11/24 00:53:26   395s] #	Metal2        2        0        2
[11/24 00:53:26   395s] #	Totals        3       14       17
[11/24 00:53:26   395s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 869.75 (MB), peak = 929.66 (MB)
[11/24 00:53:26   395s] #start 12th optimization iteration ...
[11/24 00:53:26   395s] #    number of violations = 17
[11/24 00:53:26   395s] #
[11/24 00:53:26   395s] #    By Layer and Type :
[11/24 00:53:26   395s] #	         MetSpc    Short   Totals
[11/24 00:53:26   395s] #	Metal1        1       14       15
[11/24 00:53:26   395s] #	Metal2        1        1        2
[11/24 00:53:26   395s] #	Totals        2       15       17
[11/24 00:53:26   395s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 869.84 (MB), peak = 929.66 (MB)
[11/24 00:53:26   395s] #Complete Detail Routing.
[11/24 00:53:26   395s] #Total wire length = 1857 um.
[11/24 00:53:26   395s] #Total half perimeter of net bounding box = 1847 um.
[11/24 00:53:26   395s] #Total wire length on LAYER Metal1 = 89 um.
[11/24 00:53:26   395s] #Total wire length on LAYER Metal2 = 669 um.
[11/24 00:53:26   395s] #Total wire length on LAYER Metal3 = 1006 um.
[11/24 00:53:26   395s] #Total wire length on LAYER Metal4 = 92 um.
[11/24 00:53:26   395s] #Total wire length on LAYER Metal5 = 1 um.
[11/24 00:53:26   395s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:53:26   395s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:53:26   395s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:53:26   395s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:53:26   395s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:53:26   395s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:53:26   395s] #Total number of vias = 1297
[11/24 00:53:26   395s] #Up-Via Summary (total 1297):
[11/24 00:53:26   395s] #           
[11/24 00:53:26   395s] #-----------------------
[11/24 00:53:26   395s] #  Metal 1          661
[11/24 00:53:26   395s] #  Metal 2          582
[11/24 00:53:26   395s] #  Metal 3           52
[11/24 00:53:26   395s] #  Metal 4            2
[11/24 00:53:26   395s] #-----------------------
[11/24 00:53:26   395s] #                  1297 
[11/24 00:53:26   395s] #
[11/24 00:53:26   395s] #Total number of DRC violations = 17
[11/24 00:53:26   395s] #Total number of violations on LAYER Metal1 = 15
[11/24 00:53:26   395s] #Total number of violations on LAYER Metal2 = 2
[11/24 00:53:26   395s] #Total number of violations on LAYER Metal3 = 0
[11/24 00:53:26   395s] #Total number of violations on LAYER Metal4 = 0
[11/24 00:53:26   395s] #Total number of violations on LAYER Metal5 = 0
[11/24 00:53:26   395s] #Total number of violations on LAYER Metal6 = 0
[11/24 00:53:26   395s] #Total number of violations on LAYER Metal7 = 0
[11/24 00:53:26   395s] #Total number of violations on LAYER Metal8 = 0
[11/24 00:53:26   395s] #Total number of violations on LAYER Metal9 = 0
[11/24 00:53:26   395s] #Total number of violations on LAYER Metal10 = 0
[11/24 00:53:26   395s] #Total number of violations on LAYER Metal11 = 0
[11/24 00:53:26   395s] #Cpu time = 00:00:02
[11/24 00:53:26   395s] #Elapsed time = 00:00:02
[11/24 00:53:26   395s] #Increased memory = 116.74 (MB)
[11/24 00:53:26   395s] #Total memory = 869.84 (MB)
[11/24 00:53:26   395s] #Peak memory = 929.66 (MB)
[11/24 00:53:26   395s] #
[11/24 00:53:26   395s] #Start Post Routing Optimization.
[11/24 00:53:26   395s] #start 1st post routing optimization iteration ...
[11/24 00:53:26   395s] #    number of DRC violations = 17
[11/24 00:53:27   396s] #
[11/24 00:53:27   396s] #    By Layer and Type :
[11/24 00:53:27   396s] #	         MetSpc    Short   Totals
[11/24 00:53:27   396s] #	Metal1        1       14       15
[11/24 00:53:27   396s] #	Metal2        1        1        2
[11/24 00:53:27   396s] #	Totals        2       15       17
[11/24 00:53:27   396s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 871.05 (MB), peak = 929.66 (MB)
[11/24 00:53:27   396s] #Complete Post Routing Optimization.
[11/24 00:53:27   396s] #Cpu time = 00:00:01
[11/24 00:53:27   396s] #Elapsed time = 00:00:01
[11/24 00:53:27   396s] #Increased memory = 1.21 (MB)
[11/24 00:53:27   396s] #Total memory = 871.05 (MB)
[11/24 00:53:27   396s] #Peak memory = 929.66 (MB)
[11/24 00:53:27   396s] #Total wire length = 1857 um.
[11/24 00:53:27   396s] #Total half perimeter of net bounding box = 1847 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal1 = 89 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal2 = 669 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal3 = 1006 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal4 = 92 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal5 = 1 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:53:27   396s] #Total number of vias = 1297
[11/24 00:53:27   396s] #Up-Via Summary (total 1297):
[11/24 00:53:27   396s] #           
[11/24 00:53:27   396s] #-----------------------
[11/24 00:53:27   396s] #  Metal 1          661
[11/24 00:53:27   396s] #  Metal 2          582
[11/24 00:53:27   396s] #  Metal 3           52
[11/24 00:53:27   396s] #  Metal 4            2
[11/24 00:53:27   396s] #-----------------------
[11/24 00:53:27   396s] #                  1297 
[11/24 00:53:27   396s] #
[11/24 00:53:27   396s] #Total number of DRC violations = 17
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal1 = 15
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal2 = 2
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal3 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal4 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal5 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal6 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal7 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal8 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal9 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal10 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal11 = 0
[11/24 00:53:27   396s] #
[11/24 00:53:27   396s] #start routing for process antenna violation fix ...
[11/24 00:53:27   396s] #
[11/24 00:53:27   396s] #    By Layer and Type :
[11/24 00:53:27   396s] #	         MetSpc    Short   Totals
[11/24 00:53:27   396s] #	Metal1        1       14       15
[11/24 00:53:27   396s] #	Metal2        1        1        2
[11/24 00:53:27   396s] #	Totals        2       15       17
[11/24 00:53:27   396s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 757.10 (MB), peak = 929.66 (MB)
[11/24 00:53:27   396s] #
[11/24 00:53:27   396s] #Total wire length = 1857 um.
[11/24 00:53:27   396s] #Total half perimeter of net bounding box = 1847 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal1 = 89 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal2 = 669 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal3 = 1006 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal4 = 92 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal5 = 1 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal8 = 0 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal9 = 0 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 00:53:27   396s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 00:53:27   396s] #Total number of vias = 1297
[11/24 00:53:27   396s] #Up-Via Summary (total 1297):
[11/24 00:53:27   396s] #           
[11/24 00:53:27   396s] #-----------------------
[11/24 00:53:27   396s] #  Metal 1          661
[11/24 00:53:27   396s] #  Metal 2          582
[11/24 00:53:27   396s] #  Metal 3           52
[11/24 00:53:27   396s] #  Metal 4            2
[11/24 00:53:27   396s] #-----------------------
[11/24 00:53:27   396s] #                  1297 
[11/24 00:53:27   396s] #
[11/24 00:53:27   396s] #Total number of DRC violations = 17
[11/24 00:53:27   396s] #Total number of net violated process antenna rule = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal1 = 15
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal2 = 2
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal3 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal4 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal5 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal6 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal7 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal8 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal9 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal10 = 0
[11/24 00:53:27   396s] #Total number of violations on LAYER Metal11 = 0
[11/24 00:53:27   396s] #
[11/24 00:53:27   396s] #detailRoute Statistics:
[11/24 00:53:27   396s] #Cpu time = 00:00:03
[11/24 00:53:27   396s] #Elapsed time = 00:00:03
[11/24 00:53:27   396s] #Increased memory = 4.00 (MB)
[11/24 00:53:27   396s] #Total memory = 757.10 (MB)
[11/24 00:53:27   396s] #Peak memory = 929.66 (MB)
[11/24 00:53:27   396s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 757.10 (MB), peak = 929.66 (MB)
[11/24 00:53:27   396s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 757.10 (MB), peak = 929.66 (MB)
[11/24 00:53:27   396s] #
[11/24 00:53:27   396s] #globalDetailRoute statistics:
[11/24 00:53:27   396s] #Cpu time = 00:00:03
[11/24 00:53:27   396s] #Elapsed time = 00:00:04
[11/24 00:53:27   396s] #Increased memory = -163.67 (MB)
[11/24 00:53:27   396s] #Total memory = 757.10 (MB)
[11/24 00:53:27   396s] #Peak memory = 929.66 (MB)
[11/24 00:53:27   396s] #Number of warnings = 3
[11/24 00:53:27   396s] #Total number of warnings = 21
[11/24 00:53:27   396s] #Number of fails = 0
[11/24 00:53:27   396s] #Total number of fails = 0
[11/24 00:53:27   396s] #Complete globalDetailRoute on Sat Nov 24 00:53:27 2018
[11/24 00:53:27   396s] #
[11/24 00:53:27   396s] #routeDesign: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 757.10 (MB), peak = 929.66 (MB)
[11/24 00:53:27   396s] 
[11/24 00:53:27   396s] *** Summary of all messages that are not suppressed in this session:
[11/24 00:53:27   396s] Severity  ID               Count  Summary                                  
[11/24 00:53:27   396s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[11/24 00:53:27   396s] *** Message Summary: 1 warning(s), 0 error(s)
[11/24 00:53:27   396s] 
[11/24 00:53:27   396s] <CMD> encMessage warning 0
[11/24 00:53:43   398s] Suppress "**WARN ..." messages.
[11/24 00:53:43   398s] <CMD> encMessage debug 0
[11/24 00:53:43   398s] <CMD> encMessage info 0
[11/24 00:53:43   398s] **WARN: (ENCSYC-6163):	Command 'freeDesign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[11/24 00:53:44   398s] Free PSO.
[11/24 00:53:44   398s] 
[11/24 00:53:44   398s] 
[11/24 00:53:44   398s] Info (SM2C): Status of key globals:
[11/24 00:53:44   398s] 	 MMMC-by-default flow     : 1
[11/24 00:53:44   398s] 	 Default MMMC objs envvar : 0
[11/24 00:53:44   398s] 	 Data portability         : 0
[11/24 00:53:44   398s] 	 MMMC PV Emulation        : 0
[11/24 00:53:44   398s] 	 MMMC debug               : 0
[11/24 00:53:44   398s] 	 Init_Design flow         : 1
[11/24 00:53:44   398s] 
[11/24 00:53:44   398s] 
[11/24 00:53:44   398s] 	 CTE SM2C global          : false
[11/24 00:53:44   398s] 	 Reporting view filter    : false
[11/24 00:53:44   398s] Loading global variable file /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR/P2Blender2.enc.dat/P2Blender.globals ...
[11/24 00:53:44   398s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[11/24 00:53:44   398s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[11/24 00:53:44   398s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[11/24 00:53:44   398s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[11/24 00:53:44   398s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[11/24 00:53:44   398s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[11/24 00:53:44   398s] **WARN: (ENCLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[11/24 00:53:45   399s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/24 00:53:45   399s] **WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 00:53:45   399s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=6.68min, fe_real=71.32min, fe_mem=654.5M) ***
[11/24 00:53:46   400s] **WARN: (ENCFP-3961):	The techSite 'CornerSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist  in  the LEF library. Check and correct the LEF file.
[11/24 00:53:47   400s] **WARN: (ENCFP-3961):	The techSite 'IOSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist  in  the LEF library. Check and correct the LEF file.
[11/24 00:53:47   400s] Loading preference file /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR/P2Blender2.enc.dat/enc.pref.tcl ...
[11/24 00:53:47   400s] Loading mode file /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR/P2Blender2.enc.dat/P2Blender.mode ...
[11/24 00:53:47   400s] **WARN: analysis view av_lsMin_rcBest_cmFunc not found, use default_view_setup
[11/24 00:53:47   401s] **WARN: analysis view av_lsMin_rcBest_cmFunc not found, use default_view_setup
[11/24 00:53:47   401s] Loading place ...
[11/24 00:53:57   407s] **WARN: (ENCSP-311):	From restore design about 100.00% of instances are not placed. 
[11/24 00:53:57   407s] Most probably the design imported is partially placed. Rerun full placement to place these instances.
[11/24 00:53:57   407s] Loading route ...
[11/24 00:53:57   407s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 1 -spacing 0.25 -offset 0.6
[11/24 20:39:07  3506s] 
[11/24 20:39:07  3506s] The power planner created 8 wires.
[11/24 20:39:07  3506s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 740.0M) ***
[11/24 20:39:07  3506s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal11 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal11 } -allowLayerChange 1 -nets { VDD VSS } -blockPin useLef -targetViaLayerRange { Metal1 Metal11 }
[11/24 20:39:24  3507s] *** Begin SPECIAL ROUTE on Sat Nov 24 20:39:24 2018 ***
[11/24 20:39:24  3507s] SPECIAL ROUTE ran on directory: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/24 20:39:24  3507s] SPECIAL ROUTE ran on machine: ssh-soc (Linux 2.6.32-696.20.1.el6.x86_64 Xeon 2.19Ghz)
[11/24 20:39:24  3507s] 
[11/24 20:39:24  3507s] Begin option processing ...
[11/24 20:39:24  3507s] srouteConnectPowerBump set to false
[11/24 20:39:24  3507s] routeSelectNet set to "VDD VSS"
[11/24 20:39:24  3507s] routeSpecial set to true
[11/24 20:39:24  3507s] srouteBlockPin set to "useLef"
[11/24 20:39:24  3507s] srouteBottomLayerLimit set to 1
[11/24 20:39:24  3507s] srouteBottomTargetLayerLimit set to 1
[11/24 20:39:24  3507s] srouteConnectConverterPin set to false
[11/24 20:39:24  3507s] srouteCrossoverViaBottomLayer set to 1
[11/24 20:39:24  3507s] srouteCrossoverViaTopLayer set to 11
[11/24 20:39:24  3507s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/24 20:39:24  3507s] srouteFollowCorePinEnd set to 3
[11/24 20:39:24  3507s] srouteJogControl set to "preferWithChanges differentLayer"
[11/24 20:39:24  3507s] sroutePadPinAllPorts set to true
[11/24 20:39:24  3507s] sroutePreserveExistingRoutes set to true
[11/24 20:39:24  3507s] srouteRoutePowerBarPortOnBothDir set to true
[11/24 20:39:24  3507s] srouteStopBlockPin set to "nearestTarget"
[11/24 20:39:24  3507s] srouteTopLayerLimit set to 11
[11/24 20:39:24  3507s] srouteTopTargetLayerLimit set to 11
[11/24 20:39:24  3507s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1353.00 megs.
[11/24 20:39:24  3507s] 
[11/24 20:39:24  3507s] Reading DB technology information...
[11/24 20:39:24  3507s] Finished reading DB technology information.
[11/24 20:39:24  3508s] Reading floorplan and netlist information...
[11/24 20:39:24  3508s] Finished reading floorplan and netlist information.
[11/24 20:39:24  3508s] **WARN: (ENCSR-4302):	Cap-table is found in the design, so the same information from LEF will be ignored.
[11/24 20:39:24  3508s] Read in 36 layers, 11 routing layers, 1 overlap layer
[11/24 20:39:24  3508s] Read in 2 nondefault rules, 0 used
[11/24 20:39:24  3508s] Read in 583 macros, 41 used
[11/24 20:39:24  3508s] Read in 41 components
[11/24 20:39:24  3508s]   41 core components: 41 unplaced, 0 placed, 0 fixed
[11/24 20:39:24  3508s] Read in 9 logical pins
[11/24 20:39:24  3508s] Read in 9 nets
[11/24 20:39:24  3508s] Read in 2 special nets, 2 routed
[11/24 20:39:24  3508s] 2 nets selected.
[11/24 20:39:24  3508s] 
[11/24 20:39:24  3508s] Begin power routing ...
[11/24 20:39:24  3508s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
[11/24 20:39:24  3508s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 20:39:24  3508s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/24 20:39:24  3508s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 20:39:24  3508s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 20:39:24  3508s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
[11/24 20:39:24  3508s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/24 20:39:24  3508s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/24 20:39:24  3508s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/24 20:39:24  3508s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/24 20:39:24  3508s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 20:39:24  3508s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 20:39:24  3508s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/24 20:39:24  3508s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 20:39:24  3508s] CPU time for FollowPin 0 seconds
[11/24 20:39:24  3508s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 20:39:24  3508s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 20:39:24  3508s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/24 20:39:24  3508s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/24 20:39:24  3508s] CPU time for FollowPin 0 seconds
[11/24 20:39:24  3508s]   Number of IO ports routed: 0
[11/24 20:39:24  3508s]   Number of Block ports routed: 0
[11/24 20:39:24  3508s]   Number of Stripe ports routed: 0
[11/24 20:39:24  3508s]   Number of Core ports routed: 24
[11/24 20:39:24  3508s]   Number of Pad ports routed: 0
[11/24 20:39:24  3508s]   Number of Power Bump ports routed: 0
[11/24 20:39:24  3508s]   Number of Followpin connections: 12
[11/24 20:39:24  3508s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1353.00 megs.
[11/24 20:39:24  3508s] 
[11/24 20:39:24  3508s] 
[11/24 20:39:24  3508s] 
[11/24 20:39:24  3508s]  Begin updating DB with routing results ...
[11/24 20:39:24  3508s]  Updating DB with 121 via definition ...
[11/24 20:39:24  3508s] 
sroute post-processing starts at Sat Nov 24 20:39:24 2018
The viaGen is rebuilding shadow vias for net VSS.
[11/24 20:39:24  3508s] sroute post-processing ends at Sat Nov 24 20:39:24 2018

sroute post-processing starts at Sat Nov 24 20:39:24 2018
The viaGen is rebuilding shadow vias for net VDD.
[11/24 20:39:24  3508s] sroute post-processing ends at Sat Nov 24 20:39:24 2018
sroute: Total CPU time used = 0:0:0
[11/24 20:39:24  3508s] sroute: Total Real time used = 0:0:0
[11/24 20:39:24  3508s] sroute: Total Memory used = 0.00 megs
[11/24 20:39:24  3508s] sroute: Total Peak Memory used = 740.02 megs
[11/24 20:39:24  3508s] <CMD> setPinAssignMode -pinEditInBatch false
[11/24 20:41:20  3514s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 7 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin clk
[11/24 20:41:20  3514s] Successfully spread [1] pins.
[11/24 20:41:20  3514s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 740.0M).
[11/24 20:41:20  3514s] <CMD> setPinAssignMode -pinEditInBatch false
[11/24 20:41:35  3515s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 9 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin {{Mode[0]} {Mode[1]} {Mode[2]} {Mode[3]} {Mode[4]}}
[11/24 20:41:35  3515s] Successfully spread [5] pins.
[11/24 20:41:35  3515s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 740.0M).
[11/24 20:41:35  3515s] <CMD> setPinAssignMode -pinEditInBatch false
[11/24 20:41:43  3515s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 5 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin reset
[11/24 20:41:43  3515s] Successfully spread [1] pins.
[11/24 20:41:43  3515s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 740.0M).
[11/24 20:41:43  3515s] <CMD> setPinAssignMode -pinEditInBatch false
[11/24 20:41:51  3516s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 9 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin {{y[0]} {y[1]}}
[11/24 20:41:51  3516s] Successfully spread [2] pins.
[11/24 20:41:51  3516s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 740.0M).
[11/24 20:41:51  3516s] <CMD> setPinAssignMode -pinEditInBatch false
[11/24 20:41:52  3516s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 9 -spreadType start -spacing 0.38 -start 0.0 0.285 -pin {{y[0]} {y[1]}}
[11/24 20:41:52  3516s] Successfully spread [2] pins.
[11/24 20:41:52  3516s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 740.0M).
[11/24 20:41:52  3516s] <CMD> setEndCapMode -reset
[11/24 20:42:20  3518s] <CMD> setEndCapMode -boundary_tap false
[11/24 20:42:20  3518s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[11/24 20:42:20  3518s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 20:42:20  3518s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 20:42:20  3518s] <CMD> setPlaceMode -reset
[11/24 20:42:20  3518s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/24 20:42:20  3518s] <CMD> setEndCapMode -reset
[11/24 20:42:21  3518s] <CMD> setEndCapMode -boundary_tap false
[11/24 20:42:21  3518s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 20:42:21  3518s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/24 20:42:21  3518s] <CMD> setPlaceMode -fp false
[11/24 20:42:23  3518s] <CMD> placeDesign -inPlaceOpt
[11/24 20:42:23  3518s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 20:42:23  3518s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[11/24 20:42:23  3518s] *** Starting placeDesign concurrent flow ***
[11/24 20:42:23  3518s] **INFO: Enable pre-place timing setting for timing analysis
[11/24 20:42:23  3518s] Set Using Default Delay Limit as 101.
[11/24 20:42:23  3518s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/24 20:42:23  3518s] Set Default Net Delay as 0 ps.
[11/24 20:42:23  3518s] Set Default Net Load as 0 pF. 
[11/24 20:42:23  3518s] **INFO: Analyzing IO path groups for slack adjustment
[11/24 20:42:23  3518s] Effort level <high> specified for reg2reg_tmp.25436 path_group
[11/24 20:42:23  3518s] #################################################################################
[11/24 20:42:23  3518s] # Design Stage: PreRoute
[11/24 20:42:23  3518s] # Design Mode: 90nm
[11/24 20:42:23  3518s] # Analysis Mode: MMMC non-OCV
[11/24 20:42:23  3518s] # Extraction Mode: default
[11/24 20:42:23  3518s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 20:42:23  3518s] # Switching Delay Calculation Engine to AAE
[11/24 20:42:23  3518s] #################################################################################
[11/24 20:42:23  3518s] Calculate delays in BcWc mode...
[11/24 20:42:23  3518s] Topological Sorting (CPU = 0:00:00.0, MEM = 764.3M, InitMEM = 764.3M)
[11/24 20:42:23  3518s]  AAE_INFO: Swapping Delay calculation library interface data to disk.
[11/24 20:42:23  3518s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 20:42:23  3518s] AAE_THRD: End delay calculation. (MEM=811.609 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 20:42:23  3518s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 811.6M) ***
[11/24 20:42:23  3518s] **INFO: Disable pre-place timing setting for timing analysis
[11/24 20:42:23  3518s] Set Using Default Delay Limit as 1000.
[11/24 20:42:23  3518s] Set Default Net Delay as 1000 ps.
[11/24 20:42:23  3518s] Set Default Net Load as 0.5 pF. 
[11/24 20:42:23  3518s] *** Start deleteBufferTree ***
[11/24 20:42:23  3518s] Info: Detect buffers to remove automatically.
[11/24 20:42:23  3518s] Analyzing netlist ...
[11/24 20:42:23  3518s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[11/24 20:42:23  3518s] Updating netlist
[11/24 20:42:23  3518s] 
[11/24 20:42:23  3518s] *summary: 0 instances (buffers/inverters) removed
[11/24 20:42:23  3518s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/24 20:42:23  3518s] *** Starting "NanoPlace(TM) placement v#1 (mem=803.6M)" ...
[11/24 20:42:23  3518s] *** Build Buffered Sizing Timing Model
[11/24 20:42:25  3520s] (cpu=0:00:01.9 mem=803.6M) ***
[11/24 20:42:25  3520s] *** Build Virtual Sizing Timing Model
[11/24 20:42:25  3520s] (cpu=0:00:02.1 mem=803.6M) ***
[11/24 20:42:25  3520s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/24 20:42:25  3520s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[11/24 20:42:26  3521s] Define the scan chains before using this option.
[11/24 20:42:26  3521s] Type 'man ENCSP-9042' for more detail.
[11/24 20:42:26  3521s] #std cell=182 (0 fixed + 182 movable) #block=0 (0 floating + 0 preplaced)
[11/24 20:42:26  3521s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 20:42:26  3521s] stdCell: 182 single + 0 double + 0 multi
[11/24 20:42:26  3521s] Total standard cell length = 0.1556 (mm), area = 0.0003 (mm^2)
[11/24 20:42:26  3521s] Core basic site is CoreSite
[11/24 20:42:26  3521s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 20:42:26  3521s] Average module density = 0.502.
[11/24 20:42:26  3521s] Density for the design = 0.502.
[11/24 20:42:26  3521s]        = stdcell_area 778 sites (266 um^2) / alloc_area 1551 sites (530 um^2).
[11/24 20:42:26  3521s] Pin Density = 0.826.
[11/24 20:42:26  3521s]             = total # of pins 643 / total Instance area 778.
[11/24 20:42:26  3521s] Clock gating cells determined by native netlist tracing.
[11/24 20:42:26  3521s] Iteration  1: Total net bbox = 5.615e+02 (3.32e+02 2.30e+02)
[11/24 20:42:26  3521s]               Est.  stn bbox = 6.113e+02 (3.61e+02 2.50e+02)
[11/24 20:42:26  3521s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 803.9M
[11/24 20:42:26  3521s] Iteration  2: Total net bbox = 5.615e+02 (3.32e+02 2.30e+02)
[11/24 20:42:26  3521s]               Est.  stn bbox = 6.113e+02 (3.61e+02 2.50e+02)
[11/24 20:42:26  3521s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 803.9M
[11/24 20:42:26  3521s] Iteration  3: Total net bbox = 4.147e+02 (2.34e+02 1.81e+02)
[11/24 20:42:26  3521s]               Est.  stn bbox = 4.609e+02 (2.60e+02 2.01e+02)
[11/24 20:42:26  3521s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 803.9M
[11/24 20:42:26  3521s] Iteration  4: Total net bbox = 1.552e+03 (9.61e+02 5.91e+02)
[11/24 20:42:26  3521s]               Est.  stn bbox = 1.675e+03 (1.04e+03 6.37e+02)
[11/24 20:42:26  3521s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 803.9M
[11/24 20:42:26  3521s] Iteration  5: Total net bbox = 1.689e+03 (1.06e+03 6.32e+02)
[11/24 20:42:26  3521s]               Est.  stn bbox = 1.820e+03 (1.14e+03 6.81e+02)
[11/24 20:42:26  3521s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 803.9M
[11/24 20:42:26  3521s] Iteration  6: Total net bbox = 1.681e+03 (1.05e+03 6.34e+02)
[11/24 20:42:26  3521s]               Est.  stn bbox = 1.811e+03 (1.13e+03 6.82e+02)
[11/24 20:42:26  3521s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 803.9M
[11/24 20:42:26  3521s] *** cost = 1.681e+03 (1.05e+03 6.34e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 20:42:26  3521s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 20:42:26  3521s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 20:42:26  3521s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 20:42:26  3521s] Core basic site is CoreSite
[11/24 20:42:26  3521s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 20:42:27  3521s] *** Starting refinePlace (0:58:42 mem=773.8M) ***
[11/24 20:42:27  3521s] Total net length = 1.681e+03 (1.048e+03 6.339e+02) (ext = 2.144e+02)
[11/24 20:42:27  3521s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 20:42:27  3521s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 773.8MB
[11/24 20:42:27  3521s] Starting refinePlace ...
[11/24 20:42:27  3521s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 20:42:27  3521s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 20:42:27  3522s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=773.8MB) @(0:58:42 - 0:58:42).
[11/24 20:42:27  3522s] Move report: preRPlace moves 182 insts, mean move: 0.68 um, max move: 2.01 um
[11/24 20:42:27  3522s] 	Max move on inst (g4696): (25.41, 3.64) --> (24.00, 3.04)
[11/24 20:42:27  3522s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[11/24 20:42:27  3522s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 20:42:27  3522s] Placement tweakage begins.
[11/24 20:42:27  3522s] wire length = 1.742e+03 = 1.072e+03 H + 6.699e+02 V
[11/24 20:42:27  3522s] wire length = 1.728e+03 = 1.061e+03 H + 6.677e+02 V
[11/24 20:42:27  3522s] Placement tweakage ends.
[11/24 20:42:27  3522s] Move report: tweak moves 44 insts, mean move: 1.02 um, max move: 2.51 um
[11/24 20:42:27  3522s] 	Max move on inst (g4526): (13.80, 18.43) --> (13.00, 20.14)
[11/24 20:42:27  3522s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 20:42:27  3522s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=773.8MB) @(0:58:42 - 0:58:42).
[11/24 20:42:27  3522s] Move report: Detail placement moves 182 insts, mean move: 0.75 um, max move: 2.25 um
[11/24 20:42:27  3522s] 	Max move on inst (g4621): (26.36, 7.56) --> (28.00, 8.17)
[11/24 20:42:27  3522s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 773.8MB
[11/24 20:42:27  3522s] Statistics of distance of Instance movement in refine placement:
[11/24 20:42:27  3522s]   maximum (X+Y) =         2.25 um
[11/24 20:42:27  3522s]   inst (g4621) with max move: (26.356, 7.56) -> (28, 8.17)
[11/24 20:42:27  3522s]   mean    (X+Y) =         0.75 um
[11/24 20:42:27  3522s] Summary Report:
[11/24 20:42:27  3522s] Instances move: 182 (out of 182 movable)
[11/24 20:42:27  3522s] Mean displacement: 0.75 um
[11/24 20:42:27  3522s] Max displacement: 2.25 um (Instance: g4621) (26.356, 7.56) -> (28, 8.17)
[11/24 20:42:27  3522s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
[11/24 20:42:27  3522s] Total instances moved : 182
[11/24 20:42:27  3522s] Total net length = 1.728e+03 (1.061e+03 6.677e+02) (ext = 2.139e+02)
[11/24 20:42:27  3522s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 773.8MB
[11/24 20:42:27  3522s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=773.8MB) @(0:58:42 - 0:58:42).
[11/24 20:42:27  3522s] *** Finished refinePlace (0:58:42 mem=773.8M) ***
[11/24 20:42:27  3522s] Total net length = 1.731e+03 (1.061e+03 6.702e+02) (ext = 2.133e+02)
[11/24 20:42:27  3522s] *** End of Placement (cpu=0:00:03.4, real=0:00:04.0, mem=773.8M) ***
[11/24 20:42:27  3522s] Core basic site is CoreSite
[11/24 20:42:27  3522s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 20:42:27  3522s] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[11/24 20:42:27  3522s] Density distribution unevenness ratio = 2.407%
[11/24 20:42:27  3522s] *** Free Virtual Timing Model ...(mem=773.8M)
[11/24 20:42:27  3522s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[11/24 20:42:27  3522s] Core basic site is CoreSite
[11/24 20:42:27  3522s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 20:42:27  3522s] GigaOpt running with 1 threads.
[11/24 20:42:27  3522s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 781.8M, totSessionCpu=0:58:43 **
[11/24 20:42:28  3523s] *** optDesign -preCTS ***
[11/24 20:42:28  3523s] DRC Margin: user margin 0.0; extra margin 0.2
[11/24 20:42:28  3523s] Setup Target Slack: user slack 0; extra slack 0.1
[11/24 20:42:28  3523s] Hold Target Slack: user slack 0
[11/24 20:42:28  3523s] *** Starting trialRoute (mem=781.8M) ***
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 20:42:28  3523s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 20:42:28  3523s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Nr of prerouted/Fixed nets = 0
[11/24 20:42:28  3523s] routingBox: (0 0) (34290 24850)
[11/24 20:42:28  3523s] coreBox:    (3000 3040) (31290 21850)
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Phase 1a route (0:00:00.0 781.8M):
[11/24 20:42:28  3523s] Est net length = 1.826e+03um = 1.081e+03H + 7.450e+02V
[11/24 20:42:28  3523s] Usage: (6.5%H 7.9%V) = (1.290e+03um 1.658e+03um) = (1280 980)
[11/24 20:42:28  3523s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 20:42:28  3523s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Phase 1b route (0:00:00.0 781.8M):
[11/24 20:42:28  3523s] Usage: (6.5%H 7.9%V) = (1.286e+03um 1.658e+03um) = (1276 980)
[11/24 20:42:28  3523s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Phase 1c route (0:00:00.0 781.8M):
[11/24 20:42:28  3523s] Usage: (6.5%H 7.9%V) = (1.286e+03um 1.656e+03um) = (1276 979)
[11/24 20:42:28  3523s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Phase 1d route (0:00:00.0 781.8M):
[11/24 20:42:28  3523s] Usage: (6.5%H 7.9%V) = (1.286e+03um 1.656e+03um) = (1276 979)
[11/24 20:42:28  3523s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 781.8M)

[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Phase 1e route (0:00:00.0 781.8M):
[11/24 20:42:28  3523s] Usage: (6.5%H 7.9%V) = (1.286e+03um 1.656e+03um) = (1276 979)
[11/24 20:42:28  3523s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Overflow: 0.00% H + 0.00% V (0:00:00.0 781.8M)

[11/24 20:42:28  3523s] Usage: (6.5%H 7.9%V) = (1.286e+03um 1.656e+03um) = (1276 979)
[11/24 20:42:28  3523s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Congestion distribution:
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Remain	cntH		cntV
[11/24 20:42:28  3523s] --------------------------------------
[11/24 20:42:28  3523s] --------------------------------------
[11/24 20:42:28  3523s]   5:	578	100.00%	578	100.00%
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Global route (cpu=0.0s real=0.0s 781.8M)
[11/24 20:42:28  3523s] Initializing multi-corner resistance tables ...
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] *** After '-updateRemainTrks' operation: 
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Usage: (6.9%H 8.5%V) = (1.359e+03um 1.763e+03um) = (1347 1047)
[11/24 20:42:28  3523s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 796.8M)

[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Congestion distribution:
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Remain	cntH		cntV
[11/24 20:42:28  3523s] --------------------------------------
[11/24 20:42:28  3523s] --------------------------------------
[11/24 20:42:28  3523s]   5:	578	100.00%	578	100.00%
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] *** Completed Phase 1 route (0:00:00.0 796.8M) ***
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Total length: 1.986e+03um, number of vias: 1333
[11/24 20:42:28  3523s] M1(H) length: 2.545e+01um, number of vias: 634
[11/24 20:42:28  3523s] M2(V) length: 6.859e+02um, number of vias: 541
[11/24 20:42:28  3523s] M3(H) length: 9.796e+02um, number of vias: 107
[11/24 20:42:28  3523s] M4(V) length: 1.908e+02um, number of vias: 21
[11/24 20:42:28  3523s] M5(H) length: 5.450e+01um, number of vias: 8
[11/24 20:42:28  3523s] M6(V) length: 8.550e+00um, number of vias: 8
[11/24 20:42:28  3523s] M7(H) length: 8.300e+00um, number of vias: 7
[11/24 20:42:28  3523s] M8(V) length: 9.880e+00um, number of vias: 7
[11/24 20:42:28  3523s] M9(H) length: 2.290e+01um, number of vias: 0
[11/24 20:42:28  3523s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 20:42:28  3523s] M11(H) length: 0.000e+00um
[11/24 20:42:28  3523s] *** Completed Phase 2 route (0:00:00.0 796.8M) ***
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] *** Finished all Phases (cpu=0:00:00.0 mem=796.8M) ***
[11/24 20:42:28  3523s] Peak Memory Usage was 796.8M 
[11/24 20:42:28  3523s] *** Finished trialRoute (cpu=0:00:00.0 mem=796.8M) ***
[11/24 20:42:28  3523s] 
[11/24 20:42:28  3523s] Extraction called for design 'P2Blender' of instances=182 and nets=191 using extraction engine 'preRoute' .
[11/24 20:42:28  3523s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[11/24 20:42:28  3523s] PreRoute RC Extraction called for design P2Blender.
[11/24 20:42:28  3523s] RC Extraction called in multi-corner(2) mode.
[11/24 20:42:28  3523s] RCMode: PreRoute
[11/24 20:42:28  3523s]       RC Corner Indexes            0       1   
[11/24 20:42:28  3523s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/24 20:42:28  3523s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/24 20:42:28  3523s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/24 20:42:28  3523s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/24 20:42:28  3523s] Shrink Factor                : 1.00000
[11/24 20:42:28  3523s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/24 20:42:28  3523s] Using QRC technology file ...
[11/24 20:42:28  3523s] Initializing multi-corner resistance tables ...
[11/24 20:42:28  3523s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 796.789M)
[11/24 20:42:28  3523s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[11/24 20:42:28  3523s] Core basic site is CoreSite
[11/24 20:42:28  3523s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 20:42:28  3523s] #################################################################################
[11/24 20:42:29  3523s] # Design Stage: PreRoute
[11/24 20:42:29  3523s] # Design Mode: 90nm
[11/24 20:42:29  3523s] # Analysis Mode: MMMC non-OCV
[11/24 20:42:29  3523s] # Extraction Mode: default
[11/24 20:42:29  3523s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 20:42:29  3523s] # Switching Delay Calculation Engine to AAE
[11/24 20:42:29  3523s] #################################################################################
[11/24 20:42:29  3523s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[11/24 20:42:29  3523s] Calculate delays in BcWc mode...
[11/24 20:42:29  3523s] Topological Sorting (CPU = 0:00:00.0, MEM = 796.8M, InitMEM = 796.8M)
[11/24 20:42:29  3523s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 20:42:29  3524s] AAE_THRD: End delay calculation. (MEM=818.375 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 20:42:29  3524s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 818.4M) ***
[11/24 20:42:29  3524s] *** Starting optimizing excluded clock nets MEM= 818.4M) ***
[11/24 20:42:29  3524s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 818.4M) ***
[11/24 20:42:29  3524s] Info: 1 clock net  excluded from IPO operation.
[11/24 20:42:29  3524s] 
[11/24 20:42:30  3525s] Netlist preparation processing... 
[11/24 20:42:30  3525s] Removed 0 instance
[11/24 20:42:30  3525s] *info: Marking 0 isolation instances dont touch
[11/24 20:42:30  3525s] *info: Marking 0 level shifter instances dont touch
[11/24 20:42:30  3525s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 901.0M, totSessionCpu=0:58:46 **
[11/24 20:42:30  3525s] Begin: GigaOpt high fanout net optimization
[11/24 20:42:30  3525s] Info: 1 clock net  excluded from IPO operation.
[11/24 20:42:30  3525s] End: GigaOpt high fanout net optimization
[11/24 20:42:32  3526s] Begin: GigaOpt DRV Optimization
[11/24 20:42:32  3526s] Begin: Processing multi-driver nets
[11/24 20:42:32  3526s] Info: 1 clock net  excluded from IPO operation.
[11/24 20:42:32  3526s] *** Starting multi-driver net buffering ***
[11/24 20:42:32  3527s] *summary: 0 non-ignored multi-driver nets.
[11/24 20:42:32  3527s] *** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=954.4M) ***
[11/24 20:42:32  3527s] End: Processing multi-driver nets
[11/24 20:42:32  3527s] Info: 1 clock net  excluded from IPO operation.
[11/24 20:42:32  3527s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 20:42:32  3527s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
[11/24 20:42:32  3527s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 20:42:32  3527s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
[11/24 20:42:32  3527s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 20:42:32  3527s] DrvVio net y[0] maxTran 
[11/24 20:42:32  3527s] DrvVio net n_20 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_85 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_86 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_90 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_98 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_102 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_103 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_111 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_112 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_113 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_114 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_120 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_122 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_123 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_129 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_137 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_141 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_142 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_150 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_162 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_169 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_178 maxTran 
[11/24 20:42:32  3527s] DrvVio net n_187 maxTran 
[11/24 20:42:32  3527s] |    24   |    95   |     0   |      0  |     0   |     0   |     0   |     0   | 96.19 |  50.16  |            |           |
[11/24 20:42:32  3527s] DrvVio net n_112 maxTran 
[11/24 20:42:33  3527s] DrvVio net n_122 maxTran 
[11/24 20:42:33  3527s] DrvVio net n_132 maxTran 
[11/24 20:42:33  3527s] |     3   |    13   |     0   |      0  |     0   |     0   |     0   |     0   | 97.11 |  54.55  |   0:00:01.0|     954.4M|
[11/24 20:42:33  3527s] +--------------------------------------------------------------------------------------------------------------------------+
[11/24 20:42:33  3527s] 
[11/24 20:42:33  3527s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=954.4M) ***
[11/24 20:42:33  3527s] 
[11/24 20:42:33  3527s] End: GigaOpt DRV Optimization
[11/24 20:42:33  3527s] Found active setup analysis view av_lsMax_rcWorst_cmFunc
[11/24 20:42:33  3527s] Found active hold analysis view av_lsMin_rcBest_cmFunc
[11/24 20:42:33  3527s] 
------------------------------------------------------------
            post DRV Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 97.107  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    5    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.545%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 918.2M, totSessionCpu=0:58:48 **
[11/24 20:42:33  3527s] Begin: GigaOpt Global Optimization
[11/24 20:42:33  3527s] Info: 1 clock net  excluded from IPO operation.
[11/24 20:42:33  3527s] *info: 1 clock net excluded
[11/24 20:42:34  3528s] *info: 2 special nets excluded.
[11/24 20:42:34  3528s] *info: 2 no-driver nets excluded.
[11/24 20:42:34  3528s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/24 20:42:34  3529s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 20:42:34  3529s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 20:42:34  3529s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 20:42:34  3529s] |   0.000|   0.000|    54.55%|   0:00:00.0|  956.4M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 20:42:34  3529s] +--------+--------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 20:42:34  3529s] 
[11/24 20:42:34  3529s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=956.4M) ***
[11/24 20:42:34  3529s] 
[11/24 20:42:34  3529s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=956.4M) ***
[11/24 20:42:34  3529s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/24 20:42:34  3529s] End: GigaOpt Global Optimization
[11/24 20:42:34  3529s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 916.2M, totSessionCpu=0:58:49 **
[11/24 20:42:34  3529s] *** Timing Is met
[11/24 20:42:34  3529s] *** Check timing (0:00:00.0)
[11/24 20:42:34  3529s] Info: 1 clock net  excluded from IPO operation.
[11/24 20:42:34  3529s] Begin: Area Reclaim Optimization
[11/24 20:42:34  3529s] Reclaim Optimization WNS Slack 0.048  TNS Slack 0.000 Density 54.55
[11/24 20:42:35  3530s] +----------+---------+--------+--------+------------+--------+
[11/24 20:42:35  3530s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/24 20:42:35  3530s] +----------+---------+--------+--------+------------+--------+
[11/24 20:42:35  3530s] |    54.55%|        -|   0.048|   0.000|   0:00:00.0|  956.4M|
[11/24 20:42:35  3530s] |    54.55%|        0|   0.048|   0.000|   0:00:00.0|  956.4M|
[11/24 20:42:35  3530s] |    54.55%|        0|   0.048|   0.000|   0:00:00.0|  956.4M|
[11/24 20:42:35  3530s] |    54.22%|        1|   0.048|   0.000|   0:00:00.0|  956.4M|
[11/24 20:42:35  3530s] |    54.22%|        0|   0.048|   0.000|   0:00:00.0|  956.4M|
[11/24 20:42:35  3530s] +----------+---------+--------+--------+------------+--------+
[11/24 20:42:35  3530s] Reclaim Optimization End WNS Slack 0.048  TNS Slack 0.000 Density 54.22
[11/24 20:42:35  3530s] 
[11/24 20:42:35  3530s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[11/24 20:42:35  3530s] --------------------------------------------------------------
[11/24 20:42:35  3530s] |                                   | Total     | Sequential |
[11/24 20:42:35  3530s] --------------------------------------------------------------
[11/24 20:42:35  3530s] | Num insts resized                 |       1  |       0    |
[11/24 20:42:35  3530s] | Num insts undone                  |       0  |       0    |
[11/24 20:42:35  3530s] | Num insts Downsized               |       1  |       0    |
[11/24 20:42:35  3530s] | Num insts Samesized               |       0  |       0    |
[11/24 20:42:35  3530s] | Num insts Upsized                 |       0  |       0    |
[11/24 20:42:35  3530s] | Num multiple commits+uncommits    |       0  |       -    |
[11/24 20:42:35  3530s] --------------------------------------------------------------
[11/24 20:42:35  3530s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[11/24 20:42:35  3530s] Executing incremental physical updates
[11/24 20:42:35  3530s] Executing incremental physical updates
[11/24 20:42:35  3530s] ** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=918.21M, totSessionCpu=0:58:50).
[11/24 20:42:35  3530s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 918.2M, totSessionCpu=0:58:50 **
[11/24 20:42:35  3530s] **INFO : Launching the early exit mechanism
[11/24 20:42:35  3530s] *** Timing Is met
[11/24 20:42:35  3530s] *** Check timing (0:00:00.0)
[11/24 20:42:35  3530s] Begin: GigaOpt harden opt
[11/24 20:42:35  3530s] Info: 1 clock net  excluded from IPO operation.
[11/24 20:42:35  3530s] *info: 1 clock net excluded
[11/24 20:42:35  3530s] *info: 2 special nets excluded.
[11/24 20:42:35  3530s] *info: 2 no-driver nets excluded.
[11/24 20:42:35  3530s] Active Path Group: default 
[11/24 20:42:35  3530s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 20:42:35  3530s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|    End Point    |
[11/24 20:42:35  3530s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 20:42:35  3530s] |   0.900|   97.107|   0.000|    0.000|    54.22%|   0:00:00.0|  956.4M|av_lsMax_rcWorst_cmFunc|       NA| NA              |
[11/24 20:42:35  3530s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+-----------------+
[11/24 20:42:35  3530s] 
[11/24 20:42:35  3530s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=956.4M) ***
[11/24 20:42:35  3530s] End: GigaOpt harden opt
[11/24 20:42:35  3530s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 916.2M, totSessionCpu=0:58:50 **
[11/24 20:42:35  3530s] *** Finished optDesign ***
[11/24 20:42:35  3530s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[11/24 20:42:35  3530s] *** Starting "NanoPlace(TM) placement v#1 (mem=916.2M)" ...
[11/24 20:42:35  3530s] *** Build Buffered Sizing Timing Model
[11/24 20:42:37  3532s] (cpu=0:00:01.8 mem=908.2M) ***
[11/24 20:42:37  3532s] *** Build Virtual Sizing Timing Model
[11/24 20:42:38  3532s] (cpu=0:00:02.0 mem=908.2M) ***
[11/24 20:42:38  3532s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[11/24 20:42:38  3532s] #std cell=182 (0 fixed + 182 movable) #block=0 (0 floating + 0 preplaced)
[11/24 20:42:38  3532s] #ioInst=0 #net=189 #term=643 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[11/24 20:42:38  3532s] stdCell: 182 single + 0 double + 0 multi
[11/24 20:42:38  3532s] Total standard cell length = 0.1682 (mm), area = 0.0003 (mm^2)
[11/24 20:42:38  3532s] Core basic site is CoreSite
[11/24 20:42:38  3532s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 20:42:38  3532s] Average module density = 0.542.
[11/24 20:42:38  3532s] Density for the design = 0.542.
[11/24 20:42:38  3532s]        = stdcell_area 841 sites (288 um^2) / alloc_area 1551 sites (530 um^2).
[11/24 20:42:38  3532s] Pin Density = 0.765.
[11/24 20:42:38  3532s]             = total # of pins 643 / total Instance area 841.
[11/24 20:42:38  3532s] Clock gating cells determined by native netlist tracing.
[11/24 20:42:38  3532s] Iteration  6: Total net bbox = 1.737e+03 (1.07e+03 6.66e+02)
[11/24 20:42:38  3532s]               Est.  stn bbox = 1.869e+03 (1.15e+03 7.16e+02)
[11/24 20:42:38  3532s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 822.6M
[11/24 20:42:38  3532s] *** cost = 1.737e+03 (1.07e+03 6.66e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/24 20:42:38  3532s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/24 20:42:38  3532s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/24 20:42:38  3532s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/24 20:42:38  3533s] Core basic site is CoreSite
[11/24 20:42:38  3533s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 20:42:38  3533s] *** Starting refinePlace (0:58:53 mem=794.1M) ***
[11/24 20:42:38  3533s] Total net length = 1.737e+03 (1.071e+03 6.660e+02) (ext = 2.178e+02)
[11/24 20:42:38  3533s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 20:42:38  3533s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 794.1MB
[11/24 20:42:38  3533s] Starting refinePlace ...
[11/24 20:42:38  3533s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 20:42:38  3533s]   Spread Effort: high, pre-route mode, useDDP on.
[11/24 20:42:39  3533s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=794.1MB) @(0:58:53 - 0:58:54).
[11/24 20:42:39  3533s] Move report: preRPlace moves 25 insts, mean move: 0.62 um, max move: 1.71 um
[11/24 20:42:39  3533s] 	Max move on inst (g4635): (6.20, 18.43) --> (6.20, 16.72)
[11/24 20:42:39  3533s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
[11/24 20:42:39  3533s] wireLenOptFixPriorityInst 0 inst fixed
[11/24 20:42:39  3533s] Placement tweakage begins.
[11/24 20:42:39  3533s] wire length = 1.733e+03 = 1.067e+03 H + 6.657e+02 V
[11/24 20:42:39  3533s] wire length = 1.730e+03 = 1.064e+03 H + 6.662e+02 V
[11/24 20:42:39  3533s] Placement tweakage ends.
[11/24 20:42:39  3533s] Move report: tweak moves 19 insts, mean move: 1.58 um, max move: 3.51 um
[11/24 20:42:39  3533s] 	Max move on inst (g4526): (13.00, 20.14) --> (14.80, 18.43)
[11/24 20:42:39  3533s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/24 20:42:39  3533s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=794.1MB) @(0:58:54 - 0:58:54).
[11/24 20:42:39  3533s] Move report: Detail placement moves 40 insts, mean move: 1.07 um, max move: 3.51 um
[11/24 20:42:39  3533s] 	Max move on inst (g4526): (13.00, 20.14) --> (14.80, 18.43)
[11/24 20:42:39  3533s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 794.1MB
[11/24 20:42:39  3533s] Statistics of distance of Instance movement in refine placement:
[11/24 20:42:39  3533s]   maximum (X+Y) =         3.51 um
[11/24 20:42:39  3533s]   inst (g4526) with max move: (13, 20.14) -> (14.8, 18.43)
[11/24 20:42:39  3533s]   mean    (X+Y) =         1.07 um
[11/24 20:42:39  3533s] Total instances flipped for legalization: 65
[11/24 20:42:39  3533s] Summary Report:
[11/24 20:42:39  3533s] Instances move: 40 (out of 182 movable)
[11/24 20:42:39  3533s] Mean displacement: 1.07 um
[11/24 20:42:39  3533s] Max displacement: 3.51 um (Instance: g4526) (13, 20.14) -> (14.8, 18.43)
[11/24 20:42:39  3533s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2XL
[11/24 20:42:39  3533s] Total instances moved : 40
[11/24 20:42:39  3533s] Total net length = 1.730e+03 (1.064e+03 6.662e+02) (ext = 2.165e+02)
[11/24 20:42:39  3533s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 794.1MB
[11/24 20:42:39  3533s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=794.1MB) @(0:58:53 - 0:58:54).
[11/24 20:42:39  3533s] *** Finished refinePlace (0:58:54 mem=794.1M) ***
[11/24 20:42:39  3533s] Total net length = 1.737e+03 (1.064e+03 6.731e+02) (ext = 2.158e+02)
[11/24 20:42:39  3533s] *** End of Placement (cpu=0:00:03.3, real=0:00:04.0, mem=794.1M) ***
[11/24 20:42:39  3533s] Core basic site is CoreSite
[11/24 20:42:39  3533s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 20:42:39  3533s] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[11/24 20:42:39  3533s] Density distribution unevenness ratio = 2.908%
[11/24 20:42:39  3533s] *** Free Virtual Timing Model ...(mem=794.1M)
[11/24 20:42:39  3533s] Starting congestion repair ...
[11/24 20:42:39  3533s] *** Starting trialRoute (mem=794.1M) ***
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] There are 0 guide points passed to trialRoute for fixed pins.
[11/24 20:42:39  3533s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/24 20:42:39  3533s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Nr of prerouted/Fixed nets = 0
[11/24 20:42:39  3533s] routingBox: (0 0) (34290 24850)
[11/24 20:42:39  3533s] coreBox:    (3000 3040) (31290 21850)
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Phase 1a route (0:00:00.0 794.1M):
[11/24 20:42:39  3533s] Est net length = 1.826e+03um = 1.084e+03H + 7.416e+02V
[11/24 20:42:39  3533s] Usage: (6.6%H 7.9%V) = (1.294e+03um 1.655e+03um) = (1283 978)
[11/24 20:42:39  3533s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/24 20:42:39  3533s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Phase 1b route (0:00:00.0 794.1M):
[11/24 20:42:39  3533s] Usage: (6.5%H 7.9%V) = (1.290e+03um 1.655e+03um) = (1279 978)
[11/24 20:42:39  3533s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Phase 1c route (0:00:00.0 794.1M):
[11/24 20:42:39  3533s] Usage: (6.5%H 7.9%V) = (1.288e+03um 1.655e+03um) = (1277 978)
[11/24 20:42:39  3533s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Phase 1d route (0:00:00.0 794.1M):
[11/24 20:42:39  3533s] Usage: (6.5%H 7.9%V) = (1.288e+03um 1.655e+03um) = (1277 978)
[11/24 20:42:39  3533s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 794.1M)

[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Phase 1e route (0:00:00.0 794.1M):
[11/24 20:42:39  3533s] Usage: (6.5%H 7.9%V) = (1.288e+03um 1.655e+03um) = (1277 978)
[11/24 20:42:39  3533s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Overflow: 0.00% H + 0.00% V (0:00:00.0 794.1M)

[11/24 20:42:39  3533s] Usage: (6.5%H 7.9%V) = (1.288e+03um 1.655e+03um) = (1277 978)
[11/24 20:42:39  3533s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Congestion distribution:
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Remain	cntH		cntV
[11/24 20:42:39  3533s] --------------------------------------
[11/24 20:42:39  3533s] --------------------------------------
[11/24 20:42:39  3533s]   5:	578	100.00%	578	100.00%
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Global route (cpu=0.0s real=0.0s 794.1M)
[11/24 20:42:39  3533s] Initializing multi-corner resistance tables ...
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] *** After '-updateRemainTrks' operation: 
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Usage: (6.9%H 8.4%V) = (1.359e+03um 1.750e+03um) = (1346 1040)
[11/24 20:42:39  3533s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 809.1M)

[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Congestion distribution:
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Remain	cntH		cntV
[11/24 20:42:39  3533s] --------------------------------------
[11/24 20:42:39  3533s] --------------------------------------
[11/24 20:42:39  3533s]   5:	578	100.00%	578	100.00%
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] *** Completed Phase 1 route (0:00:00.0 809.1M) ***
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Total length: 1.981e+03um, number of vias: 1324
[11/24 20:42:39  3533s] M1(H) length: 2.517e+01um, number of vias: 634
[11/24 20:42:39  3533s] M2(V) length: 6.723e+02um, number of vias: 535
[11/24 20:42:39  3533s] M3(H) length: 9.640e+02um, number of vias: 100
[11/24 20:42:39  3533s] M4(V) length: 1.925e+02um, number of vias: 25
[11/24 20:42:39  3533s] M5(H) length: 8.510e+01um, number of vias: 8
[11/24 20:42:39  3533s] M6(V) length: 8.360e+00um, number of vias: 8
[11/24 20:42:39  3533s] M7(H) length: 9.900e+00um, number of vias: 7
[11/24 20:42:39  3533s] M8(V) length: 2.090e+00um, number of vias: 7
[11/24 20:42:39  3533s] M9(H) length: 2.190e+01um, number of vias: 0
[11/24 20:42:39  3533s] M10(V) length: 0.000e+00um, number of vias: 0
[11/24 20:42:39  3533s] M11(H) length: 0.000e+00um
[11/24 20:42:39  3533s] *** Completed Phase 2 route (0:00:00.0 809.1M) ***
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] *** Finished all Phases (cpu=0:00:00.0 mem=809.1M) ***
[11/24 20:42:39  3533s] Peak Memory Usage was 809.1M 
[11/24 20:42:39  3533s] *** Finished trialRoute (cpu=0:00:00.0 mem=809.1M) ***
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] Core basic site is CoreSite
[11/24 20:42:39  3533s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 20:42:39  3533s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] ** np local hotspot detection info verbose **
[11/24 20:42:39  3533s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/24 20:42:39  3533s] Trial Route Overflow 0.000000(H) 0.000000(V).
[11/24 20:42:39  3533s] Start repairing congestion with level 1.
[11/24 20:42:39  3533s] Skipped repairing congestion.
[11/24 20:42:39  3533s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/24 20:42:39  3533s] *** Finishing placeDesign concurrent flow ***
[11/24 20:42:39  3533s] **placeDesign ... cpu = 0: 0:15, real = 0: 0:16, mem = 801.1M **
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] *** Summary of all messages that are not suppressed in this session:
[11/24 20:42:39  3533s] Severity  ID               Count  Summary                                  
[11/24 20:42:39  3533s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[11/24 20:42:39  3533s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[11/24 20:42:39  3533s] WARNING   ENCSP-9025           2  No scan chain specified/traced.          
[11/24 20:42:39  3533s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[11/24 20:42:39  3533s] *** Message Summary: 5 warning(s), 0 error(s)
[11/24 20:42:39  3533s] 
[11/24 20:42:39  3533s] <CMD> panCenter 8.794 11.500
[11/24 20:42:46  3534s] <CMD> setDrawView place
[11/24 20:42:49  3534s] <CMD> getMultiCpuUsage -localCpu
[11/24 20:43:12  3536s] <CMD> verify_drc -report P2Blender.drc.rpt -limit 1000
[11/24 20:43:15  3536s]  *** Starting Verify DRC (MEM: 801.1) ***
[11/24 20:43:15  3536s] 
[11/24 20:43:15  3536s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 708.32 (MB), peak = 929.66 (MB)
[11/24 20:43:15  3536s] #WARNING (NRDB-728) PIN CK in CELL_VIEW SRDFFRQX1 does not have antenna diff area.
[11/24 20:43:15  3536s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 725.02 (MB), peak = 929.66 (MB)
[11/24 20:43:16  3537s]   VERIFY DRC ...... Starting Verification
[11/24 20:43:17  3538s]   VERIFY DRC ...... Initializing
[11/24 20:43:17  3538s]   VERIFY DRC ...... Deleting Existing Violations
[11/24 20:43:17  3538s]   VERIFY DRC ...... Creating Sub-Areas
[11/24 20:43:17  3538s]   VERIFY DRC ...... Sub-Area : 1 of 1
[11/24 20:43:17  3538s]   VERIFY DRC ...... Sub-Area : 1 complete 732 Viols.
[11/24 20:43:17  3538s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 900.75 (MB), peak = 929.66 (MB)
[11/24 20:43:17  3538s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 900.77 (MB), peak = 929.66 (MB)
[11/24 20:43:17  3538s] 
[11/24 20:43:17  3538s]   Verification Complete : 732 Viols.
[11/24 20:43:17  3538s] 
[11/24 20:43:17  3538s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 169.4M) ***
[11/24 20:43:17  3538s] 
[11/24 20:43:17  3538s] <CMD> setLayerPreference violation -isVisible 1
[11/24 20:43:21  3538s] <CMD> violationBrowser -all -no_display_false
[11/24 20:43:21  3538s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/24 20:43:53  3540s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[11/24 20:43:53  3540s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[11/24 20:43:53  3540s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[11/24 20:43:53  3540s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/24 20:43:53  3540s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/24 20:43:53  3540s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/24 20:43:53  3540s] Running Native NanoRoute ...
[11/24 20:43:53  3540s] <CMD> routeDesign -globalDetail
[11/24 20:43:53  3540s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 901.18 (MB), peak = 929.66 (MB)
[11/24 20:43:53  3540s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/24 20:43:53  3540s] Core basic site is CoreSite
[11/24 20:43:53  3540s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 20:43:53  3540s] Begin checking placement ... (start mem=972.4M, init mem=972.4M)
[11/24 20:43:53  3540s] *info: Placed = 182           
[11/24 20:43:53  3540s] *info: Unplaced = 0           
[11/24 20:43:53  3540s] Placement Density:54.22%(288/530)
[11/24 20:43:53  3540s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=972.4M)
[11/24 20:43:53  3540s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[11/24 20:43:53  3540s] #**INFO: honoring user setting for routeWithSiDriven set to false
[11/24 20:43:53  3540s] 
[11/24 20:43:53  3540s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/24 20:43:53  3540s] *** Changed status on (0) nets in Clock.
[11/24 20:43:53  3540s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=972.4M) ***
[11/24 20:43:53  3540s] 
[11/24 20:43:53  3540s] globalDetailRoute
[11/24 20:43:53  3540s] 
[11/24 20:43:53  3540s] ### setNanoRouteMode -droutePostRouteWidenWireRule "LEFSpecialRouteSpec"
[11/24 20:43:53  3540s] ### setNanoRouteMode -routeWithSiDriven false
[11/24 20:43:53  3540s] ### setNanoRouteMode -routeWithTimingDriven true
[11/24 20:43:53  3540s] #Start globalDetailRoute on Sat Nov 24 20:43:53 2018
[11/24 20:43:53  3540s] #
[11/24 20:43:53  3540s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 901.26 (MB), peak = 929.66 (MB)
[11/24 20:43:53  3540s] #Generating timing graph information, please wait...
[11/24 20:43:53  3540s] #189 total nets, 0 already routed, 0 will ignore in trialRoute
[11/24 20:43:53  3540s] Initializing multi-corner resistance tables ...
[11/24 20:43:53  3540s] #Dump tif for version 2.1
[11/24 20:43:53  3540s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[11/24 20:43:53  3540s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 20:43:53  3541s] AAE_THRD: End delay calculation. (MEM=846.543 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 20:43:53  3541s] #Write timing file took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.17 (MB), peak = 929.66 (MB)
[11/24 20:43:53  3541s] #Done generating timing graph information.
[11/24 20:43:53  3541s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 20:43:53  3541s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 20:43:53  3541s] #Start reading timing information from file .timing_file_25436.tif.gz ...
[11/24 20:43:53  3541s] #Read in timing information for 9 ports, 182 instances from timing file .timing_file_25436.tif.gz.
[11/24 20:43:53  3541s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 760.47 (MB), peak = 929.66 (MB)
[11/24 20:43:53  3541s] #NanoRoute Version v14.13-s019 NR140805-0429/14_13-UB
[11/24 20:43:53  3541s] #Start routing data preparation.
[11/24 20:43:53  3541s] #Minimum voltage of a net in the design = 0.000.
[11/24 20:43:53  3541s] #Maximum voltage of a net in the design = 1.100.
[11/24 20:43:53  3541s] #Voltage range [0.000 - 0.000] has 1 net.
[11/24 20:43:53  3541s] #Voltage range [1.100 - 1.100] has 1 net.
[11/24 20:43:53  3541s] #Voltage range [0.000 - 1.100] has 189 nets.
[11/24 20:43:53  3541s] # Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
[11/24 20:43:55  3542s] # Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 20:43:55  3542s] # Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 20:43:55  3542s] # Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 20:43:55  3542s] # Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 20:43:55  3542s] # Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 20:43:55  3542s] # Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 20:43:55  3542s] # Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
[11/24 20:43:55  3542s] # Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
[11/24 20:43:55  3542s] # Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
[11/24 20:43:55  3542s] # Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
[11/24 20:43:55  3542s] #Regenerating Ggrids automatically.
[11/24 20:43:55  3542s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.200.
[11/24 20:43:55  3542s] #Using automatically generated G-grids.
[11/24 20:43:55  3542s] #Done routing data preparation.
[11/24 20:43:55  3542s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 778.41 (MB), peak = 929.66 (MB)
[11/24 20:43:55  3542s] #Merging special wires...
[11/24 20:43:55  3542s] #Number of eco nets is 0
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #Start data preparation...
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #Data preparation is done on Sat Nov 24 20:43:55 2018
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #Analyzing routing resource...
[11/24 20:43:55  3542s] #Routing resource analysis is done on Sat Nov 24 20:43:55 2018
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #  Resource Analysis:
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/24 20:43:55  3542s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/24 20:43:55  3542s] #  --------------------------------------------------------------
[11/24 20:43:55  3542s] #  Metal 1        H         103          28          88    42.05%
[11/24 20:43:55  3542s] #  Metal 2        V         143          28          88     0.00%
[11/24 20:43:55  3542s] #  Metal 3        H         131           0          88     0.00%
[11/24 20:43:55  3542s] #  Metal 4        V         171           0          88     0.00%
[11/24 20:43:55  3542s] #  Metal 5        H         131           0          88     0.00%
[11/24 20:43:55  3542s] #  Metal 6        V         171           0          88     0.00%
[11/24 20:43:55  3542s] #  Metal 7        H         131           0          88     0.00%
[11/24 20:43:55  3542s] #  Metal 8        V         171           0          88     0.00%
[11/24 20:43:55  3542s] #  Metal 9        H         131           0          88     0.00%
[11/24 20:43:55  3542s] #  Metal 10       V          68           0          88     0.00%
[11/24 20:43:55  3542s] #  Metal 11       H          52           0          88     0.00%
[11/24 20:43:55  3542s] #  --------------------------------------------------------------
[11/24 20:43:55  3542s] #  Total                   1403       3.43%  968     3.82%
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 778.61 (MB), peak = 929.66 (MB)
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #start global routing iteration 1...
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #setting timing driven routing constraints ...
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] ### 
[11/24 20:43:55  3542s] ### 
[11/24 20:43:55  3542s] ### Setting Timing Driven Routing Constraints ...  Sat Nov 24 20:43:55 2018
[11/24 20:43:55  3542s] ### ================================================================================
[11/24 20:43:55  3542s] ### 
[11/24 20:43:55  3542s] ### DESIGN BOUNDARY (0.00 0.00)(34.29 24.85)
[11/24 20:43:55  3542s] ### CONGESTION RATIO 0.10
[11/24 20:43:55  3542s] ### NET BBOX CONGESTED RATIO 0.00 (0/181)
[11/24 20:43:55  3542s] ### NET BBOX ON BLOCK RATIO  0.00 (0/181)
[11/24 20:43:55  3542s] ### 
[11/24 20:43:55  3542s] ### slack(+97.128, +97.886, +99.311) std_dev(0.499,0.550) base(97.128) 1.5*sigma(97.137,97.060)
[11/24 20:43:55  3542s] ### +97.178 (22), +97.228 (2), +97.278 (6), +97.328 (10), +97.378 (1)
[11/24 20:43:55  3542s] ### +97.428 (0), +97.528 (19), +97.628 (4), +97.728 (0), +97.928 (17)
[11/24 20:43:55  3542s] ### +98.128 (49), +98.628 (41), +99.128 (7), +100.128 (3), +100.128^(0)
[11/24 20:43:55  3542s] ### 
[11/24 20:43:55  3542s] ### Begin Layer Assign ...
[11/24 20:43:55  3542s] ### M1 res 1.227 ohm/um, cap 0.126(0.027) ff/um, delay 0.077 ns per 1000.0 um wire of 0.060 width and 0.190 pitch
[11/24 20:43:55  3542s] ### M2 res 0.755 ohm/um, cap 0.116(0.048) ff/um, delay 0.044 ns per 1000.0 um wire of 0.080 width and 0.200 pitch
[11/24 20:43:55  3542s] ### M3 res 0.755 ohm/um, cap 0.126(0.053) ff/um, delay 0.048 ns per 1000.0 um wire of 0.080 width and 0.190 pitch
[11/24 20:43:55  3542s] ### M4 res 0.755 ohm/um, cap 0.118(0.049) ff/um, delay 0.044 ns per 1000.0 um wire of 0.080 width and 0.200 pitch
[11/24 20:43:55  3542s] ### M5 res 0.755 ohm/um, cap 0.127(0.052) ff/um, delay 0.048 ns per 1000.0 um wire of 0.080 width and 0.190 pitch
[11/24 20:43:55  3542s] ### M6 res 0.755 ohm/um, cap 0.118(0.050) ff/um, delay 0.045 ns per 1000.0 um wire of 0.080 width and 0.200 pitch
[11/24 20:43:55  3542s] ### M7 res 0.755 ohm/um, cap 0.129(0.053) ff/um, delay 0.049 ns per 1000.0 um wire of 0.080 width and 0.190 pitch
[11/24 20:43:55  3542s] ### M8 res 0.267 ohm/um, cap 0.121(0.049) ff/um, delay 0.016 ns per 1000.0 um wire of 0.080 width and 0.200 pitch
[11/24 20:43:55  3542s] ### M9 res 0.267 ohm/um, cap 0.795(0.236) ff/um, delay 0.106 ns per 1000.0 um wire of 0.080 width and 0.190 pitch
[11/24 20:43:55  3542s] ### M10 res 0.097 ohm/um, cap 0.388(0.140) ff/um, delay 0.019 ns per 1000.0 um wire of 0.220 width and 0.500 pitch
[11/24 20:43:55  3542s] ### M11 res 0.095 ohm/um, cap 0.543(0.175) ff/um, delay 0.026 ns per 1000.0 um wire of 0.220 width and 0.475 pitch
[11/24 20:43:55  3542s] ### 
[11/24 20:43:55  3542s] ### Total GCell 88
[11/24 20:43:55  3542s] ### M1 Blocked(42.0%) Congested(79.7%) Overflow(42.0%)
[11/24 20:43:55  3542s] ### M2 Blocked(0.0%) Congested(62.6%) Overflow(9.1%)
[11/24 20:43:55  3542s] ### M3 Blocked(0.0%) Congested(40.7%) Overflow(1.1%)
[11/24 20:43:55  3542s] ### M4 Blocked(0.0%) Congested(0.9%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M5 Blocked(0.0%) Congested(1.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M6 Blocked(0.0%) Congested(0.6%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M7 Blocked(0.0%) Congested(0.6%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M8 Blocked(0.0%) Congested(0.9%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M9 Blocked(0.0%) Congested(1.2%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M10 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M11 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### prefer layer 10
[11/24 20:43:55  3542s] ### MIN LEN thresholds: tlen 228.82, max seg 114.41, ave seg 57.21, via factor 6.86
[11/24 20:43:55  3542s] ### 
[11/24 20:43:55  3542s] ### Total GCell 88
[11/24 20:43:55  3542s] ### M1 Blocked(42.0%) Congested(0.0%) Overflow(42.0%)
[11/24 20:43:55  3542s] ### M2 Blocked(0.0%) Congested(0.0%) Overflow(9.1%)
[11/24 20:43:55  3542s] ### M3 Blocked(0.0%) Congested(0.0%) Overflow(1.1%)
[11/24 20:43:55  3542s] ### M4 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M5 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M6 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M7 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M8 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M9 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M10 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M11 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### total_net(191) select(0) bad(0) tieup(0) special(0) dangling(2) dont_route(0)
[11/24 20:43:55  3542s] ### hi_fanout(0) already_constr(0) has_ndr(0) short_net(181) pos_slack(0) non_timing(8)
[11/24 20:43:55  3542s] ### min_gain(0) no_driver(0) no_receiver(0) no_timing_arc(0) no_delay(0)
[11/24 20:43:55  3542s] ### restricted(0) over_margin(0) via_cost(0) layer_dir(0) clock_net(0)
[11/24 20:43:55  3542s] ### over_max(0) force_assign(0) over_rcon(0) over_vcon(0) over_peak(0)
[11/24 20:43:55  3542s] ### prefer layer 8
[11/24 20:43:55  3542s] ### MIN LEN thresholds: tlen 616.60, max seg 308.30, ave seg 154.15, via factor 18.50
[11/24 20:43:55  3542s] ### 
[11/24 20:43:55  3542s] ### Total GCell 88
[11/24 20:43:55  3542s] ### M1 Blocked(42.0%) Congested(0.0%) Overflow(42.0%)
[11/24 20:43:55  3542s] ### M2 Blocked(0.0%) Congested(0.0%) Overflow(9.1%)
[11/24 20:43:55  3542s] ### M3 Blocked(0.0%) Congested(0.0%) Overflow(1.1%)
[11/24 20:43:55  3542s] ### M4 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M5 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M6 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M7 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M8 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M9 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M10 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### M11 Blocked(0.0%) Congested(0.0%) Overflow(0.0%)
[11/24 20:43:55  3542s] ### total_net(191) select(0) bad(0) tieup(0) special(0) dangling(2) dont_route(0)
[11/24 20:43:55  3542s] ### hi_fanout(0) already_constr(0) has_ndr(0) short_net(181) pos_slack(0) non_timing(8)
[11/24 20:43:55  3542s] ### min_gain(0) no_driver(0) no_receiver(0) no_timing_arc(0) no_delay(0)
[11/24 20:43:55  3542s] ### restricted(0) over_margin(0) via_cost(0) layer_dir(0) clock_net(0)
[11/24 20:43:55  3542s] ### over_max(0) force_assign(0) over_rcon(0) over_vcon(0) over_peak(0)
[11/24 20:43:55  3542s] ### 
[11/24 20:43:55  3542s] ### Begin Expansion Ratio ...
[11/24 20:43:55  3542s] ### total_net(191) select(0) bad(0) tieup(0) special(0) dangling (2) dont_route(0)
[11/24 20:43:55  3542s] ### hi_fanout(0) already_constr(0) has_ndr(0) short_net(43) pos_slack(146)
[11/24 20:43:55  3542s] ### no driver(0) io_net(0) no expansion(0)
[11/24 20:43:55  3542s] ### 1.2(0) 1.5(0) 2.0(0) 2.5(0)
[11/24 20:43:55  3542s] ### 3.0(0) 3.5(0) 4.0(0) 4.5(0)
[11/24 20:43:55  3542s] ### 5.0(0) 5.5(0) 6.0(0) 6.5(0)
[11/24 20:43:55  3542s] ### 7.0(0) 7.5(0) 8.0(0) 9.0(0)
[11/24 20:43:55  3542s] ### 10(0)  11(0)  12(0)  13(0)
[11/24 20:43:55  3542s] ### 14(0)  15(0)  16(0)  17(0)
[11/24 20:43:55  3542s] ### 18(0)  19(0)  20(0)  max(0.00)
[11/24 20:43:55  3542s] ### 
[11/24 20:43:55  3542s] ### Begin Extra Spacing ...
[11/24 20:43:55  3542s] ### select (+97.128 : +97.128)
[11/24 20:43:55  3542s] ### total_net(191) select(0) bad(0) tieup(0) special(0) dont_route(2)
[11/24 20:43:55  3542s] ### hi_fanout(0) already_constr(0) has_ndr(0) short_net(105) no_timing(0) pos_slack(84)
[11/24 20:43:55  3542s] ### 
[11/24 20:43:55  3542s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 779.25 (MB), peak = 929.66 (MB)
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #start global routing iteration 2...
[11/24 20:43:55  3542s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 779.25 (MB), peak = 929.66 (MB)
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #start global routing iteration 3...
[11/24 20:43:55  3542s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 779.28 (MB), peak = 929.66 (MB)
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[11/24 20:43:55  3542s] #Total number of routable nets = 189.
[11/24 20:43:55  3542s] #Total number of nets in the design = 191.
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #189 routable nets have only global wires.
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #Routed nets constraints summary:
[11/24 20:43:55  3542s] #-----------------------------
[11/24 20:43:55  3542s] #        Rules   Unconstrained  
[11/24 20:43:55  3542s] #-----------------------------
[11/24 20:43:55  3542s] #      Default             189  
[11/24 20:43:55  3542s] #-----------------------------
[11/24 20:43:55  3542s] #        Total             189  
[11/24 20:43:55  3542s] #-----------------------------
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #Routing constraints summary of the whole design:
[11/24 20:43:55  3542s] #-----------------------------
[11/24 20:43:55  3542s] #        Rules   Unconstrained  
[11/24 20:43:55  3542s] #-----------------------------
[11/24 20:43:55  3542s] #      Default             189  
[11/24 20:43:55  3542s] #-----------------------------
[11/24 20:43:55  3542s] #        Total             189  
[11/24 20:43:55  3542s] #-----------------------------
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #                 OverCon       OverCon       OverCon          
[11/24 20:43:55  3542s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[11/24 20:43:55  3542s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[11/24 20:43:55  3542s] #  ------------------------------------------------------------
[11/24 20:43:55  3542s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 20:43:55  3542s] #   Metal 2      3(3.41%)      1(1.14%)      1(1.14%)   (5.68%)
[11/24 20:43:55  3542s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 20:43:55  3542s] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 20:43:55  3542s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 20:43:55  3542s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 20:43:55  3542s] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 20:43:55  3542s] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 20:43:55  3542s] #   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 20:43:55  3542s] #  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 20:43:55  3542s] #  Metal 11      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/24 20:43:55  3542s] #  ------------------------------------------------------------
[11/24 20:43:55  3542s] #     Total      3(0.31%)      1(0.10%)      1(0.10%)   (0.52%)
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #Complete Global Routing.
[11/24 20:43:55  3542s] #Total wire length = 1833 um.
[11/24 20:43:55  3542s] #Total half perimeter of net bounding box = 1882 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal2 = 684 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal3 = 976 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal4 = 98 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal5 = 45 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal8 = 9 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal9 = 21 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 20:43:55  3542s] #Total number of vias = 1040
[11/24 20:43:55  3542s] #Up-Via Summary (total 1040):
[11/24 20:43:55  3542s] #           
[11/24 20:43:55  3542s] #-----------------------
[11/24 20:43:55  3542s] #  Metal 1          604
[11/24 20:43:55  3542s] #  Metal 2          363
[11/24 20:43:55  3542s] #  Metal 3           30
[11/24 20:43:55  3542s] #  Metal 4           13
[11/24 20:43:55  3542s] #  Metal 5            8
[11/24 20:43:55  3542s] #  Metal 6            8
[11/24 20:43:55  3542s] #  Metal 7            7
[11/24 20:43:55  3542s] #  Metal 8            7
[11/24 20:43:55  3542s] #-----------------------
[11/24 20:43:55  3542s] #                  1040 
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #Max overcon = 6 tracks.
[11/24 20:43:55  3542s] #Total overcon = 0.52%.
[11/24 20:43:55  3542s] #Worst layer Gcell overcon rate = 0.00%.
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #Start data preparation for track assignment...
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #Data preparation is done on Sat Nov 24 20:43:55 2018
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 779.33 (MB), peak = 929.66 (MB)
[11/24 20:43:55  3542s] #Start Track Assignment.
[11/24 20:43:55  3542s] #Done with 42 horizontal wires in 1 hboxes and 21 vertical wires in 1 hboxes.
[11/24 20:43:55  3542s] #Done with 17 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
[11/24 20:43:55  3542s] #Complete Track Assignment.
[11/24 20:43:55  3542s] #Total wire length = 1724 um.
[11/24 20:43:55  3542s] #Total half perimeter of net bounding box = 1882 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal2 = 631 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal3 = 924 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal4 = 91 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal5 = 43 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal7 = 0 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal8 = 11 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal9 = 23 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 20:43:55  3542s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 20:43:55  3542s] #Total number of vias = 1040
[11/24 20:43:55  3542s] #Up-Via Summary (total 1040):
[11/24 20:43:55  3542s] #           
[11/24 20:43:55  3542s] #-----------------------
[11/24 20:43:55  3542s] #  Metal 1          604
[11/24 20:43:55  3542s] #  Metal 2          363
[11/24 20:43:55  3542s] #  Metal 3           30
[11/24 20:43:55  3542s] #  Metal 4           13
[11/24 20:43:55  3542s] #  Metal 5            8
[11/24 20:43:55  3542s] #  Metal 6            8
[11/24 20:43:55  3542s] #  Metal 7            7
[11/24 20:43:55  3542s] #  Metal 8            7
[11/24 20:43:55  3542s] #-----------------------
[11/24 20:43:55  3542s] #                  1040 
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 746.51 (MB), peak = 929.66 (MB)
[11/24 20:43:55  3542s] #
[11/24 20:43:55  3542s] #Cpu time = 00:00:02
[11/24 20:43:55  3542s] #Elapsed time = 00:00:02
[11/24 20:43:55  3542s] #Increased memory = -13.96 (MB)
[11/24 20:43:55  3542s] #Total memory = 746.51 (MB)
[11/24 20:43:55  3542s] #Peak memory = 929.66 (MB)
[11/24 20:43:55  3542s] #
[11/24 20:43:56  3543s] #Start Detail Routing..
[11/24 20:43:56  3543s] #start initial detail routing ...
[11/24 20:43:56  3543s] #    number of violations = 1
[11/24 20:43:56  3544s] #
[11/24 20:43:56  3544s] #    By Layer and Type :
[11/24 20:43:56  3544s] #	         EOLSpc   Totals
[11/24 20:43:56  3544s] #	Metal1        1        1
[11/24 20:43:56  3544s] #	Totals        1        1
[11/24 20:43:56  3544s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 823.91 (MB), peak = 929.66 (MB)
[11/24 20:43:56  3544s] #start 1st optimization iteration ...
[11/24 20:43:56  3544s] #    number of violations = 0
[11/24 20:43:56  3544s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 827.67 (MB), peak = 929.66 (MB)
[11/24 20:43:56  3544s] #Complete Detail Routing.
[11/24 20:43:56  3544s] #Total wire length = 1885 um.
[11/24 20:43:56  3544s] #Total half perimeter of net bounding box = 1882 um.
[11/24 20:43:56  3544s] #Total wire length on LAYER Metal1 = 35 um.
[11/24 20:43:56  3544s] #Total wire length on LAYER Metal2 = 673 um.
[11/24 20:43:56  3544s] #Total wire length on LAYER Metal3 = 992 um.
[11/24 20:43:56  3544s] #Total wire length on LAYER Metal4 = 114 um.
[11/24 20:43:56  3544s] #Total wire length on LAYER Metal5 = 29 um.
[11/24 20:43:56  3544s] #Total wire length on LAYER Metal6 = 1 um.
[11/24 20:43:56  3544s] #Total wire length on LAYER Metal7 = 4 um.
[11/24 20:43:56  3544s] #Total wire length on LAYER Metal8 = 3 um.
[11/24 20:43:56  3544s] #Total wire length on LAYER Metal9 = 34 um.
[11/24 20:43:56  3544s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 20:43:56  3544s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 20:43:56  3544s] #Total number of vias = 1351
[11/24 20:43:56  3544s] #Up-Via Summary (total 1351):
[11/24 20:43:56  3544s] #           
[11/24 20:43:56  3544s] #-----------------------
[11/24 20:43:56  3544s] #  Metal 1          654
[11/24 20:43:56  3544s] #  Metal 2          593
[11/24 20:43:56  3544s] #  Metal 3           62
[11/24 20:43:56  3544s] #  Metal 4           12
[11/24 20:43:56  3544s] #  Metal 5            8
[11/24 20:43:56  3544s] #  Metal 6            8
[11/24 20:43:56  3544s] #  Metal 7            7
[11/24 20:43:56  3544s] #  Metal 8            7
[11/24 20:43:56  3544s] #-----------------------
[11/24 20:43:56  3544s] #                  1351 
[11/24 20:43:56  3544s] #
[11/24 20:43:56  3544s] #Total number of DRC violations = 0
[11/24 20:43:56  3544s] #Cpu time = 00:00:01
[11/24 20:43:56  3544s] #Elapsed time = 00:00:01
[11/24 20:43:56  3544s] #Increased memory = 81.16 (MB)
[11/24 20:43:56  3544s] #Total memory = 827.68 (MB)
[11/24 20:43:56  3544s] #Peak memory = 929.66 (MB)
[11/24 20:43:56  3544s] #
[11/24 20:43:56  3544s] #start routing for process antenna violation fix ...
[11/24 20:43:56  3544s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 757.48 (MB), peak = 929.66 (MB)
[11/24 20:43:57  3544s] #
[11/24 20:43:57  3544s] #Total wire length = 1885 um.
[11/24 20:43:57  3544s] #Total half perimeter of net bounding box = 1882 um.
[11/24 20:43:57  3544s] #Total wire length on LAYER Metal1 = 35 um.
[11/24 20:43:57  3544s] #Total wire length on LAYER Metal2 = 673 um.
[11/24 20:43:57  3544s] #Total wire length on LAYER Metal3 = 992 um.
[11/24 20:43:57  3544s] #Total wire length on LAYER Metal4 = 114 um.
[11/24 20:43:57  3544s] #Total wire length on LAYER Metal5 = 29 um.
[11/24 20:43:57  3544s] #Total wire length on LAYER Metal6 = 1 um.
[11/24 20:43:57  3544s] #Total wire length on LAYER Metal7 = 4 um.
[11/24 20:43:57  3544s] #Total wire length on LAYER Metal8 = 3 um.
[11/24 20:43:57  3544s] #Total wire length on LAYER Metal9 = 34 um.
[11/24 20:43:57  3544s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 20:43:57  3544s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 20:43:57  3544s] #Total number of vias = 1351
[11/24 20:43:57  3544s] #Up-Via Summary (total 1351):
[11/24 20:43:57  3544s] #           
[11/24 20:43:57  3544s] #-----------------------
[11/24 20:43:57  3544s] #  Metal 1          654
[11/24 20:43:57  3544s] #  Metal 2          593
[11/24 20:43:57  3544s] #  Metal 3           62
[11/24 20:43:57  3544s] #  Metal 4           12
[11/24 20:43:57  3544s] #  Metal 5            8
[11/24 20:43:57  3544s] #  Metal 6            8
[11/24 20:43:57  3544s] #  Metal 7            7
[11/24 20:43:57  3544s] #  Metal 8            7
[11/24 20:43:57  3544s] #-----------------------
[11/24 20:43:57  3544s] #                  1351 
[11/24 20:43:57  3544s] #
[11/24 20:43:57  3544s] #Total number of DRC violations = 0
[11/24 20:43:57  3544s] #Total number of net violated process antenna rule = 0
[11/24 20:43:57  3544s] #
[11/24 20:43:57  3544s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 20:43:57  3544s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 20:43:57  3544s] #
[11/24 20:43:58  3545s] #Start Post Route wire spreading..
[11/24 20:43:58  3545s] #
[11/24 20:43:58  3545s] #Start data preparation for wire spreading...
[11/24 20:43:58  3545s] #
[11/24 20:43:58  3545s] #Data preparation is done on Sat Nov 24 20:43:58 2018
[11/24 20:43:58  3545s] #
[11/24 20:43:58  3545s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 757.50 (MB), peak = 929.66 (MB)
[11/24 20:43:58  3545s] #
[11/24 20:43:58  3545s] #Spread distance (# of tracks): min = 0.500000; max = 2.000000
[11/24 20:43:58  3545s] #
[11/24 20:43:58  3545s] #Start Post Route Wire Spread.
[11/24 20:43:58  3545s] #Done with 79 horizontal wires in 1 hboxes and 31 vertical wires in 1 hboxes.
[11/24 20:43:58  3545s] #Complete Post Route Wire Spread.
[11/24 20:43:58  3545s] #
[11/24 20:43:58  3545s] #Total wire length = 1924 um.
[11/24 20:43:58  3545s] #Total half perimeter of net bounding box = 1882 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal1 = 35 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal2 = 681 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal3 = 1018 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal4 = 118 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal5 = 29 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal6 = 1 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal7 = 4 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal8 = 3 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal9 = 35 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 20:43:58  3545s] #Total number of vias = 1351
[11/24 20:43:58  3545s] #Up-Via Summary (total 1351):
[11/24 20:43:58  3545s] #           
[11/24 20:43:58  3545s] #-----------------------
[11/24 20:43:58  3545s] #  Metal 1          654
[11/24 20:43:58  3545s] #  Metal 2          593
[11/24 20:43:58  3545s] #  Metal 3           62
[11/24 20:43:58  3545s] #  Metal 4           12
[11/24 20:43:58  3545s] #  Metal 5            8
[11/24 20:43:58  3545s] #  Metal 6            8
[11/24 20:43:58  3545s] #  Metal 7            7
[11/24 20:43:58  3545s] #  Metal 8            7
[11/24 20:43:58  3545s] #-----------------------
[11/24 20:43:58  3545s] #                  1351 
[11/24 20:43:58  3545s] #
[11/24 20:43:58  3545s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 758.14 (MB), peak = 929.66 (MB)
[11/24 20:43:58  3545s] #
[11/24 20:43:58  3545s] #Post Route wire spread is done.
[11/24 20:43:58  3545s] #Total wire length = 1924 um.
[11/24 20:43:58  3545s] #Total half perimeter of net bounding box = 1882 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal1 = 35 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal2 = 681 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal3 = 1018 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal4 = 118 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal5 = 29 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal6 = 1 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal7 = 4 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal8 = 3 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal9 = 35 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal10 = 0 um.
[11/24 20:43:58  3545s] #Total wire length on LAYER Metal11 = 0 um.
[11/24 20:43:58  3545s] #Total number of vias = 1351
[11/24 20:43:58  3545s] #Up-Via Summary (total 1351):
[11/24 20:43:58  3545s] #           
[11/24 20:43:58  3545s] #-----------------------
[11/24 20:43:58  3545s] #  Metal 1          654
[11/24 20:43:58  3545s] #  Metal 2          593
[11/24 20:43:58  3545s] #  Metal 3           62
[11/24 20:43:58  3545s] #  Metal 4           12
[11/24 20:43:58  3545s] #  Metal 5            8
[11/24 20:43:58  3545s] #  Metal 6            8
[11/24 20:43:58  3545s] #  Metal 7            7
[11/24 20:43:58  3545s] #  Metal 8            7
[11/24 20:43:58  3545s] #-----------------------
[11/24 20:43:58  3545s] #                  1351 
[11/24 20:43:58  3545s] #
[11/24 20:43:58  3545s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 20:43:58  3545s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/24 20:43:58  3545s] #
[11/24 20:43:58  3545s] #Start DRC checking..
[11/24 20:43:58  3545s] #    number of violations = 0
[11/24 20:43:58  3545s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.21 (MB), peak = 929.66 (MB)
[11/24 20:43:58  3545s] #    number of violations = 0
[11/24 20:43:58  3545s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.21 (MB), peak = 929.66 (MB)
[11/24 20:43:58  3545s] #CELL_VIEW P2Blender,init has no DRC violation.
[11/24 20:43:58  3545s] #Total number of DRC violations = 0
[11/24 20:43:58  3545s] #Total number of net violated process antenna rule = 0
[11/24 20:43:58  3545s] #detailRoute Statistics:
[11/24 20:43:58  3545s] #Cpu time = 00:00:03
[11/24 20:43:58  3545s] #Elapsed time = 00:00:03
[11/24 20:43:58  3545s] #Increased memory = 43.70 (MB)
[11/24 20:43:58  3545s] #Total memory = 790.21 (MB)
[11/24 20:43:58  3545s] #Peak memory = 929.66 (MB)
[11/24 20:43:58  3545s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.21 (MB), peak = 929.66 (MB)
[11/24 20:43:58  3545s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.26 (MB), peak = 929.66 (MB)
[11/24 20:43:58  3545s] #
[11/24 20:43:58  3545s] #globalDetailRoute statistics:
[11/24 20:43:58  3545s] #Cpu time = 00:00:05
[11/24 20:43:58  3545s] #Elapsed time = 00:00:06
[11/24 20:43:58  3545s] #Increased memory = -110.98 (MB)
[11/24 20:43:58  3545s] #Total memory = 790.26 (MB)
[11/24 20:43:58  3545s] #Peak memory = 929.66 (MB)
[11/24 20:43:58  3545s] #Number of warnings = 6
[11/24 20:43:58  3545s] #Total number of warnings = 29
[11/24 20:43:58  3545s] #Number of fails = 0
[11/24 20:43:58  3545s] #Total number of fails = 0
[11/24 20:43:58  3545s] #Complete globalDetailRoute on Sat Nov 24 20:43:58 2018
[11/24 20:43:58  3545s] #
[11/24 20:43:58  3545s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:00:06, memory = 790.27 (MB), peak = 929.66 (MB)
[11/24 20:43:58  3545s] 
[11/24 20:43:58  3545s] *** Summary of all messages that are not suppressed in this session:
[11/24 20:43:58  3545s] Severity  ID               Count  Summary                                  
[11/24 20:43:58  3545s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[11/24 20:43:58  3545s] *** Message Summary: 1 warning(s), 0 error(s)
[11/24 20:43:58  3545s] 
[11/24 20:43:58  3545s] <CMD> setLayerPreference violation -isVisible 1
[11/24 20:44:03  3546s] <CMD> violationBrowser -all -no_display_false
[11/24 20:44:03  3546s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[11/24 20:44:19  3547s] <CMD> verifyGeometry
[11/24 20:44:19  3547s]  *** Starting Verify Geometry (MEM: 857.8) ***
[11/24 20:44:19  3547s] 
[11/24 20:44:19  3547s]   VERIFY GEOMETRY ...... Starting Verification
[11/24 20:44:19  3547s]   VERIFY GEOMETRY ...... Initializing
[11/24 20:44:19  3547s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/24 20:44:19  3547s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/24 20:44:19  3547s]                   ...... bin size: 960
[11/24 20:44:19  3547s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[11/24 20:44:19  3547s] **WARN: (ENCVFG-47):	The PG pin has not been assigned to any PG net. please call globalNetConnect to assign the PG pin to net and rerun the command.
[11/24 20:44:19  3547s] 
[11/24 20:44:19  3547s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/24 20:44:19  3547s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/24 20:44:19  3547s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/24 20:44:19  3547s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/24 20:44:19  3547s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[11/24 20:44:19  3547s] VG: elapsed time: 0.00
[11/24 20:44:19  3547s] Begin Summary ...
[11/24 20:44:19  3547s]   Cells       : 0
[11/24 20:44:19  3547s]   SameNet     : 0
[11/24 20:44:19  3547s]   Wiring      : 0
[11/24 20:44:19  3547s]   Antenna     : 0
[11/24 20:44:19  3547s]   Short       : 0
[11/24 20:44:19  3547s]   Overlap     : 0
[11/24 20:44:19  3547s] End Summary
[11/24 20:44:19  3547s] 
[11/24 20:44:19  3547s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/24 20:44:19  3547s] 
[11/24 20:44:19  3547s] **********End: VERIFY GEOMETRY**********
[11/24 20:44:19  3547s]  *** verify geometry (CPU: 0:00:00.3  MEM: 142.0M)
[11/24 20:44:19  3547s] 
[11/24 20:44:19  3547s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[11/24 20:44:19  3547s] <CMD> setLayerPreference violation -isVisible 1
[11/24 20:44:21  3547s] <CMD> violationBrowser -all -no_display_false
[11/24 20:44:21  3547s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/24 20:44:32  3548s] VERIFY_CONNECTIVITY use new engine.
[11/24 20:44:32  3548s] 
[11/24 20:44:32  3548s] ******** Start: VERIFY CONNECTIVITY ********
[11/24 20:44:32  3548s] Start Time: Sat Nov 24 20:44:32 2018
[11/24 20:44:32  3548s] 
[11/24 20:44:32  3548s] Design Name: P2Blender
[11/24 20:44:32  3548s] Database Units: 1000
[11/24 20:44:32  3548s] Design Boundary: (0.0000, 0.0000) (34.2900, 24.8500)
[11/24 20:44:32  3548s] Error Limit = 1000; Warning Limit = 50
[11/24 20:44:32  3548s] Check all nets
[11/24 20:44:32  3548s] 
[11/24 20:44:32  3548s] Begin Summary 
[11/24 20:44:32  3548s]   Found no problems or warnings.
[11/24 20:44:32  3548s] End Summary
[11/24 20:44:32  3548s] 
[11/24 20:44:32  3548s] End Time: Sat Nov 24 20:44:32 2018
[11/24 20:44:32  3548s] Time Elapsed: 0:00:00.0
[11/24 20:44:32  3548s] 
[11/24 20:44:32  3548s] ******** End: VERIFY CONNECTIVITY ********
[11/24 20:44:32  3548s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/24 20:44:32  3548s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/24 20:44:32  3548s] 
[11/24 20:44:32  3548s] <CMD> rcOut -setload P2Blender.setload -rc_corner rcWorst
[11/24 20:46:28  3554s] RC Out has the following PVT Info:
[11/24 20:46:28  3554s]    RC:rcWorst
[11/24 20:46:28  3554s] <CMD> rcOut -setres P2Blender.setres -rc_corner rcWorst
[11/24 20:46:28  3554s] RC Out has the following PVT Info:
[11/24 20:46:28  3554s]    RC:rcWorst
[11/24 20:46:28  3554s] <CMD> rcOut -spf P2Blender.spf -rc_corner rcWorst
[11/24 20:46:28  3554s] RC Out has the following PVT Info:
[11/24 20:46:28  3554s]    RC:rcWorst
[11/24 20:46:28  3554s] Dumping SPF file.....
[11/24 20:46:28  3554s] Created SPF File: P2Blender.spf
[11/24 20:46:28  3554s] <CMD> rcOut -spef P2Blender.spef -rc_corner rcWorst
[11/24 20:46:28  3554s] RC Out has the following PVT Info:
[11/24 20:46:28  3554s]    RC:rcWorst
[11/24 20:46:28  3554s] Dumping Spef file.....
[11/24 20:46:28  3554s] ***** SPEF Out Finished (CPU Time: 0:00:00.0  MEM: 999.805M)
[11/24 20:46:28  3554s] invalid command name "write_SDF"
[11/24 20:46:53  3555s] <CMD> write_sdf P2Blender.sdf
[11/24 20:47:02  3556s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[11/24 20:47:02  3556s] #################################################################################
[11/24 20:47:02  3556s] # Design Stage: PostRoute
[11/24 20:47:02  3556s] # Design Mode: 90nm
[11/24 20:47:02  3556s] # Analysis Mode: MMMC non-OCV
[11/24 20:47:02  3556s] # Extraction Mode: default
[11/24 20:47:02  3556s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 20:47:02  3556s] # Switching Delay Calculation Engine to AAE
[11/24 20:47:02  3556s] #################################################################################
[11/24 20:47:02  3556s] Topological Sorting (CPU = 0:00:00.0, MEM = 997.8M, InitMEM = 997.8M)
[11/24 20:47:02  3556s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 20:47:02  3556s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 20:47:02  3556s] AAE_THRD: End delay calculation. (MEM=860.98 CPU=0:00:00.1 REAL=0:00:00.0)
[11/24 20:47:02  3556s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 861.0M) ***
[11/24 20:47:02  3556s] <CMD> saveDesign P2Blender3.enc
[11/24 20:47:20  3557s] Writing Netlist "P2Blender3.enc.dat/P2Blender.v.gz" ...
[11/24 20:47:20  3557s] Saving AAE Data ...
[11/24 20:47:20  3557s] Saving configuration ...
[11/24 20:47:20  3557s] Saving preference file P2Blender3.enc.dat/enc.pref.tcl ...
[11/24 20:47:20  3557s] Saving floorplan ...
[11/24 20:47:21  3557s] Saving Drc markers ...
[11/24 20:47:21  3557s] ... No Drc file written since there is no markers found.
[11/24 20:47:21  3557s] Saving placement ...
[11/24 20:47:21  3557s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=828.0M) ***
[11/24 20:47:21  3557s] Saving route ...
[11/24 20:47:21  3557s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=828.0M) ***
[11/24 20:47:21  3557s] Writing DEF file 'P2Blender3.enc.dat/P2Blender.def.gz', current time is Sat Nov 24 20:47:21 2018 ...
[11/24 20:47:21  3557s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[11/24 20:47:21  3557s] DEF file 'P2Blender3.enc.dat/P2Blender.def.gz' is written, current time is Sat Nov 24 20:47:21 2018 ...
[11/24 20:47:21  3557s] Copying LEF files...
[11/24 20:47:21  3557s] ...
[11/24 20:47:21  3557s] Copying Non-ILM Constraints file(s)...
[11/24 20:47:21  3557s] Modifying View File...
[11/24 20:47:21  3558s] Updating MMMC files...
[11/24 20:47:21  3558s] Checking if file contains nested files: P2Blender_map.sdc
[11/24 20:47:21  3558s] Modifying Globals File...
[11/24 20:47:22  3558s] Modifying Power Constraints File...
[11/24 20:47:22  3558s] Generated self-contained design: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/24 20:47:23  3559s] *** Message Summary: 0 warning(s), 0 error(s)
[11/24 20:47:23  3559s] 
[11/24 20:47:23  3559s] <CMD> streamOut ./out/P2Blender.gds -mapFile /in/gds2.map -libName DesignLib -units 1000 -mode ALL
[11/24 20:48:19  3562s] Usage: streamOut                <gdsFileName> 
[11/24 20:48:19  3562s]                                 [-mapFile <mapFileName>] 
[11/24 20:48:19  3562s]                                 [-libName <libName>] 
[11/24 20:48:19  3562s]                                 [-noStructureName | -structureName <structureName>] 
[11/24 20:48:19  3562s]                                 [-units {100|200|1000|2000|10000|20000}] 
[11/24 20:48:19  3562s]                                 [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
[11/24 20:48:19  3562s]                                 [-offset x y] 
[11/24 20:48:19  3562s]                                 [-outputMacros] 
[11/24 20:48:19  3562s]                                 [-dieAreaAsBoundary] 
[11/24 20:48:19  3562s]                                 [-stripes <number>] 
[11/24 20:48:19  3562s]                                 [-merge {list of external Stream files}] 
[11/24 20:48:19  3562s]                                 [-uniquifyCellNames] 
[11/24 20:48:19  3562s]                                 [-reportFile <fileName>] 
[11/24 20:48:19  3562s]                                 [-attachInstanceName <attrNumber>] 
[11/24 20:48:19  3562s]                                 [-attachNetName <attrNumber>]
[11/24 20:48:19  3562s] 
[11/24 20:48:19  3562s] ERROR: Incorrect usage for command "streamOut"
[11/24 20:48:19  3562s] **ERROR: (ENCOGDS-2):	Cannot open '/in/gds2.map'
[11/24 20:48:19  3562s] **ERROR: (ENCOGDS-1852):	StreamOut failed. Please check the logfile.<CMD> streamOut ./out/P2Blender.gds -mapFile ./in/gds2.map -libName DesignLib -units 1000 -mode ALL
[11/24 20:48:47  3564s] Parse map file...
[11/24 20:48:47  3564s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIA object is(are) specified in map file './in/gds2.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly Cont or remove VIA construct(s) from the map file for the following layer(s): Metal1.
[11/24 20:48:47  3564s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Via1) of a VIAFILL object is(are) specified in map file './in/gds2.map'. A VIAFILL object needs 3 layers (Metal1 Via1 Metal2) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Metal1 Metal2 or remove VIAFILL construct(s) from the map file for the following layer(s): Via1.
[11/24 20:48:47  3564s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Via2) of a VIAFILL object is(are) specified in map file './in/gds2.map'. A VIAFILL object needs 3 layers (Metal2 Via2 Metal3) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Metal2 Metal3 or remove VIAFILL construct(s) from the map file for the following layer(s): Via2.
[11/24 20:48:47  3564s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal3) of a VIA object is(are) specified in map file './in/gds2.map'. A VIA object needs 3 layers (Metal3 Via3 Metal4) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Via3 Metal4 or remove VIA construct(s) from the map file for the following layer(s): Metal3.
[11/24 20:48:47  3564s] Writing GDSII file ...
[11/24 20:48:47  3564s] 	****** db unit per micron = 1000 ******
[11/24 20:48:47  3564s] 	****** output gds2 file unit per micron = 1000 ******
[11/24 20:48:47  3564s] 	****** unit scaling factor = 1 ******
[11/24 20:48:47  3564s] Output for instance
[11/24 20:48:47  3564s] Output for bump
[11/24 20:48:47  3564s] Output for physical terminals
[11/24 20:48:47  3564s] Output for logical terminals
[11/24 20:48:47  3564s] Output for regular nets
[11/24 20:48:47  3564s] Output for special nets and metal fills
[11/24 20:48:47  3564s] Output for via structure generation
[11/24 20:48:47  3564s] Statistics for GDS generated (version 3)
[11/24 20:48:47  3564s] ----------------------------------------
[11/24 20:48:47  3564s] Stream Out Layer Mapping Information:
[11/24 20:48:47  3564s] GDS Layer Number          GDS Layer Name
[11/24 20:48:47  3564s] ----------------------------------------
[11/24 20:48:47  3564s]     127                             COMP
[11/24 20:48:47  3564s]     108                          DIEAREA
[11/24 20:48:47  3564s]     7                             Metal1
[11/24 20:48:47  3564s]     8                               Via1
[11/24 20:48:47  3564s]     9                             Metal2
[11/24 20:48:47  3564s]     10                              Via2
[11/24 20:48:47  3564s]     11                            Metal3
[11/24 20:48:47  3564s]     17                                PO
[11/24 20:48:47  3564s]     30                                CO
[11/24 20:48:47  3564s]     74                                AP
[11/24 20:48:47  3564s]     85                                RV
[11/24 20:48:47  3564s]     131                               M1
[11/24 20:48:47  3564s]     132                               M2
[11/24 20:48:47  3564s]     133                               M3
[11/24 20:48:47  3564s] 
[11/24 20:48:47  3564s] 
[11/24 20:48:47  3564s] Stream Out Information Processed for GDS version 3:
[11/24 20:48:47  3564s] Units: 1000 DBU
[11/24 20:48:47  3564s] 
[11/24 20:48:47  3564s] Object                             Count
[11/24 20:48:47  3564s] ----------------------------------------
[11/24 20:48:47  3564s] Instances                            182
[11/24 20:48:47  3564s] 
[11/24 20:48:47  3564s] Ports/Pins                             0
[11/24 20:48:47  3564s] 
[11/24 20:48:47  3564s] Nets                                1492
[11/24 20:48:47  3564s]     metal layer Metal1                48
[11/24 20:48:47  3564s]     metal layer Metal2               751
[11/24 20:48:47  3564s]     metal layer Metal3               693
[11/24 20:48:47  3564s] 
[11/24 20:48:47  3564s]     Via Instances                   1351
[11/24 20:48:47  3564s] 
[11/24 20:48:47  3564s] Special Nets                          44
[11/24 20:48:47  3564s]     metal layer Metal1                40
[11/24 20:48:47  3564s]     metal layer Metal2                 4
[11/24 20:48:47  3564s] 
[11/24 20:48:47  3564s]     Via Instances                     32
[11/24 20:48:47  3564s] 
[11/24 20:48:47  3564s] Metal Fills                            0
[11/24 20:48:47  3564s] 
[11/24 20:48:48  3564s]     Via Instances                      0
[11/24 20:48:48  3564s] 
[11/24 20:48:48  3564s] Metal FillOPCs                         0
[11/24 20:48:48  3564s] 
[11/24 20:48:48  3564s]     Via Instances                      0
[11/24 20:48:48  3564s] 
[11/24 20:48:48  3564s] Text                                   0
[11/24 20:48:48  3564s] 
[11/24 20:48:48  3564s] 
[11/24 20:48:48  3564s] Blockages                              0
[11/24 20:48:48  3564s] 
[11/24 20:48:48  3564s] 
[11/24 20:48:48  3564s] Custom Text                            0
[11/24 20:48:48  3564s] 
[11/24 20:48:48  3564s] 
[11/24 20:48:48  3564s] Custom Box                             0
[11/24 20:48:48  3564s] 
[11/24 20:48:48  3564s] **WARN: (ENCOGDS-1176):	There are 10 empty cells. Check encounter.log# for the details.
[11/24 20:48:48  3564s]   It is probably because your mapping file does not contain corresponding rules.
[11/24 20:48:48  3564s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/24 20:48:48  3564s] ######Streamout is finished!
[11/24 20:48:48  3564s] <CMD> getFillerMode -quiet
[11/24 20:56:05  3584s] <CMD> addFiller -cell FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 DECAP10 DECAP9 DECAP8 DECAP7 DECAP6 DECAP5 DECAP4 DECAP3 DECAP2 -prefix FILLER
[11/24 20:57:49  3590s] Core basic site is CoreSite
[11/24 20:57:49  3590s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 20:57:49  3590s] *INFO: Adding fillers to top-module.
[11/24 20:57:49  3590s] *INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 1 filler inst  (cell FILL32 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 7 filler insts (cell FILL16 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 22 filler insts (cell DECAP10 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 5 filler insts (cell DECAP9 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 5 filler insts (cell DECAP8 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 0 filler inst  (cell FILL8 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 3 filler insts (cell DECAP7 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 6 filler insts (cell DECAP6 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 14 filler insts (cell DECAP5 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 12 filler insts (cell DECAP4 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 0 filler inst  (cell FILL4 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 11 filler insts (cell DECAP3 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 17 filler insts (cell DECAP2 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 0 filler inst  (cell FILL2 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO:   Added 19 filler insts (cell FILL1 / prefix FILLER).
[11/24 20:57:49  3590s] *INFO: Total 122 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[11/24 20:57:49  3590s] For 122 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/24 20:57:49  3590s] Saving Drc markers ...
[11/24 20:57:49  3590s] ... 0 markers are saved ...
[11/24 20:57:49  3590s] *INFO: Checking for DRC violations on added fillers.
[11/24 20:57:49  3590s] *INFO: Iteration 0-#1, Found 125 DRC violations (real: 0:00:00.0).
[11/24 20:57:49  3590s] For 83 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/24 20:57:49  3590s] *INFO: Iteration 0-#2, Found 109 DRC violations (real: 0:00:00.0).
[11/24 20:57:49  3591s] For 62 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/24 20:57:49  3591s] *INFO: Iteration 0-#3, Found 75 DRC violations (real: 0:00:00.0).
[11/24 20:57:49  3591s] For 52 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/24 20:57:49  3591s] *INFO: Iteration 0-#4, Found 51 DRC violations (real: 0:00:00.0).
[11/24 20:57:49  3591s] For 34 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/24 20:57:49  3591s] *INFO: Iteration 0-#5, Found 19 DRC violations (real: 0:00:01.0).
[11/24 20:57:50  3591s] For 20 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/24 20:57:50  3591s] *INFO: Iteration 0-#6, Found 9 DRC violations (real: 0:00:00.0).
[11/24 20:57:50  3591s] For 10 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/24 20:57:50  3591s] *INFO: Iteration 0-#7, Found 14 DRC violations (real: 0:00:00.0).
[11/24 20:57:50  3591s] For 10 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/24 20:57:50  3591s] *INFO: Iteration 0-#8, Found 6 DRC violations (real: 0:00:00.0).
[11/24 20:57:50  3591s] For 6 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/24 20:57:50  3591s] *INFO: Iteration 0-#9, Found 8 DRC violations (real: 0:00:00.0).
[11/24 20:57:50  3591s] For 6 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/24 20:57:50  3591s] *INFO: Iteration 0-#10, Found 0 DRC violation  (real: 0:00:00.0).
[11/24 20:57:50  3592s] *INFO: Adding fillers to top-module.
[11/24 20:57:50  3592s] *INFO:   Added 0 filler inst of any cell-type.
[11/24 20:57:50  3592s] For 0 new insts, *** Applied 0 GNC rules.
[11/24 20:57:50  3592s] Loading Drc markers ...
[11/24 20:57:50  3592s] ... 0 markers are loaded ...
[11/24 20:57:50  3592s] *INFO: End DRC Checks. (real: 0:00:01.0 ).
[11/24 20:57:50  3592s] *INFO: Replaced 141 fillers which had DRC vio's, with 283 new fillers.
[11/24 20:57:50  3592s] <CMD> panCenter 13.917 12.799
[11/24 20:57:56  3592s] <CMD> panCenter 3.134 13.247
[11/24 20:58:00  3593s] <CMD> panCenter 19.309 9.955
[11/24 20:58:01  3593s] <CMD> panCenter 18.509 10.909
[11/24 20:58:02  3593s] <CMD> panCenter 17.130 14.924
[11/24 20:58:03  3593s] <CMD> getFillerMode -quiet
[11/24 20:58:12  3594s] **ERROR: (ENCSYT-16284):	Enter a filler cell name.
[11/24 20:58:20  3594s] <CMD> panCenter 7.693 17.371
[11/24 20:58:49  3596s] <CMD> panCenter 13.373 10.561
[11/24 20:58:50  3596s] <CMD> getFillerMode -quiet
[11/24 20:59:20  3598s] <CMD> saveDesign P2BlenderFilled.enc
[11/24 21:01:37  3605s] Writing Netlist "P2BlenderFilled.enc.dat/P2Blender.v.gz" ...
[11/24 21:01:37  3605s] Saving AAE Data ...
[11/24 21:01:37  3605s] Saving configuration ...
[11/24 21:01:37  3605s] Saving preference file P2BlenderFilled.enc.dat/enc.pref.tcl ...
[11/24 21:01:37  3605s] Saving floorplan ...
[11/24 21:01:38  3605s] Saving Drc markers ...
[11/24 21:01:38  3605s] ... No Drc file written since there is no markers found.
[11/24 21:01:38  3605s] Saving placement ...
[11/24 21:01:38  3605s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=831.2M) ***
[11/24 21:01:38  3605s] Saving route ...
[11/24 21:01:38  3605s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=831.2M) ***
[11/24 21:01:38  3605s] Writing DEF file 'P2BlenderFilled.enc.dat/P2Blender.def.gz', current time is Sat Nov 24 21:01:38 2018 ...
[11/24 21:01:38  3605s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[11/24 21:01:38  3605s] DEF file 'P2BlenderFilled.enc.dat/P2Blender.def.gz' is written, current time is Sat Nov 24 21:01:38 2018 ...
[11/24 21:01:38  3605s] Copying LEF files...
[11/24 21:01:38  3605s] ...
[11/24 21:01:38  3605s] Copying Non-ILM Constraints file(s)...
[11/24 21:01:38  3605s] Modifying View File...
[11/24 21:01:38  3605s] Updating MMMC files...
[11/24 21:01:38  3605s] Checking if file contains nested files: P2Blender_map.sdc
[11/24 21:01:38  3605s] Modifying Globals File...
[11/24 21:01:39  3606s] Modifying Power Constraints File...
[11/24 21:01:39  3606s] Generated self-contained design: /ubc/ece/home/ugrads/v/v6d9/ELEC402/Modelsim_50995133/ELEC402/PnR
[11/24 21:01:39  3606s] *** Message Summary: 0 warning(s), 0 error(s)
[11/24 21:01:39  3606s] 
[11/24 21:01:39  3606s] <CMD> streamOut ./out/P2Blender.gds -mapFile ./in/gds2.map -libName DesignLib -units 1000 -mode ALL
[11/24 21:01:52  3607s] Parse map file...
[11/24 21:01:52  3607s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIA object is(are) specified in map file './in/gds2.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly Cont or remove VIA construct(s) from the map file for the following layer(s): Metal1.
[11/24 21:01:52  3607s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Via1) of a VIAFILL object is(are) specified in map file './in/gds2.map'. A VIAFILL object needs 3 layers (Metal1 Via1 Metal2) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Metal1 Metal2 or remove VIAFILL construct(s) from the map file for the following layer(s): Via1.
[11/24 21:01:52  3607s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Via2) of a VIAFILL object is(are) specified in map file './in/gds2.map'. A VIAFILL object needs 3 layers (Metal2 Via2 Metal3) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Metal2 Metal3 or remove VIAFILL construct(s) from the map file for the following layer(s): Via2.
[11/24 21:01:52  3607s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal3) of a VIA object is(are) specified in map file './in/gds2.map'. A VIA object needs 3 layers (Metal3 Via3 Metal4) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Via3 Metal4 or remove VIA construct(s) from the map file for the following layer(s): Metal3.
[11/24 21:01:52  3607s] Writing GDSII file ...
[11/24 21:01:52  3607s] 	****** db unit per micron = 1000 ******
[11/24 21:01:52  3607s] 	****** output gds2 file unit per micron = 1000 ******
[11/24 21:01:52  3607s] 	****** unit scaling factor = 1 ******
[11/24 21:01:52  3607s] Output for instance
[11/24 21:01:52  3607s] Output for bump
[11/24 21:01:52  3607s] Output for physical terminals
[11/24 21:01:52  3607s] Output for logical terminals
[11/24 21:01:52  3607s] Output for regular nets
[11/24 21:01:52  3607s] Output for special nets and metal fills
[11/24 21:01:52  3607s] Output for via structure generation
[11/24 21:01:52  3607s] Statistics for GDS generated (version 3)
[11/24 21:01:52  3607s] ----------------------------------------
[11/24 21:01:52  3607s] Stream Out Layer Mapping Information:
[11/24 21:01:52  3607s] GDS Layer Number          GDS Layer Name
[11/24 21:01:52  3607s] ----------------------------------------
[11/24 21:01:52  3607s]     127                             COMP
[11/24 21:01:52  3607s]     108                          DIEAREA
[11/24 21:01:52  3607s]     7                             Metal1
[11/24 21:01:52  3607s]     8                               Via1
[11/24 21:01:52  3607s]     9                             Metal2
[11/24 21:01:52  3607s]     10                              Via2
[11/24 21:01:52  3607s]     11                            Metal3
[11/24 21:01:52  3607s]     85                                RV
[11/24 21:01:52  3607s]     74                                AP
[11/24 21:01:52  3607s]     30                                CO
[11/24 21:01:52  3607s]     17                                PO
[11/24 21:01:52  3607s]     133                               M3
[11/24 21:01:52  3607s]     132                               M2
[11/24 21:01:52  3607s]     131                               M1
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] Stream Out Information Processed for GDS version 3:
[11/24 21:01:52  3607s] Units: 1000 DBU
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] Object                             Count
[11/24 21:01:52  3607s] ----------------------------------------
[11/24 21:01:52  3607s] Instances                            446
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] Ports/Pins                             0
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] Nets                                1492
[11/24 21:01:52  3607s]     metal layer Metal1                48
[11/24 21:01:52  3607s]     metal layer Metal2               751
[11/24 21:01:52  3607s]     metal layer Metal3               693
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s]     Via Instances                   1351
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] Special Nets                          44
[11/24 21:01:52  3607s]     metal layer Metal1                40
[11/24 21:01:52  3607s]     metal layer Metal2                 4
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s]     Via Instances                     32
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] Metal Fills                            0
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s]     Via Instances                      0
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] Metal FillOPCs                         0
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s]     Via Instances                      0
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] Text                                   0
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] Blockages                              0
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] Custom Text                            0
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] Custom Box                             0
[11/24 21:01:52  3607s] 
[11/24 21:01:52  3607s] **WARN: (ENCOGDS-1176):	There are 20 empty cells. Check encounter.log# for the details.
[11/24 21:01:52  3607s]   It is probably because your mapping file does not contain corresponding rules.
[11/24 21:01:52  3607s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/24 21:01:52  3607s] ######Streamout is finished!
[11/24 21:01:52  3607s] <CMD> selectInst g4650
[11/24 21:02:04  3608s] <CMD> streamOut ./out/P2Blender.gds -mapFile ./in/gds2.map -libName DesignLib -units 1000 -mode ALL
[11/24 21:02:10  3608s] Parse map file...
[11/24 21:02:10  3608s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIA object is(are) specified in map file './in/gds2.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly Cont or remove VIA construct(s) from the map file for the following layer(s): Metal1.
[11/24 21:02:10  3608s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Via1) of a VIAFILL object is(are) specified in map file './in/gds2.map'. A VIAFILL object needs 3 layers (Metal1 Via1 Metal2) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Metal1 Metal2 or remove VIAFILL construct(s) from the map file for the following layer(s): Via1.
[11/24 21:02:10  3608s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Via2) of a VIAFILL object is(are) specified in map file './in/gds2.map'. A VIAFILL object needs 3 layers (Metal2 Via2 Metal3) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Metal2 Metal3 or remove VIAFILL construct(s) from the map file for the following layer(s): Via2.
[11/24 21:02:10  3608s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal3) of a VIA object is(are) specified in map file './in/gds2.map'. A VIA object needs 3 layers (Metal3 Via3 Metal4) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Via3 Metal4 or remove VIA construct(s) from the map file for the following layer(s): Metal3.
[11/24 21:02:10  3608s] Writing GDSII file ...
[11/24 21:02:10  3608s] 	****** db unit per micron = 1000 ******
[11/24 21:02:10  3608s] 	****** output gds2 file unit per micron = 1000 ******
[11/24 21:02:10  3608s] 	****** unit scaling factor = 1 ******
[11/24 21:02:10  3608s] Output for instance
[11/24 21:02:10  3608s] Output for bump
[11/24 21:02:10  3608s] Output for physical terminals
[11/24 21:02:10  3608s] Output for logical terminals
[11/24 21:02:10  3608s] Output for regular nets
[11/24 21:02:10  3608s] Output for special nets and metal fills
[11/24 21:02:10  3608s] Output for via structure generation
[11/24 21:02:10  3608s] Statistics for GDS generated (version 3)
[11/24 21:02:10  3608s] ----------------------------------------
[11/24 21:02:10  3608s] Stream Out Layer Mapping Information:
[11/24 21:02:10  3608s] GDS Layer Number          GDS Layer Name
[11/24 21:02:10  3608s] ----------------------------------------
[11/24 21:02:10  3608s]     127                             COMP
[11/24 21:02:10  3608s]     108                          DIEAREA
[11/24 21:02:10  3608s]     7                             Metal1
[11/24 21:02:10  3608s]     8                               Via1
[11/24 21:02:10  3608s]     9                             Metal2
[11/24 21:02:10  3608s]     10                              Via2
[11/24 21:02:10  3608s]     11                            Metal3
[11/24 21:02:10  3608s]     85                                RV
[11/24 21:02:10  3608s]     74                                AP
[11/24 21:02:10  3608s]     30                                CO
[11/24 21:02:10  3608s]     17                                PO
[11/24 21:02:10  3608s]     133                               M3
[11/24 21:02:10  3608s]     132                               M2
[11/24 21:02:10  3608s]     131                               M1
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] Stream Out Information Processed for GDS version 3:
[11/24 21:02:10  3608s] Units: 1000 DBU
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] Object                             Count
[11/24 21:02:10  3608s] ----------------------------------------
[11/24 21:02:10  3608s] Instances                            446
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] Ports/Pins                             0
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] Nets                                1492
[11/24 21:02:10  3608s]     metal layer Metal1                48
[11/24 21:02:10  3608s]     metal layer Metal2               751
[11/24 21:02:10  3608s]     metal layer Metal3               693
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s]     Via Instances                   1351
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] Special Nets                          44
[11/24 21:02:10  3608s]     metal layer Metal1                40
[11/24 21:02:10  3608s]     metal layer Metal2                 4
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s]     Via Instances                     32
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] Metal Fills                            0
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s]     Via Instances                      0
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] Metal FillOPCs                         0
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s]     Via Instances                      0
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] Text                                   0
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] Blockages                              0
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] Custom Text                            0
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] Custom Box                             0
[11/24 21:02:10  3608s] 
[11/24 21:02:10  3608s] **WARN: (ENCOGDS-1176):	There are 30 empty cells. Check encounter.log# for the details.
[11/24 21:02:10  3608s]   It is probably because your mapping file does not contain corresponding rules.
[11/24 21:02:10  3608s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/24 21:02:10  3608s] ######Streamout is finished!
[11/24 21:02:10  3608s] <CMD> streamOut ./out/P2Blender.gds -mapFile ./in/gds2.map -libName DesignLib -units 1000 -mode ALL
[11/24 21:02:11  3608s] Parse map file...
[11/24 21:02:11  3608s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIA object is(are) specified in map file './in/gds2.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly Cont or remove VIA construct(s) from the map file for the following layer(s): Metal1.
[11/24 21:02:11  3608s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Via1) of a VIAFILL object is(are) specified in map file './in/gds2.map'. A VIAFILL object needs 3 layers (Metal1 Via1 Metal2) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Metal1 Metal2 or remove VIAFILL construct(s) from the map file for the following layer(s): Via1.
[11/24 21:02:11  3608s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Via2) of a VIAFILL object is(are) specified in map file './in/gds2.map'. A VIAFILL object needs 3 layers (Metal2 Via2 Metal3) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Metal2 Metal3 or remove VIAFILL construct(s) from the map file for the following layer(s): Via2.
[11/24 21:02:11  3608s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal3) of a VIA object is(are) specified in map file './in/gds2.map'. A VIA object needs 3 layers (Metal3 Via3 Metal4) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Via3 Metal4 or remove VIA construct(s) from the map file for the following layer(s): Metal3.
[11/24 21:02:11  3608s] Writing GDSII file ...
[11/24 21:02:11  3608s] 	****** db unit per micron = 1000 ******
[11/24 21:02:11  3608s] 	****** output gds2 file unit per micron = 1000 ******
[11/24 21:02:11  3608s] 	****** unit scaling factor = 1 ******
[11/24 21:02:11  3608s] Output for instance
[11/24 21:02:11  3608s] Output for bump
[11/24 21:02:11  3608s] Output for physical terminals
[11/24 21:02:11  3608s] Output for logical terminals
[11/24 21:02:11  3608s] Output for regular nets
[11/24 21:02:11  3608s] Output for special nets and metal fills
[11/24 21:02:11  3608s] Output for via structure generation
[11/24 21:02:11  3608s] Statistics for GDS generated (version 3)
[11/24 21:02:11  3608s] ----------------------------------------
[11/24 21:02:11  3608s] Stream Out Layer Mapping Information:
[11/24 21:02:11  3608s] GDS Layer Number          GDS Layer Name
[11/24 21:02:11  3608s] ----------------------------------------
[11/24 21:02:11  3608s]     127                             COMP
[11/24 21:02:11  3608s]     108                          DIEAREA
[11/24 21:02:11  3608s]     7                             Metal1
[11/24 21:02:11  3608s]     8                               Via1
[11/24 21:02:11  3608s]     9                             Metal2
[11/24 21:02:11  3608s]     10                              Via2
[11/24 21:02:11  3608s]     11                            Metal3
[11/24 21:02:11  3608s]     85                                RV
[11/24 21:02:11  3608s]     74                                AP
[11/24 21:02:11  3608s]     30                                CO
[11/24 21:02:11  3608s]     17                                PO
[11/24 21:02:11  3608s]     133                               M3
[11/24 21:02:11  3608s]     132                               M2
[11/24 21:02:11  3608s]     131                               M1
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] Stream Out Information Processed for GDS version 3:
[11/24 21:02:11  3608s] Units: 1000 DBU
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] Object                             Count
[11/24 21:02:11  3608s] ----------------------------------------
[11/24 21:02:11  3608s] Instances                            446
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] Ports/Pins                             0
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] Nets                                1492
[11/24 21:02:11  3608s]     metal layer Metal1                48
[11/24 21:02:11  3608s]     metal layer Metal2               751
[11/24 21:02:11  3608s]     metal layer Metal3               693
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s]     Via Instances                   1351
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] Special Nets                          44
[11/24 21:02:11  3608s]     metal layer Metal1                40
[11/24 21:02:11  3608s]     metal layer Metal2                 4
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s]     Via Instances                     32
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] Metal Fills                            0
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s]     Via Instances                      0
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] Metal FillOPCs                         0
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s]     Via Instances                      0
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] Text                                   0
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] Blockages                              0
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] Custom Text                            0
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] Custom Box                             0
[11/24 21:02:11  3608s] 
[11/24 21:02:11  3608s] **WARN: (ENCOGDS-1176):	There are 40 empty cells. Check encounter.log# for the details.
[11/24 21:02:11  3608s]   It is probably because your mapping file does not contain corresponding rules.
[11/24 21:02:11  3608s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/24 21:02:11  3608s] ######Streamout is finished!
[11/24 21:02:11  3608s] <CMD> streamOut ./out/P2Blender.gds -mapFile ./in/gds2.map -libName DesignLib -units 1000 -mode ALL
[11/24 21:02:24  3609s] Parse map file...
[11/24 21:02:24  3609s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIA object is(are) specified in map file './in/gds2.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly Cont or remove VIA construct(s) from the map file for the following layer(s): Metal1.
[11/24 21:02:24  3609s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Via1) of a VIAFILL object is(are) specified in map file './in/gds2.map'. A VIAFILL object needs 3 layers (Metal1 Via1 Metal2) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Metal1 Metal2 or remove VIAFILL construct(s) from the map file for the following layer(s): Via1.
[11/24 21:02:24  3609s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Via2) of a VIAFILL object is(are) specified in map file './in/gds2.map'. A VIAFILL object needs 3 layers (Metal2 Via2 Metal3) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Metal2 Metal3 or remove VIAFILL construct(s) from the map file for the following layer(s): Via2.
[11/24 21:02:24  3609s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal3) of a VIA object is(are) specified in map file './in/gds2.map'. A VIA object needs 3 layers (Metal3 Via3 Metal4) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Via3 Metal4 or remove VIA construct(s) from the map file for the following layer(s): Metal3.
[11/24 21:02:24  3609s] Writing GDSII file ...
[11/24 21:02:24  3609s] 	****** db unit per micron = 1000 ******
[11/24 21:02:24  3609s] 	****** output gds2 file unit per micron = 1000 ******
[11/24 21:02:24  3609s] 	****** unit scaling factor = 1 ******
[11/24 21:02:24  3609s] Output for instance
[11/24 21:02:24  3609s] Output for bump
[11/24 21:02:24  3609s] Output for physical terminals
[11/24 21:02:24  3609s] Output for logical terminals
[11/24 21:02:24  3609s] Output for regular nets
[11/24 21:02:24  3609s] Output for special nets and metal fills
[11/24 21:02:24  3609s] Output for via structure generation
[11/24 21:02:24  3609s] Statistics for GDS generated (version 3)
[11/24 21:02:24  3609s] ----------------------------------------
[11/24 21:02:24  3609s] Stream Out Layer Mapping Information:
[11/24 21:02:24  3609s] GDS Layer Number          GDS Layer Name
[11/24 21:02:24  3609s] ----------------------------------------
[11/24 21:02:24  3609s]     127                             COMP
[11/24 21:02:24  3609s]     108                          DIEAREA
[11/24 21:02:24  3609s]     7                             Metal1
[11/24 21:02:24  3609s]     8                               Via1
[11/24 21:02:24  3609s]     9                             Metal2
[11/24 21:02:24  3609s]     10                              Via2
[11/24 21:02:24  3609s]     11                            Metal3
[11/24 21:02:24  3609s]     85                                RV
[11/24 21:02:24  3609s]     74                                AP
[11/24 21:02:24  3609s]     30                                CO
[11/24 21:02:24  3609s]     17                                PO
[11/24 21:02:24  3609s]     133                               M3
[11/24 21:02:24  3609s]     132                               M2
[11/24 21:02:24  3609s]     131                               M1
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] Stream Out Information Processed for GDS version 3:
[11/24 21:02:24  3609s] Units: 1000 DBU
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] Object                             Count
[11/24 21:02:24  3609s] ----------------------------------------
[11/24 21:02:24  3609s] Instances                            446
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] Ports/Pins                             0
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] Nets                                1492
[11/24 21:02:24  3609s]     metal layer Metal1                48
[11/24 21:02:24  3609s]     metal layer Metal2               751
[11/24 21:02:24  3609s]     metal layer Metal3               693
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s]     Via Instances                   1351
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] Special Nets                          44
[11/24 21:02:24  3609s]     metal layer Metal1                40
[11/24 21:02:24  3609s]     metal layer Metal2                 4
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s]     Via Instances                     32
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] Metal Fills                            0
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s]     Via Instances                      0
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] Metal FillOPCs                         0
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s]     Via Instances                      0
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] Text                                   0
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] Blockages                              0
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] Custom Text                            0
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] Custom Box                             0
[11/24 21:02:24  3609s] 
[11/24 21:02:24  3609s] **WARN: (ENCOGDS-1176):	There are 50 empty cells. Check encounter.log# for the details.
[11/24 21:02:24  3609s]   It is probably because your mapping file does not contain corresponding rules.
[11/24 21:02:24  3609s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/24 21:02:24  3609s] ######Streamout is finished!
[11/24 21:02:24  3609s] <CMD> rcOut -setload P2Blender.setload -rc_corner rcWorst
[11/24 21:02:57  3611s] RC Out has the following PVT Info:
[11/24 21:02:57  3611s]    RC:rcWorst
[11/24 21:02:57  3611s] <CMD> rcOut -setres P2Blender.setres -rc_corner rcWorst
[11/24 21:02:57  3611s] RC Out has the following PVT Info:
[11/24 21:02:57  3611s]    RC:rcWorst
[11/24 21:02:57  3611s] <CMD> rcOut -spf P2Blender.spf -rc_corner rcWorst
[11/24 21:02:57  3611s] RC Out has the following PVT Info:
[11/24 21:02:57  3611s]    RC:rcWorst
[11/24 21:02:57  3611s] Dumping SPF file.....
[11/24 21:02:57  3611s] Created SPF File: P2Blender.spf
[11/24 21:02:57  3611s] <CMD> rcOut -spef P2Blender.spef -rc_corner rcWorst
[11/24 21:02:57  3611s] RC Out has the following PVT Info:
[11/24 21:02:57  3611s]    RC:rcWorst
[11/24 21:02:57  3611s] Dumping Spef file.....
[11/24 21:02:57  3611s] ***** SPEF Out Finished (CPU Time: 0:00:00.0  MEM: 831.316M)
[11/24 21:02:57  3611s] <CMD> write_sdf P2Blender.sdf
[11/24 21:03:03  3611s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[11/24 21:03:03  3611s] #################################################################################
[11/24 21:03:03  3611s] # Design Stage: PostRoute
[11/24 21:03:03  3611s] # Design Mode: 90nm
[11/24 21:03:03  3611s] # Analysis Mode: MMMC non-OCV
[11/24 21:03:03  3611s] # Extraction Mode: default
[11/24 21:03:03  3611s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 21:03:03  3611s] # Switching Delay Calculation Engine to AAE
[11/24 21:03:03  3611s] #################################################################################
[11/24 21:03:03  3611s] Topological Sorting (CPU = 0:00:00.0, MEM = 833.3M, InitMEM = 833.3M)
[11/24 21:03:03  3611s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 21:03:03  3611s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 21:03:03  3611s] AAE_THRD: End delay calculation. (MEM=858.918 CPU=0:00:00.1 REAL=0:00:00.0)
[11/24 21:03:03  3611s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 858.9M) ***
[11/24 21:03:03  3611s] <CMD> rcOut -setload P2Blender.setload -rc_corner rcWorst
[11/24 21:40:12  3707s] RC Out has the following PVT Info:
[11/24 21:40:12  3707s]    RC:rcWorst
[11/24 21:40:12  3707s] <CMD> rcOut -setres P2Blender.setres -rc_corner rcWorst
[11/24 21:40:12  3707s] RC Out has the following PVT Info:
[11/24 21:40:12  3707s]    RC:rcWorst
[11/24 21:40:12  3707s] <CMD> rcOut -spf P2Blender.spf -rc_corner rcWorst
[11/24 21:40:12  3707s] RC Out has the following PVT Info:
[11/24 21:40:12  3707s]    RC:rcWorst
[11/24 21:40:12  3707s] Dumping SPF file.....
[11/24 21:40:12  3707s] Created SPF File: P2Blender.spf
[11/24 21:40:12  3707s] <CMD> rcOut -spef P2Blender.spef -rc_corner rcWorst
[11/24 21:40:12  3707s] RC Out has the following PVT Info:
[11/24 21:40:12  3707s]    RC:rcWorst
[11/24 21:40:12  3707s] Dumping Spef file.....
[11/24 21:40:12  3707s] ***** SPEF Out Finished (CPU Time: 0:00:00.0  MEM: 842.871M)
[11/24 21:40:12  3707s] <CMD> write_sdf P3Blender.sdf
[11/24 21:40:21  3707s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[11/24 21:40:21  3707s] #################################################################################
[11/24 21:40:21  3707s] # Design Stage: PostRoute
[11/24 21:40:21  3707s] # Design Mode: 90nm
[11/24 21:40:21  3707s] # Analysis Mode: MMMC non-OCV
[11/24 21:40:21  3707s] # Extraction Mode: default
[11/24 21:40:21  3707s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[11/24 21:40:21  3707s] # Switching Delay Calculation Engine to AAE
[11/24 21:40:21  3707s] #################################################################################
[11/24 21:40:21  3707s] Topological Sorting (CPU = 0:00:00.0, MEM = 840.9M, InitMEM = 840.9M)
[11/24 21:40:21  3707s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 21:40:21  3707s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 21:40:21  3707s] AAE_THRD: End delay calculation. (MEM=858.918 CPU=0:00:00.1 REAL=0:00:00.0)
[11/24 21:40:21  3707s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 858.9M) ***
[11/24 21:40:21  3707s] 