Info: Starting: Create simulation model
Info: qsys-generate D:\SEBA\BACKUP\Projekty\FPGA+ARM\signal-recon-project\de1soc\hw\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\SEBA\BACKUP\Projekty\FPGA+ARM\signal-recon-project\de1soc\hw\soc_system\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hw/soc_system.qsys
Progress: Reading input file
Progress: Adding button_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding fir_driver [fir_driver 1.0]
Progress: Parameterizing module fir_driver
Progress: Adding fir_fifo_in [altera_avalon_sc_fifo 17.1]
Progress: Parameterizing module fir_fifo_in
Progress: Adding fir_fifo_out [altera_avalon_sc_fifo 17.1]
Progress: Parameterizing module fir_fifo_out
Progress: Adding fir_filter [altera_fir_compiler_ii 17.1]
Progress: Parameterizing module fir_filter
Progress: Adding hard_limiter [hard_limiter 1.0]
Progress: Parameterizing module hard_limiter
Progress: Adding hard_limiter_out_splitter [altera_avalon_st_splitter 17.1]
Progress: Parameterizing module hard_limiter_out_splitter
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding iteration_ctrl [iteration_ctrl 1.0]
Progress: Parameterizing module iteration_ctrl
Progress: Adding led_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module led_pio
Progress: Adding limits_buffer [limits_buffer 1.0]
Progress: Parameterizing module limits_buffer
Progress: Adding limits_buffer_ctrl [limits_buffer_ctrl 1.0]
Progress: Parameterizing module limits_buffer_ctrl
Progress: Adding lvl_generator_out_splitter [altera_avalon_st_splitter 17.1]
Progress: Parameterizing module lvl_generator_out_splitter
Progress: Adding mm2st_data_adapter_0 [mm2st_data_adapter 2.0]
Progress: Parameterizing module mm2st_data_adapter_0
Progress: Adding onchip_RAM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_RAM
Progress: Adding output_ctrl [output_ctrl 1.0]
Progress: Parameterizing module output_ctrl
Progress: Adding sample2lvl_converter [sample2lvl_converter 2.0]
Progress: Parameterizing module sample2lvl_converter
Progress: Adding sgdma_mm2st [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_mm2st
Progress: Adding sgdma_st2mm [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_st2mm
Progress: Adding signal_buffer [signal_buffer 1.0]
Progress: Parameterizing module signal_buffer
Progress: Adding signal_buffer_ctrl [signal_buffer_ctrl 1.0]
Progress: Parameterizing module signal_buffer_ctrl
Progress: Adding st2mm_data_adapter_0 [st2mm_data_adapter 2.0]
Progress: Parameterizing module st2mm_data_adapter_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.fir_filter: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 40, Bankcount 1, CoefBitWidth 16
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sgdma_mm2st: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sgdma_st2mm: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.sgdma_mm2st: Interrupt sender sgdma_mm2st.csr_irq is not connected to an interrupt receiver
Warning: soc_system.sgdma_st2mm: Interrupt sender sgdma_st2mm.csr_irq is not connected to an interrupt receiver
Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0002_button_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0002_button_pio_gen/  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0003_dipsw_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0003_dipsw_pio_gen/  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: fir_driver: "soc_system" instantiated fir_driver "fir_driver"
Info: fir_fifo_in: "soc_system" instantiated altera_avalon_sc_fifo "fir_fifo_in"
Info: fir_filter: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 40, Bankcount 1, Latency 14, CoefBitWidth 16
Info: fir_filter: "soc_system" instantiated altera_fir_compiler_ii "fir_filter"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_avalon_sc_fifo.v
Info: hard_limiter: "soc_system" instantiated hard_limiter "hard_limiter"
Info: hard_limiter_out_splitter: "soc_system" instantiated altera_avalon_st_splitter "hard_limiter_out_splitter"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: iteration_ctrl: "soc_system" instantiated iteration_ctrl "iteration_ctrl"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0010_led_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0010_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0010_led_pio_gen/  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: limits_buffer: "soc_system" instantiated limits_buffer "limits_buffer"
Info: limits_buffer_ctrl: "soc_system" instantiated limits_buffer_ctrl "limits_buffer_ctrl"
Info: mm2st_data_adapter_0: "soc_system" instantiated mm2st_data_adapter "mm2st_data_adapter_0"
Info: onchip_RAM: Starting RTL generation for module 'soc_system_onchip_RAM'
Info: onchip_RAM:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_RAM --dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0014_onchip_RAM_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0014_onchip_RAM_gen//soc_system_onchip_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0014_onchip_RAM_gen/  ]
Info: onchip_RAM: Done RTL generation for module 'soc_system_onchip_RAM'
Info: onchip_RAM: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_RAM"
Info: output_ctrl: "soc_system" instantiated output_ctrl "output_ctrl"
Info: sample2lvl_converter: "soc_system" instantiated sample2lvl_converter "sample2lvl_converter"
Info: sgdma_mm2st: Starting RTL generation for module 'soc_system_sgdma_mm2st'
Info: sgdma_mm2st:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_sgdma_mm2st --dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0017_sgdma_mm2st_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0017_sgdma_mm2st_gen//soc_system_sgdma_mm2st_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0017_sgdma_mm2st_gen/  ]
Info: sgdma_mm2st: Done RTL generation for module 'soc_system_sgdma_mm2st'
Info: sgdma_mm2st: "soc_system" instantiated altera_avalon_sgdma "sgdma_mm2st"
Info: sgdma_st2mm: Starting RTL generation for module 'soc_system_sgdma_st2mm'
Info: sgdma_st2mm:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_sgdma_st2mm --dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0018_sgdma_st2mm_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0018_sgdma_st2mm_gen//soc_system_sgdma_st2mm_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0018_sgdma_st2mm_gen/  ]
Info: sgdma_st2mm: Done RTL generation for module 'soc_system_sgdma_st2mm'
Info: sgdma_st2mm: "soc_system" instantiated altera_avalon_sgdma "sgdma_st2mm"
Info: signal_buffer: "soc_system" instantiated signal_buffer "signal_buffer"
Info: signal_buffer_ctrl: "soc_system" instantiated signal_buffer_ctrl "signal_buffer_ctrl"
Info: st2mm_data_adapter_0: "soc_system" instantiated st2mm_data_adapter "st2mm_data_adapter_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sgdma_mm2st_descriptor_read_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "sgdma_mm2st_descriptor_read_translator"
Info: sgdma_mm2st_descriptor_read_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "sgdma_mm2st_descriptor_read_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: sgdma_mm2st_descriptor_read_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "sgdma_mm2st_descriptor_read_limiter"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_merlin_arbitrator.sv
Info: sgdma_mm2st_descriptor_write_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sgdma_mm2st_descriptor_write_rsp_width_adapter"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: sysid_qsys_control_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "sysid_qsys_control_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_merlin_address_alignment.sv
Info: sysid_qsys_control_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "sysid_qsys_control_slave_agent"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: sysid_qsys_control_slave_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "sysid_qsys_control_slave_burst_adapter"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/verbosity_pkg.sv
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/avalon_utilities_pkg.sv
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_avalon_mm_slave_bfm.sv
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_avalon_interrupt_sink.sv
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_avalon_clock_source.sv
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/submodules/altera_avalon_reset_source.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 53 modules, 101 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\SEBA\BACKUP\Projekty\FPGA+ARM\signal-recon-project\de1soc\hw\soc_system\soc_system.spd --output-directory=D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\SEBA\BACKUP\Projekty\FPGA+ARM\signal-recon-project\de1soc\hw\soc_system\soc_system.spd --output-directory=D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	37 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\SEBA\BACKUP\Projekty\FPGA+ARM\signal-recon-project\de1soc\hw\soc_system.qsys --block-symbol-file --output-directory=D:\SEBA\BACKUP\Projekty\FPGA+ARM\signal-recon-project\de1soc\hw\soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hw/soc_system.qsys
Progress: Reading input file
Progress: Adding button_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding fir_driver [fir_driver 1.0]
Progress: Parameterizing module fir_driver
Progress: Adding fir_fifo_in [altera_avalon_sc_fifo 17.1]
Progress: Parameterizing module fir_fifo_in
Progress: Adding fir_fifo_out [altera_avalon_sc_fifo 17.1]
Progress: Parameterizing module fir_fifo_out
Progress: Adding fir_filter [altera_fir_compiler_ii 17.1]
Progress: Parameterizing module fir_filter
Progress: Adding hard_limiter [hard_limiter 1.0]
Progress: Parameterizing module hard_limiter
Progress: Adding hard_limiter_out_splitter [altera_avalon_st_splitter 17.1]
Progress: Parameterizing module hard_limiter_out_splitter
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding iteration_ctrl [iteration_ctrl 1.0]
Progress: Parameterizing module iteration_ctrl
Progress: Adding led_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module led_pio
Progress: Adding limits_buffer [limits_buffer 1.0]
Progress: Parameterizing module limits_buffer
Progress: Adding limits_buffer_ctrl [limits_buffer_ctrl 1.0]
Progress: Parameterizing module limits_buffer_ctrl
Progress: Adding lvl_generator_out_splitter [altera_avalon_st_splitter 17.1]
Progress: Parameterizing module lvl_generator_out_splitter
Progress: Adding mm2st_data_adapter_0 [mm2st_data_adapter 2.0]
Progress: Parameterizing module mm2st_data_adapter_0
Progress: Adding onchip_RAM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_RAM
Progress: Adding output_ctrl [output_ctrl 1.0]
Progress: Parameterizing module output_ctrl
Progress: Adding sample2lvl_converter [sample2lvl_converter 2.0]
Progress: Parameterizing module sample2lvl_converter
Progress: Adding sgdma_mm2st [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_mm2st
Progress: Adding sgdma_st2mm [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_st2mm
Progress: Adding signal_buffer [signal_buffer 1.0]
Progress: Parameterizing module signal_buffer
Progress: Adding signal_buffer_ctrl [signal_buffer_ctrl 1.0]
Progress: Parameterizing module signal_buffer_ctrl
Progress: Adding st2mm_data_adapter_0 [st2mm_data_adapter 2.0]
Progress: Parameterizing module st2mm_data_adapter_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.fir_filter: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 40, Bankcount 1, CoefBitWidth 16
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sgdma_mm2st: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sgdma_st2mm: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.sgdma_mm2st: Interrupt sender sgdma_mm2st.csr_irq is not connected to an interrupt receiver
Warning: soc_system.sgdma_st2mm: Interrupt sender sgdma_st2mm.csr_irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\SEBA\BACKUP\Projekty\FPGA+ARM\signal-recon-project\de1soc\hw\soc_system.qsys --synthesis=VERILOG --output-directory=D:\SEBA\BACKUP\Projekty\FPGA+ARM\signal-recon-project\de1soc\hw\soc_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hw/soc_system.qsys
Progress: Reading input file
Progress: Adding button_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding fir_driver [fir_driver 1.0]
Progress: Parameterizing module fir_driver
Progress: Adding fir_fifo_in [altera_avalon_sc_fifo 17.1]
Progress: Parameterizing module fir_fifo_in
Progress: Adding fir_fifo_out [altera_avalon_sc_fifo 17.1]
Progress: Parameterizing module fir_fifo_out
Progress: Adding fir_filter [altera_fir_compiler_ii 17.1]
Progress: Parameterizing module fir_filter
Progress: Adding hard_limiter [hard_limiter 1.0]
Progress: Parameterizing module hard_limiter
Progress: Adding hard_limiter_out_splitter [altera_avalon_st_splitter 17.1]
Progress: Parameterizing module hard_limiter_out_splitter
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding iteration_ctrl [iteration_ctrl 1.0]
Progress: Parameterizing module iteration_ctrl
Progress: Adding led_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module led_pio
Progress: Adding limits_buffer [limits_buffer 1.0]
Progress: Parameterizing module limits_buffer
Progress: Adding limits_buffer_ctrl [limits_buffer_ctrl 1.0]
Progress: Parameterizing module limits_buffer_ctrl
Progress: Adding lvl_generator_out_splitter [altera_avalon_st_splitter 17.1]
Progress: Parameterizing module lvl_generator_out_splitter
Progress: Adding mm2st_data_adapter_0 [mm2st_data_adapter 2.0]
Progress: Parameterizing module mm2st_data_adapter_0
Progress: Adding onchip_RAM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_RAM
Progress: Adding output_ctrl [output_ctrl 1.0]
Progress: Parameterizing module output_ctrl
Progress: Adding sample2lvl_converter [sample2lvl_converter 2.0]
Progress: Parameterizing module sample2lvl_converter
Progress: Adding sgdma_mm2st [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_mm2st
Progress: Adding sgdma_st2mm [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_st2mm
Progress: Adding signal_buffer [signal_buffer 1.0]
Progress: Parameterizing module signal_buffer
Progress: Adding signal_buffer_ctrl [signal_buffer_ctrl 1.0]
Progress: Parameterizing module signal_buffer_ctrl
Progress: Adding st2mm_data_adapter_0 [st2mm_data_adapter 2.0]
Progress: Parameterizing module st2mm_data_adapter_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.fir_filter: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 40, Bankcount 1, CoefBitWidth 16
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sgdma_mm2st: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sgdma_st2mm: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.sgdma_mm2st: Interrupt sender sgdma_mm2st.csr_irq is not connected to an interrupt receiver
Warning: soc_system.sgdma_st2mm: Interrupt sender sgdma_st2mm.csr_irq is not connected to an interrupt receiver
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0050_button_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0050_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0051_dipsw_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0051_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: fir_driver: "soc_system" instantiated fir_driver "fir_driver"
Info: fir_fifo_in: "soc_system" instantiated altera_avalon_sc_fifo "fir_fifo_in"
Info: fir_filter: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 40, Bankcount 1, Latency 14, CoefBitWidth 16
Info: fir_filter: "soc_system" instantiated altera_fir_compiler_ii "fir_filter"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: hard_limiter: "soc_system" instantiated hard_limiter "hard_limiter"
Info: hard_limiter_out_splitter: "soc_system" instantiated altera_avalon_st_splitter "hard_limiter_out_splitter"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: iteration_ctrl: "soc_system" instantiated iteration_ctrl "iteration_ctrl"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0058_led_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0058_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: limits_buffer: "soc_system" instantiated limits_buffer "limits_buffer"
Info: limits_buffer_ctrl: "soc_system" instantiated limits_buffer_ctrl "limits_buffer_ctrl"
Info: mm2st_data_adapter_0: "soc_system" instantiated mm2st_data_adapter "mm2st_data_adapter_0"
Info: onchip_RAM: Starting RTL generation for module 'soc_system_onchip_RAM'
Info: onchip_RAM:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_RAM --dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0062_onchip_RAM_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0062_onchip_RAM_gen//soc_system_onchip_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_RAM: Done RTL generation for module 'soc_system_onchip_RAM'
Info: onchip_RAM: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_RAM"
Info: output_ctrl: "soc_system" instantiated output_ctrl "output_ctrl"
Info: sample2lvl_converter: "soc_system" instantiated sample2lvl_converter "sample2lvl_converter"
Info: sgdma_mm2st: Starting RTL generation for module 'soc_system_sgdma_mm2st'
Info: sgdma_mm2st:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_sgdma_mm2st --dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0065_sgdma_mm2st_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0065_sgdma_mm2st_gen//soc_system_sgdma_mm2st_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_mm2st: Done RTL generation for module 'soc_system_sgdma_mm2st'
Info: sgdma_mm2st: "soc_system" instantiated altera_avalon_sgdma "sgdma_mm2st"
Info: sgdma_st2mm: Starting RTL generation for module 'soc_system_sgdma_st2mm'
Info: sgdma_st2mm:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_sgdma_st2mm --dir=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0066_sgdma_st2mm_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7681_7130311024265894676.dir/0066_sgdma_st2mm_gen//soc_system_sgdma_st2mm_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_st2mm: Done RTL generation for module 'soc_system_sgdma_st2mm'
Info: sgdma_st2mm: "soc_system" instantiated altera_avalon_sgdma "sgdma_st2mm"
Info: signal_buffer: "soc_system" instantiated signal_buffer "signal_buffer"
Info: signal_buffer_ctrl: "soc_system" instantiated signal_buffer_ctrl "signal_buffer_ctrl"
Info: st2mm_data_adapter_0: "soc_system" instantiated st2mm_data_adapter "st2mm_data_adapter_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sgdma_mm2st_descriptor_read_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "sgdma_mm2st_descriptor_read_translator"
Info: sgdma_mm2st_descriptor_read_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "sgdma_mm2st_descriptor_read_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: sgdma_mm2st_descriptor_read_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "sgdma_mm2st_descriptor_read_limiter"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sgdma_mm2st_descriptor_write_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sgdma_mm2st_descriptor_write_rsp_width_adapter"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: sysid_qsys_control_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "sysid_qsys_control_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: sysid_qsys_control_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "sysid_qsys_control_slave_agent"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: sysid_qsys_control_slave_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "sysid_qsys_control_slave_burst_adapter"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 53 modules, 123 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
