
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.38

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.54 source latency uart_tx_inst/prescale_reg[0]$_SDFFE_PP0P_/CLK ^
  -0.55 target latency uart_tx_inst/data_reg[0]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.10    0.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         delaynet_0_clk (net)
                  0.05    0.00    0.11 ^ delaybuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_regs (net)
                  0.05    0.00    0.22 ^ clkbuf_0_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.16    0.38 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_regs (net)
                  0.12    0.00    0.38 ^ clkbuf_2_3__f_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.09    0.11    0.16    0.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3__leaf_clk_regs (net)
                  0.11    0.00    0.54 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     3    0.05    0.18    0.43    0.97 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         uart_tx_inst/prescale_reg[16] (net)
                  0.18    0.00    0.97 ^ uart_tx_inst/_342_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.08    0.07    1.04 v uart_tx_inst/_342_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         uart_tx_inst/_021_ (net)
                  0.08    0.00    1.04 v uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.10    0.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         delaynet_0_clk (net)
                  0.05    0.00    0.11 ^ delaybuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_regs (net)
                  0.05    0.00    0.22 ^ clkbuf_0_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.16    0.38 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_regs (net)
                  0.12    0.00    0.38 ^ clkbuf_2_3__f_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.09    0.11    0.16    0.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3__leaf_clk_regs (net)
                  0.11    0.00    0.54 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.54   clock reconvergence pessimism
                          0.09    0.63   library hold time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[15]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.03    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.06    0.15    0.18    1.38 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.15    0.00    1.39 v uart_tx_inst/_208_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.15    0.12    1.51 ^ uart_tx_inst/_208_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         uart_tx_inst/_197_[0] (net)
                  0.15    0.00    1.51 ^ uart_tx_inst/_407_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.13    0.22    1.73 ^ uart_tx_inst/_407_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         uart_tx_inst/_199_[0] (net)
                  0.13    0.00    1.73 ^ uart_tx_inst/_296_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    1.79 v uart_tx_inst/_296_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         uart_tx_inst/_102_ (net)
                  0.07    0.00    1.79 v uart_tx_inst/_297_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.14    0.31    2.11 v uart_tx_inst/_297_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         uart_tx_inst/_103_ (net)
                  0.14    0.00    2.11 v uart_tx_inst/_298_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     5    0.05    0.11    0.23    2.33 v uart_tx_inst/_298_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         uart_tx_inst/_104_ (net)
                  0.11    0.00    2.33 v uart_tx_inst/_331_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.35    2.68 v uart_tx_inst/_331_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         uart_tx_inst/_133_ (net)
                  0.13    0.00    2.68 v uart_tx_inst/_332_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.02    0.09    0.22    2.89 v uart_tx_inst/_332_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         uart_tx_inst/_134_ (net)
                  0.09    0.00    2.89 v uart_tx_inst/_336_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.25    0.14    3.03 ^ uart_tx_inst/_336_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         uart_tx_inst/_020_ (net)
                  0.25    0.00    3.03 ^ uart_tx_inst/prescale_reg[15]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.03   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     2    0.07    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_regs_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.10    6.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         delaynet_0_clk (net)
                  0.05    0.00    6.11 ^ delaybuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    6.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_regs (net)
                  0.05    0.00    6.22 ^ clkbuf_0_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.16    6.38 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_regs (net)
                  0.12    0.00    6.38 ^ clkbuf_2_3__f_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.09    0.11    0.16    6.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3__leaf_clk_regs (net)
                  0.11    0.00    6.54 ^ uart_tx_inst/prescale_reg[15]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    6.54   clock reconvergence pessimism
                         -0.13    6.41   library setup time
                                  6.41   data required time
-----------------------------------------------------------------------------
                                  6.41   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  3.38   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[15]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.03    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.06    0.15    0.18    1.38 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.15    0.00    1.39 v uart_tx_inst/_208_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.15    0.12    1.51 ^ uart_tx_inst/_208_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         uart_tx_inst/_197_[0] (net)
                  0.15    0.00    1.51 ^ uart_tx_inst/_407_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.13    0.22    1.73 ^ uart_tx_inst/_407_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         uart_tx_inst/_199_[0] (net)
                  0.13    0.00    1.73 ^ uart_tx_inst/_296_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    1.79 v uart_tx_inst/_296_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         uart_tx_inst/_102_ (net)
                  0.07    0.00    1.79 v uart_tx_inst/_297_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.14    0.31    2.11 v uart_tx_inst/_297_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         uart_tx_inst/_103_ (net)
                  0.14    0.00    2.11 v uart_tx_inst/_298_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     5    0.05    0.11    0.23    2.33 v uart_tx_inst/_298_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         uart_tx_inst/_104_ (net)
                  0.11    0.00    2.33 v uart_tx_inst/_331_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.35    2.68 v uart_tx_inst/_331_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         uart_tx_inst/_133_ (net)
                  0.13    0.00    2.68 v uart_tx_inst/_332_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.02    0.09    0.22    2.89 v uart_tx_inst/_332_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         uart_tx_inst/_134_ (net)
                  0.09    0.00    2.89 v uart_tx_inst/_336_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.25    0.14    3.03 ^ uart_tx_inst/_336_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         uart_tx_inst/_020_ (net)
                  0.25    0.00    3.03 ^ uart_tx_inst/prescale_reg[15]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.03   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     2    0.07    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_regs_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.10    6.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         delaynet_0_clk (net)
                  0.05    0.00    6.11 ^ delaybuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    6.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_regs (net)
                  0.05    0.00    6.22 ^ clkbuf_0_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.16    6.38 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_regs (net)
                  0.12    0.00    6.38 ^ clkbuf_2_3__f_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.09    0.11    0.16    6.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3__leaf_clk_regs (net)
                  0.11    0.00    6.54 ^ uart_tx_inst/prescale_reg[15]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    6.54   clock reconvergence pessimism
                         -0.13    6.41   library setup time
                                  6.41   data required time
-----------------------------------------------------------------------------
                                  6.41   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  3.38   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.1300899982452393

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7607

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.1910988986492157

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8566

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/bit_cnt[1]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.38 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.17    0.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.54 ^ uart_tx_inst/bit_cnt[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.44    0.98 v uart_tx_inst/bit_cnt[1]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.14    1.12 ^ uart_tx_inst/_212_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.28    1.40 ^ uart_tx_inst/_409_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.12    1.53 v uart_tx_inst/_284_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.43    1.96 ^ uart_tx_inst/_287_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.28    2.23 ^ uart_tx_inst/_327_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.27    2.50 v uart_tx_inst/_328_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.35    2.85 v uart_tx_inst/_329_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.22    3.07 v uart_tx_inst/_330_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.00    3.07 v uart_tx_inst/prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           3.07   data arrival time

   6.00    6.00   clock clk (rise edge)
   0.00    6.00   clock source latency
   0.00    6.00 ^ clk (in)
   0.11    6.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    6.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    6.38 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.17    6.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    6.54 ^ uart_tx_inst/prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    6.54   clock reconvergence pessimism
  -0.07    6.47   library setup time
           6.47   data required time
---------------------------------------------------------
           6.47   data required time
          -3.07   data arrival time
---------------------------------------------------------
           3.39   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.38 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.17    0.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.54 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.43    0.97 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    1.04 v uart_tx_inst/_342_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.00    1.04 v uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.04   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.38 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.17    0.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.54 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.54   clock reconvergence pessimism
   0.09    0.63   library hold time
           0.63   data required time
---------------------------------------------------------
           0.63   data required time
          -1.04   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.5438

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.5442

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
3.0330

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
3.3809

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
111.470491

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.43e-03   3.15e-03   2.07e-08   1.26e-02  21.7%
Combinational          2.37e-02   1.43e-02   5.55e-08   3.80e-02  65.4%
Clock                  4.51e-03   3.02e-03   2.60e-08   7.52e-03  13.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.76e-02   2.04e-02   1.02e-07   5.81e-02 100.0%
                          64.8%      35.2%       0.0%
