// Seed: 4207906301
`define pp_14 (  pp_15  ,  pp_16  )  0
`define pp_17 0
`timescale 1ps / 1ps
localparam id_14 = 1;
module module_0;
  reg
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25;
  initial begin
    id_1 <= 1 + 1;
  end
endmodule
`define pp_18 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input id_14;
  inout id_13;
  output id_12;
  inout id_11;
  output id_10;
  inout id_9;
  input id_8;
  input id_7;
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  inout id_2;
  inout id_1;
  assign #1 id_4 = 1;
endmodule
`define pp_19 0
`define pp_20 0
`define pp_21 0
`define pp_22 0
`define pp_23 0
`define pp_24 0
`define pp_25 0
`define pp_26 0
`define pp_27 0
`default_nettype wire
module module_2 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  assign id_13 = id_11[1 : 1];
  logic id_14;
endmodule
