<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス ArmFault</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceArmISA.html">ArmISA</a>::<a class="el" href="classArmISA_1_1ArmFault.html">ArmFault</a>
  </div>
</div>
<div class="contents">
<h1>クラス ArmFault</h1><!-- doxytag: class="ArmISA::ArmFault" --><!-- doxytag: inherits="FaultBase" -->
<p><code>#include &lt;<a class="el" href="arch_2arm_2faults_8hh_source.html">faults.hh</a>&gt;</code></p>
<div class="dynheader">
ArmFaultに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classArmISA_1_1ArmFault.gif" usemap="#ArmFault_map" alt=""/>
  <map id="ArmFault_map" name="ArmFault_map">
<area href="classFaultBase.html" alt="FaultBase" shape="rect" coords="0,56,238,80"/>
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="0,0,238,24"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; ArmSev &gt;" shape="rect" coords="248,168,486,192"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; DataAbort &gt;" shape="rect" coords="248,224,486,248"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; FastInterrupt &gt;" shape="rect" coords="248,280,486,304"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; FlushPipe &gt;" shape="rect" coords="248,336,486,360"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; HypervisorCall &gt;" shape="rect" coords="248,392,486,416"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; HypervisorTrap &gt;" shape="rect" coords="248,448,486,472"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; IllegalInstSetStateFault &gt;" shape="rect" coords="248,504,486,528"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; Interrupt &gt;" shape="rect" coords="248,560,486,584"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; PCAlignmentFault &gt;" shape="rect" coords="248,616,486,640"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; PrefetchAbort &gt;" shape="rect" coords="248,672,486,696"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; Reset &gt;" shape="rect" coords="248,728,486,752"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; SecureMonitorCall &gt;" shape="rect" coords="248,784,486,808"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; SecureMonitorTrap &gt;" shape="rect" coords="248,840,486,864"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; SPAlignmentFault &gt;" shape="rect" coords="248,896,486,920"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; SupervisorCall &gt;" shape="rect" coords="248,952,486,976"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; SupervisorTrap &gt;" shape="rect" coords="248,1008,486,1032"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; SystemError &gt;" shape="rect" coords="248,1064,486,1088"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; UndefinedInstruction &gt;" shape="rect" coords="248,1120,486,1144"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; VirtualDataAbort &gt;" shape="rect" coords="248,1176,486,1200"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; VirtualFastInterrupt &gt;" shape="rect" coords="248,1232,486,1256"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; VirtualInterrupt &gt;" shape="rect" coords="248,1288,486,1312"/>
<area href="classArmISA_1_1ArmFaultVals.html" alt="ArmFaultVals&lt; T &gt;" shape="rect" coords="248,1344,486,1368"/>
</map>
 </div>
</div>

<p><a href="classArmISA_1_1ArmFault-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ArmFault_1_1FaultVals.html">FaultVals</a></td></tr>
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202">FaultSource</a> { <br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a25751bcd8ec8d06a081be3218e856cc6">AlignmentFault</a> =  0, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202ad88fb6665c995c4aff3aac33695f436a">InstructionCacheMaintenance</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a2c9696f3e45f34637be8769e3f076f0c">SynchExtAbtOnTranslTableWalkLL</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a73f8efcb2cc36f81d5c33df5f1c9bd53">SynchPtyErrOnTranslTableWalkLL</a> =  SynchExtAbtOnTranslTableWalkLL + 4, 
<br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a36a8d822dd25492d60c859de5400455b">TranslationLL</a> =  SynchPtyErrOnTranslTableWalkLL + 4, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a86a18fce3ed059dd524ccc7f8f337137">AccessFlagLL</a> =  TranslationLL + 4, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a1b3eba46a3fdb576e660783538300d71">DomainLL</a> =  AccessFlagLL + 4, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202ac0886edcd2e7ae9ce6ce4161ca336205">PermissionLL</a> =  DomainLL + 4, 
<br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202aadff4677cc8ab6ed2e52256c271e955b">DebugEvent</a> =  PermissionLL + 4, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a9ea09f3eaeef5031d42156ce4cacdde3">SynchronousExternalAbort</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a644cdad9d0e40d88fd4760d5b9f122df">TLBConflictAbort</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a03582e93d4e784024e9dc0194f0ec975">SynchPtyErrOnMemoryAccess</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202ae9b68ca2d47d74817b5024c649c0c18c">AsynchronousExternalAbort</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202aa632f13a72a303d4b5e2fc5ff134c4a5">AsynchPtyErrOnMemoryAccess</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202ad3e0e83e6ccbaae6110e0312eb6a5280">AddressSizeLL</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a8fb140b2bbd4a06aff962a234cab140a">PrefetchTLBMiss</a> =  AddressSizeLL + 4, 
<br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a85b18a63875108da23e40b72d28ebcdb">PrefetchUncacheable</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202aa18f7941ba185ca82851870dd047183f">NumFaultSources</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a43b7840df03cb93f888c5fd0eec6dbc0">FaultSourceInvalid</a> =  0xff
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fb">AnnotationIDs</a> { <br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fbacb00f3857a36a02714ddb93ed59761cc">S1PTW</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fba5968d80312a62d0fbd34222451882770">OVA</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fbabcf7b189035aefa211bcbcb6ab85512f">SAS</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fba403b03371fd04961f31f99b254cf8e57">SSE</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fbabc58ebf93594dd8d4888dbb8f40277d7">SRT</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fba96bc3519848ec2ba618228bca917088d">SF</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fbaaa54e8220a1a7dbfd4cf3843b1b04422">AR</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#ad78237d6390becbe8bdf9e73979c56ae">TranMethod</a> { <a class="el" href="classArmISA_1_1ArmFault.html#ad78237d6390becbe8bdf9e73979c56aea307d48bbc198c224e04bf57415c05dcd">LpaeTran</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#ad78237d6390becbe8bdf9e73979c56aeabfef4fbb52d72e0c89f660f2d501a488">VmsaTran</a>, 
<a class="el" href="classArmISA_1_1ArmFault.html#ad78237d6390becbe8bdf9e73979c56aeae6c1c0c9ccfea433b47dcf88c8cea24e">UnknownTran</a>
 }</td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a0b41a5f87b01c7e5df6f1b05d86d506e">ArmFault</a> (ExtMachInst _machInst=0, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> _iss=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#afe3b3e62aed4e08eb41a2b458fa78b5f">getSyndromeReg64</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a2d53b5dbdfef7129f082792e84b2a732">getFaultAddrReg64</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a2bd783b42262278d41157d428e1f8d6f">invoke</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> inst=<a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#aaf4d069b2d2cce997ddb00514554ac02">invoke64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> inst=<a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a1711e0fd9d5fa3eaa8e62cc821ef850d">annotate</a> (<a class="el" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fb">AnnotationIDs</a> id, uint64_t val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classStats_1_1Scalar.html">FaultStat</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a5d92ccd11b5cd6b04f02bd0a088b776c">countStat</a> ()=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classm5_1_1params_1_1Addr.html">FaultOffset</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#abd70b2c2ab6d989305cd72d37594cf70">offset</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classm5_1_1params_1_1Addr.html">FaultOffset</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#aa7f9ab8b5a2e4da88efdfcb60c8d2574">offset64</a> ()=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a245c0940c93d0130b3efaf4e1d8ad542">nextMode</a> ()=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#af62e0649938431df8cfab96f0e3fb0a1">routeToMonitor</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>) const =0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a6fa7b734487c2a8da04a28ace414a355">routeToHyp</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a62f88e7446d881692b70a4c53a66709e">armPcOffset</a> (bool isHyp)=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a5622623cc4ac5dfcc5b2c78c41997ce4">thumbPcOffset</a> (bool isHyp)=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#ac6225f20625dd9cd1d2ff5a5813ccb56">armPcElrOffset</a> ()=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a846a83fa30036c124fe623647dd70c5d">thumbPcElrOffset</a> ()=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a159a2321e7b2cdb89571d6bb04064c4a">abortDisable</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a90898a2c4e92e85e6cdecddc2d82a621">fiqDisable</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceArmISA.html#a04034d12009cf36227f4d2abff3331a2">ExceptionClass</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#ab1ac230a4768ca0e080718a7382ecc18">ec</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>) const =0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a12a2298da9af24c62275dac1cf76a888">iss</a> () const =0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a61bc59380024a05bdcbb39fb27e0293d">isStage2</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual FSR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a48f7b7354d7dcf9850a65f9f433c4871">getFsr</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a618b248f8f365d00661d7663152848d6">setSyndrome</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <a class="el" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> syndrome_reg)</td></tr>
<tr><td colspan="2"><h2>Static Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a9d1adbbd4c90a71fbe8e091316ddad20">shortDescFaultSources</a> [NumFaultSources]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#af8144bca69405c504518999a068fe715">longDescFaultSources</a> [NumFaultSources]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a9717d5a209bf4c9a1c0641374bba08d6">aarch64FaultSources</a> [NumFaultSources]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Encodings of the fault sources in AArch64 state.  <a href="#a9717d5a209bf4c9a1c0641374bba08d6"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a27f212dcc968f825450c87cfbc39eb37">getVector</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#add9243269fc0ab1dca2ea804c7fa2600">getVector64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ExtMachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a4a11fa8755d51be93a88861302a9378d">machInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a0fb00c9c002f515a36a15727a2687638">issRaw</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a51103adca623d16f7da6931f9d183a56">from64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#ab1a8b3123513ec016e7c11c08df5fe80">to64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#a00c8974825a99478bde412e8fe507330">fromEL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html#ac6653d6bb19baf0040626de12091e8f5">fromMode</a></td></tr>
</table>
<hr/><h2>列挙型</h2>
<a class="anchor" id="a955305710181a260a9ee0b419a6027fb"></a><!-- doxytag: member="ArmISA::ArmFault::AnnotationIDs" ref="a955305710181a260a9ee0b419a6027fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fb">AnnotationIDs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a955305710181a260a9ee0b419a6027fbacb00f3857a36a02714ddb93ed59761cc"></a><!-- doxytag: member="S1PTW" ref="a955305710181a260a9ee0b419a6027fbacb00f3857a36a02714ddb93ed59761cc" args="" -->S1PTW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a955305710181a260a9ee0b419a6027fba5968d80312a62d0fbd34222451882770"></a><!-- doxytag: member="OVA" ref="a955305710181a260a9ee0b419a6027fba5968d80312a62d0fbd34222451882770" args="" -->OVA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a955305710181a260a9ee0b419a6027fbabcf7b189035aefa211bcbcb6ab85512f"></a><!-- doxytag: member="SAS" ref="a955305710181a260a9ee0b419a6027fbabcf7b189035aefa211bcbcb6ab85512f" args="" -->SAS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a955305710181a260a9ee0b419a6027fba403b03371fd04961f31f99b254cf8e57"></a><!-- doxytag: member="SSE" ref="a955305710181a260a9ee0b419a6027fba403b03371fd04961f31f99b254cf8e57" args="" -->SSE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a955305710181a260a9ee0b419a6027fbabc58ebf93594dd8d4888dbb8f40277d7"></a><!-- doxytag: member="SRT" ref="a955305710181a260a9ee0b419a6027fbabc58ebf93594dd8d4888dbb8f40277d7" args="" -->SRT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a955305710181a260a9ee0b419a6027fba96bc3519848ec2ba618228bca917088d"></a><!-- doxytag: member="SF" ref="a955305710181a260a9ee0b419a6027fba96bc3519848ec2ba618228bca917088d" args="" -->SF</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a955305710181a260a9ee0b419a6027fbaaa54e8220a1a7dbfd4cf3843b1b04422"></a><!-- doxytag: member="AR" ref="a955305710181a260a9ee0b419a6027fbaaa54e8220a1a7dbfd4cf3843b1b04422" args="" -->AR</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00122"></a>00122     {
<a name="l00123"></a>00123         <a class="code" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fbacb00f3857a36a02714ddb93ed59761cc">S1PTW</a>, <span class="comment">// DataAbort, PrefetchAbort: Stage 1 Page Table Walk,</span>
<a name="l00124"></a>00124         <a class="code" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fba5968d80312a62d0fbd34222451882770">OVA</a>,   <span class="comment">// DataAbort, PrefetchAbort: stage 1 Virtual Address for stage 2 faults</span>
<a name="l00125"></a>00125         <a class="code" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fbabcf7b189035aefa211bcbcb6ab85512f">SAS</a>,   <span class="comment">// DataAbort: Syndrome Access Size</span>
<a name="l00126"></a>00126         <a class="code" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fba403b03371fd04961f31f99b254cf8e57">SSE</a>,   <span class="comment">// DataAbort: Syndrome Sign Extend</span>
<a name="l00127"></a>00127         <a class="code" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fbabc58ebf93594dd8d4888dbb8f40277d7">SRT</a>,   <span class="comment">// DataAbort: Syndrome Register Transfer</span>
<a name="l00128"></a>00128 
<a name="l00129"></a>00129         <span class="comment">// AArch64 only</span>
<a name="l00130"></a>00130         <a class="code" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fba96bc3519848ec2ba618228bca917088d">SF</a>,    <span class="comment">// DataAbort: width of the accessed register is SixtyFour</span>
<a name="l00131"></a>00131         <a class="code" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fbaaa54e8220a1a7dbfd4cf3843b1b04422">AR</a>     <span class="comment">// DataAbort: Acquire/Release semantics</span>
<a name="l00132"></a>00132     };
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8771a605c5b916759188c3a191bb6202"></a><!-- doxytag: member="ArmISA::ArmFault::FaultSource" ref="a8771a605c5b916759188c3a191bb6202" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202">FaultSource</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Generic fault source enums used to index into {short/long/aarch64}DescFaultSources[] to get the actual encodings based on the current register width state and the translation table format in use </p>
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202a25751bcd8ec8d06a081be3218e856cc6"></a><!-- doxytag: member="AlignmentFault" ref="a8771a605c5b916759188c3a191bb6202a25751bcd8ec8d06a081be3218e856cc6" args="" -->AlignmentFault</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202ad88fb6665c995c4aff3aac33695f436a"></a><!-- doxytag: member="InstructionCacheMaintenance" ref="a8771a605c5b916759188c3a191bb6202ad88fb6665c995c4aff3aac33695f436a" args="" -->InstructionCacheMaintenance</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202a2c9696f3e45f34637be8769e3f076f0c"></a><!-- doxytag: member="SynchExtAbtOnTranslTableWalkLL" ref="a8771a605c5b916759188c3a191bb6202a2c9696f3e45f34637be8769e3f076f0c" args="" -->SynchExtAbtOnTranslTableWalkLL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202a73f8efcb2cc36f81d5c33df5f1c9bd53"></a><!-- doxytag: member="SynchPtyErrOnTranslTableWalkLL" ref="a8771a605c5b916759188c3a191bb6202a73f8efcb2cc36f81d5c33df5f1c9bd53" args="" -->SynchPtyErrOnTranslTableWalkLL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202a36a8d822dd25492d60c859de5400455b"></a><!-- doxytag: member="TranslationLL" ref="a8771a605c5b916759188c3a191bb6202a36a8d822dd25492d60c859de5400455b" args="" -->TranslationLL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202a86a18fce3ed059dd524ccc7f8f337137"></a><!-- doxytag: member="AccessFlagLL" ref="a8771a605c5b916759188c3a191bb6202a86a18fce3ed059dd524ccc7f8f337137" args="" -->AccessFlagLL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202a1b3eba46a3fdb576e660783538300d71"></a><!-- doxytag: member="DomainLL" ref="a8771a605c5b916759188c3a191bb6202a1b3eba46a3fdb576e660783538300d71" args="" -->DomainLL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202ac0886edcd2e7ae9ce6ce4161ca336205"></a><!-- doxytag: member="PermissionLL" ref="a8771a605c5b916759188c3a191bb6202ac0886edcd2e7ae9ce6ce4161ca336205" args="" -->PermissionLL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202aadff4677cc8ab6ed2e52256c271e955b"></a><!-- doxytag: member="DebugEvent" ref="a8771a605c5b916759188c3a191bb6202aadff4677cc8ab6ed2e52256c271e955b" args="" -->DebugEvent</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202a9ea09f3eaeef5031d42156ce4cacdde3"></a><!-- doxytag: member="SynchronousExternalAbort" ref="a8771a605c5b916759188c3a191bb6202a9ea09f3eaeef5031d42156ce4cacdde3" args="" -->SynchronousExternalAbort</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202a644cdad9d0e40d88fd4760d5b9f122df"></a><!-- doxytag: member="TLBConflictAbort" ref="a8771a605c5b916759188c3a191bb6202a644cdad9d0e40d88fd4760d5b9f122df" args="" -->TLBConflictAbort</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202a03582e93d4e784024e9dc0194f0ec975"></a><!-- doxytag: member="SynchPtyErrOnMemoryAccess" ref="a8771a605c5b916759188c3a191bb6202a03582e93d4e784024e9dc0194f0ec975" args="" -->SynchPtyErrOnMemoryAccess</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202ae9b68ca2d47d74817b5024c649c0c18c"></a><!-- doxytag: member="AsynchronousExternalAbort" ref="a8771a605c5b916759188c3a191bb6202ae9b68ca2d47d74817b5024c649c0c18c" args="" -->AsynchronousExternalAbort</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202aa632f13a72a303d4b5e2fc5ff134c4a5"></a><!-- doxytag: member="AsynchPtyErrOnMemoryAccess" ref="a8771a605c5b916759188c3a191bb6202aa632f13a72a303d4b5e2fc5ff134c4a5" args="" -->AsynchPtyErrOnMemoryAccess</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202ad3e0e83e6ccbaae6110e0312eb6a5280"></a><!-- doxytag: member="AddressSizeLL" ref="a8771a605c5b916759188c3a191bb6202ad3e0e83e6ccbaae6110e0312eb6a5280" args="" -->AddressSizeLL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202a8fb140b2bbd4a06aff962a234cab140a"></a><!-- doxytag: member="PrefetchTLBMiss" ref="a8771a605c5b916759188c3a191bb6202a8fb140b2bbd4a06aff962a234cab140a" args="" -->PrefetchTLBMiss</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202a85b18a63875108da23e40b72d28ebcdb"></a><!-- doxytag: member="PrefetchUncacheable" ref="a8771a605c5b916759188c3a191bb6202a85b18a63875108da23e40b72d28ebcdb" args="" -->PrefetchUncacheable</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202aa18f7941ba185ca82851870dd047183f"></a><!-- doxytag: member="NumFaultSources" ref="a8771a605c5b916759188c3a191bb6202aa18f7941ba185ca82851870dd047183f" args="" -->NumFaultSources</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8771a605c5b916759188c3a191bb6202a43b7840df03cb93f888c5fd0eec6dbc0"></a><!-- doxytag: member="FaultSourceInvalid" ref="a8771a605c5b916759188c3a191bb6202a43b7840df03cb93f888c5fd0eec6dbc0" args="" -->FaultSourceInvalid</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00085"></a>00085     {
<a name="l00086"></a>00086         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a25751bcd8ec8d06a081be3218e856cc6">AlignmentFault</a> = 0,
<a name="l00087"></a>00087         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202ad88fb6665c995c4aff3aac33695f436a">InstructionCacheMaintenance</a>,  <span class="comment">// Short-desc. format only</span>
<a name="l00088"></a>00088         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a2c9696f3e45f34637be8769e3f076f0c">SynchExtAbtOnTranslTableWalkLL</a>,
<a name="l00089"></a>00089         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a73f8efcb2cc36f81d5c33df5f1c9bd53">SynchPtyErrOnTranslTableWalkLL</a> = SynchExtAbtOnTranslTableWalkLL + 4,
<a name="l00090"></a>00090         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a36a8d822dd25492d60c859de5400455b">TranslationLL</a> = SynchPtyErrOnTranslTableWalkLL + 4,
<a name="l00091"></a>00091         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a86a18fce3ed059dd524ccc7f8f337137">AccessFlagLL</a> = TranslationLL + 4,
<a name="l00092"></a>00092         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a1b3eba46a3fdb576e660783538300d71">DomainLL</a> = AccessFlagLL + 4,
<a name="l00093"></a>00093         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202ac0886edcd2e7ae9ce6ce4161ca336205">PermissionLL</a> = DomainLL + 4,
<a name="l00094"></a>00094         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202aadff4677cc8ab6ed2e52256c271e955b">DebugEvent</a> = PermissionLL + 4,
<a name="l00095"></a>00095         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a9ea09f3eaeef5031d42156ce4cacdde3">SynchronousExternalAbort</a>,
<a name="l00096"></a>00096         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a644cdad9d0e40d88fd4760d5b9f122df">TLBConflictAbort</a>,  <span class="comment">// Requires LPAE</span>
<a name="l00097"></a>00097         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a03582e93d4e784024e9dc0194f0ec975">SynchPtyErrOnMemoryAccess</a>,
<a name="l00098"></a>00098         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202ae9b68ca2d47d74817b5024c649c0c18c">AsynchronousExternalAbort</a>,
<a name="l00099"></a>00099         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202aa632f13a72a303d4b5e2fc5ff134c4a5">AsynchPtyErrOnMemoryAccess</a>,
<a name="l00100"></a>00100         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202ad3e0e83e6ccbaae6110e0312eb6a5280">AddressSizeLL</a>,  <span class="comment">// AArch64 only</span>
<a name="l00101"></a>00101 
<a name="l00102"></a>00102         <span class="comment">// Not real faults. These are faults to allow the translation function</span>
<a name="l00103"></a>00103         <span class="comment">// to inform the memory access function not to proceed for a prefetch</span>
<a name="l00104"></a>00104         <span class="comment">// that misses in the TLB or that targets an uncacheable address</span>
<a name="l00105"></a>00105         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a8fb140b2bbd4a06aff962a234cab140a">PrefetchTLBMiss</a> = AddressSizeLL + 4,
<a name="l00106"></a>00106         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a85b18a63875108da23e40b72d28ebcdb">PrefetchUncacheable</a>,
<a name="l00107"></a>00107 
<a name="l00108"></a>00108         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202aa18f7941ba185ca82851870dd047183f">NumFaultSources</a>,
<a name="l00109"></a>00109         <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202a43b7840df03cb93f888c5fd0eec6dbc0">FaultSourceInvalid</a> = 0xff
<a name="l00110"></a>00110     };
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad78237d6390becbe8bdf9e73979c56ae"></a><!-- doxytag: member="ArmISA::ArmFault::TranMethod" ref="ad78237d6390becbe8bdf9e73979c56ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classArmISA_1_1ArmFault.html#ad78237d6390becbe8bdf9e73979c56ae">TranMethod</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ad78237d6390becbe8bdf9e73979c56aea307d48bbc198c224e04bf57415c05dcd"></a><!-- doxytag: member="LpaeTran" ref="ad78237d6390becbe8bdf9e73979c56aea307d48bbc198c224e04bf57415c05dcd" args="" -->LpaeTran</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad78237d6390becbe8bdf9e73979c56aeabfef4fbb52d72e0c89f660f2d501a488"></a><!-- doxytag: member="VmsaTran" ref="ad78237d6390becbe8bdf9e73979c56aeabfef4fbb52d72e0c89f660f2d501a488" args="" -->VmsaTran</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad78237d6390becbe8bdf9e73979c56aeae6c1c0c9ccfea433b47dcf88c8cea24e"></a><!-- doxytag: member="UnknownTran" ref="ad78237d6390becbe8bdf9e73979c56aeae6c1c0c9ccfea433b47dcf88c8cea24e" args="" -->UnknownTran</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00135"></a>00135     {
<a name="l00136"></a>00136         <a class="code" href="classArmISA_1_1ArmFault.html#ad78237d6390becbe8bdf9e73979c56aea307d48bbc198c224e04bf57415c05dcd">LpaeTran</a>,
<a name="l00137"></a>00137         <a class="code" href="classArmISA_1_1ArmFault.html#ad78237d6390becbe8bdf9e73979c56aeabfef4fbb52d72e0c89f660f2d501a488">VmsaTran</a>,
<a name="l00138"></a>00138         <a class="code" href="classArmISA_1_1ArmFault.html#ad78237d6390becbe8bdf9e73979c56aeae6c1c0c9ccfea433b47dcf88c8cea24e">UnknownTran</a>
<a name="l00139"></a>00139     };
</pre></div></p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a0b41a5f87b01c7e5df6f1b05d86d506e"></a><!-- doxytag: member="ArmISA::ArmFault::ArmFault" ref="a0b41a5f87b01c7e5df6f1b05d86d506e" args="(ExtMachInst _machInst=0, uint32_t _iss=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1ArmFault.html">ArmFault</a> </td>
          <td>(</td>
          <td class="paramtype">ExtMachInst&nbsp;</td>
          <td class="paramname"> <em>_machInst</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>_iss</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00174"></a>00174                                                            :
<a name="l00175"></a>00175         <a class="code" href="classArmISA_1_1ArmFault.html#a4a11fa8755d51be93a88861302a9378d">machInst</a>(_machInst), <a class="code" href="classArmISA_1_1ArmFault.html#a0fb00c9c002f515a36a15727a2687638">issRaw</a>(_iss), <a class="code" href="classArmISA_1_1ArmFault.html#a51103adca623d16f7da6931f9d183a56">from64</a>(<span class="keyword">false</span>), <a class="code" href="classArmISA_1_1ArmFault.html#ab1a8b3123513ec016e7c11c08df5fe80">to64</a>(<span class="keyword">false</span>) {}

</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a159a2321e7b2cdb89571d6bb04064c4a"></a><!-- doxytag: member="ArmISA::ArmFault::abortDisable" ref="a159a2321e7b2cdb89571d6bb04064c4a" args="(ThreadContext *tc)=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool abortDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1AbortFault.html#a92a741baab278ed029d84b0fe979e1b8">AbortFault&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1Interrupt.html#a92a741baab278ed029d84b0fe979e1b8">Interrupt</a>, <a class="el" href="classArmISA_1_1FastInterrupt.html#a92a741baab278ed029d84b0fe979e1b8">FastInterrupt</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; ArmSev &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1f1a5b662b9a505415dd5ef1f52892f3">ArmFaultVals&lt; FastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1AbortFault.html#a92a741baab278ed029d84b0fe979e1b8">AbortFault&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1AbortFault.html#a92a741baab278ed029d84b0fe979e1b8">AbortFault&lt; PrefetchAbort &gt;</a>, と <a class="el" href="classArmISA_1_1AbortFault.html#a92a741baab278ed029d84b0fe979e1b8">AbortFault&lt; DataAbort &gt;</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="a1711e0fd9d5fa3eaa8e62cc821ef850d"></a><!-- doxytag: member="ArmISA::ArmFault::annotate" ref="a1711e0fd9d5fa3eaa8e62cc821ef850d" args="(AnnotationIDs id, uint64_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void annotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1ArmFault.html#a955305710181a260a9ee0b419a6027fb">AnnotationIDs</a>&nbsp;</td>
          <td class="paramname"> <em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1AbortFault.html#a1534ab135f3f8a49ad6274389bf77b51">AbortFault&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1DataAbort.html#a284956f8d8ec0f18434d857ae44c6a6c">DataAbort</a>, <a class="el" href="classArmISA_1_1AbortFault.html#a1534ab135f3f8a49ad6274389bf77b51">AbortFault&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1AbortFault.html#a1534ab135f3f8a49ad6274389bf77b51">AbortFault&lt; PrefetchAbort &gt;</a>, と <a class="el" href="classArmISA_1_1AbortFault.html#a1534ab135f3f8a49ad6274389bf77b51">AbortFault&lt; DataAbort &gt;</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00188"></a>00188 {}
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac6225f20625dd9cd1d2ff5a5813ccb56"></a><!-- doxytag: member="ArmISA::ArmFault::armPcElrOffset" ref="ac6225f20625dd9cd1d2ff5a5813ccb56" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual uint8_t armPcElrOffset </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; ArmSev &gt;</a>, と <a class="el" href="classArmISA_1_1ArmFaultVals.html#a951709b498aaf37b7361af330f767def">ArmFaultVals&lt; FastInterrupt &gt;</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="a62f88e7446d881692b70a4c53a66709e"></a><!-- doxytag: member="ArmISA::ArmFault::armPcOffset" ref="a62f88e7446d881692b70a4c53a66709e" args="(bool isHyp)=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual uint8_t armPcOffset </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isHyp</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; ArmSev &gt;</a>, と <a class="el" href="classArmISA_1_1ArmFaultVals.html#a3a08a20ac78186f405db46f8b3373e2f">ArmFaultVals&lt; FastInterrupt &gt;</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="a5d92ccd11b5cd6b04f02bd0a088b776c"></a><!-- doxytag: member="ArmISA::ArmFault::countStat" ref="a5d92ccd11b5cd6b04f02bd0a088b776c" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classStats_1_1Scalar.html">FaultStat</a>&amp; countStat </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; ArmSev &gt;</a>, と <a class="el" href="classArmISA_1_1ArmFaultVals.html#a6c79663c761ff57265459f7e3aefaf4c">ArmFaultVals&lt; FastInterrupt &gt;</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="ab1ac230a4768ca0e080718a7382ecc18"></a><!-- doxytag: member="ArmISA::ArmFault::ec" ref="ab1ac230a4768ca0e080718a7382ecc18" args="(ThreadContext *tc) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceArmISA.html#a04034d12009cf36227f4d2abff3331a2">ExceptionClass</a> ec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1UndefinedInstruction.html#aefab73b22a74d7c48b8a23230906d7cd">UndefinedInstruction</a>, <a class="el" href="classArmISA_1_1SupervisorCall.html#aefab73b22a74d7c48b8a23230906d7cd">SupervisorCall</a>, <a class="el" href="classArmISA_1_1SecureMonitorCall.html#aefab73b22a74d7c48b8a23230906d7cd">SecureMonitorCall</a>, <a class="el" href="classArmISA_1_1SupervisorTrap.html#aefab73b22a74d7c48b8a23230906d7cd">SupervisorTrap</a>, <a class="el" href="classArmISA_1_1SecureMonitorTrap.html#aefab73b22a74d7c48b8a23230906d7cd">SecureMonitorTrap</a>, <a class="el" href="classArmISA_1_1HypervisorTrap.html#aefab73b22a74d7c48b8a23230906d7cd">HypervisorTrap</a>, <a class="el" href="classArmISA_1_1PrefetchAbort.html#aefab73b22a74d7c48b8a23230906d7cd">PrefetchAbort</a>, <a class="el" href="classArmISA_1_1DataAbort.html#aefab73b22a74d7c48b8a23230906d7cd">DataAbort</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; ArmSev &gt;</a>, と <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa4dd5fb47a1253dbe17e692e905a8c7c">ArmFaultVals&lt; FastInterrupt &gt;</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="a90898a2c4e92e85e6cdecddc2d82a621"></a><!-- doxytag: member="ArmISA::ArmFault::fiqDisable" ref="a90898a2c4e92e85e6cdecddc2d82a621" args="(ThreadContext *tc)=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool fiqDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1FastInterrupt.html#a5f03475ae417a13eb48c2593f9f5b5a6">FastInterrupt</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; ArmSev &gt;</a>, と <a class="el" href="classArmISA_1_1ArmFaultVals.html#a554b3d306d50e92e5d8102124be41fe7">ArmFaultVals&lt; FastInterrupt &gt;</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="a2d53b5dbdfef7129f082792e84b2a732"></a><!-- doxytag: member="ArmISA::ArmFault::getFaultAddrReg64" ref="a2d53b5dbdfef7129f082792e84b2a732" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> getFaultAddrReg64 </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00374"></a>00374 {
<a name="l00375"></a>00375     <span class="keywordflow">switch</span> (<a class="code" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a>) {
<a name="l00376"></a>00376       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5ab5e42aaf40f117fdce042d02976bf090">EL1</a>:
<a name="l00377"></a>00377         <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67aace41c4a985a000b25792e42b953e78c">MISCREG_FAR_EL1</a>;
<a name="l00378"></a>00378       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a5f6f6ced63893d592951c91f7489857f">EL2</a>:
<a name="l00379"></a>00379         <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a13b3e89ec94f66fd9b2eb5d5004c41c0">MISCREG_FAR_EL2</a>;
<a name="l00380"></a>00380       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a44bf3e9d5387a706bdc96b1ec9a2fc15">EL3</a>:
<a name="l00381"></a>00381         <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a505f452313699951c33d1624216e4a5b">MISCREG_FAR_EL3</a>;
<a name="l00382"></a>00382       <span class="keywordflow">default</span>:
<a name="l00383"></a>00383         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid exception level&quot;</span>);
<a name="l00384"></a>00384         <span class="keywordflow">break</span>;
<a name="l00385"></a>00385     }
<a name="l00386"></a>00386 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a48f7b7354d7dcf9850a65f9f433c4871"></a><!-- doxytag: member="ArmISA::ArmFault::getFsr" ref="a48f7b7354d7dcf9850a65f9f433c4871" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual FSR getFsr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1AbortFault.html#abae0f5c90ba0a6f56bc8df45dbd5861b">AbortFault&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1AbortFault.html#abae0f5c90ba0a6f56bc8df45dbd5861b">AbortFault&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1AbortFault.html#abae0f5c90ba0a6f56bc8df45dbd5861b">AbortFault&lt; PrefetchAbort &gt;</a>, と <a class="el" href="classArmISA_1_1AbortFault.html#abae0f5c90ba0a6f56bc8df45dbd5861b">AbortFault&lt; DataAbort &gt;</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00204"></a>00204 { <span class="keywordflow">return</span> 0; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="afe3b3e62aed4e08eb41a2b458fa78b5f"></a><!-- doxytag: member="ArmISA::ArmFault::getSyndromeReg64" ref="afe3b3e62aed4e08eb41a2b458fa78b5f" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> getSyndromeReg64 </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00358"></a>00358 {
<a name="l00359"></a>00359     <span class="keywordflow">switch</span> (<a class="code" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a>) {
<a name="l00360"></a>00360       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5ab5e42aaf40f117fdce042d02976bf090">EL1</a>:
<a name="l00361"></a>00361         <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a0564746838caa8f18fea94f896c4c62e">MISCREG_ESR_EL1</a>;
<a name="l00362"></a>00362       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a5f6f6ced63893d592951c91f7489857f">EL2</a>:
<a name="l00363"></a>00363         <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67adb28067c2dcca816b56353aba4bd83d3">MISCREG_ESR_EL2</a>;
<a name="l00364"></a>00364       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a44bf3e9d5387a706bdc96b1ec9a2fc15">EL3</a>:
<a name="l00365"></a>00365         <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ae69a63891943518fa7b35fbcf5931e6a">MISCREG_ESR_EL3</a>;
<a name="l00366"></a>00366       <span class="keywordflow">default</span>:
<a name="l00367"></a>00367         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid exception level&quot;</span>);
<a name="l00368"></a>00368         <span class="keywordflow">break</span>;
<a name="l00369"></a>00369     }
<a name="l00370"></a>00370 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a27f212dcc968f825450c87cfbc39eb37"></a><!-- doxytag: member="ArmISA::ArmFault::getVector" ref="a27f212dcc968f825450c87cfbc39eb37" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> getVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00298"></a>00298 {
<a name="l00299"></a>00299     <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#a22fd87812cbb48f6d80b6cc7957490cf">base</a>;
<a name="l00300"></a>00300 
<a name="l00301"></a>00301     <span class="comment">// ARM ARM issue C B1.8.1</span>
<a name="l00302"></a>00302     <span class="keywordtype">bool</span> haveSecurity = <a class="code" href="classArmSystem.html#ae08900555a461016d6648524cba6e74c">ArmSystem::haveSecurity</a>(tc);
<a name="l00303"></a>00303 
<a name="l00304"></a>00304     <span class="comment">// panic if SCTLR.VE because I have no idea what to do with vectored</span>
<a name="l00305"></a>00305     <span class="comment">// interrupts</span>
<a name="l00306"></a>00306     SCTLR sctlr = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6ccaca13fd4f971f5d736c2abab6bb2e">MISCREG_SCTLR</a>);
<a name="l00307"></a>00307     assert(!sctlr.ve);
<a name="l00308"></a>00308     <span class="comment">// Check for invalid modes</span>
<a name="l00309"></a>00309     CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> = tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>);
<a name="l00310"></a>00310     assert(haveSecurity                      || cpsr.mode != <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa5cb887fd4bf61d41bdf6b2d617d9fb33">MODE_MON</a>);
<a name="l00311"></a>00311     assert(<a class="code" href="classArmSystem.html#afef641e959fe33dee8702b9bb5e1b9e4">ArmSystem::haveVirtualization</a>(tc) || cpsr.mode != <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>);
<a name="l00312"></a>00312 
<a name="l00313"></a>00313     <span class="keywordflow">switch</span> (cpsr.mode)
<a name="l00314"></a>00314     {
<a name="l00315"></a>00315       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa5cb887fd4bf61d41bdf6b2d617d9fb33">MODE_MON</a>:
<a name="l00316"></a>00316         base = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67adbc79635c8297fea645b4fe4e1905e32">MISCREG_MVBAR</a>);
<a name="l00317"></a>00317         <span class="keywordflow">break</span>;
<a name="l00318"></a>00318       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>:
<a name="l00319"></a>00319         base = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a3d20a1b6829d8227b3c469322f4b79b4">MISCREG_HVBAR</a>);
<a name="l00320"></a>00320         <span class="keywordflow">break</span>;
<a name="l00321"></a>00321       <span class="keywordflow">default</span>:
<a name="l00322"></a>00322         <span class="keywordflow">if</span> (sctlr.v) {
<a name="l00323"></a>00323             base = <a class="code" href="namespaceArmISA.html#aeaddc9566269afd4f1e9a27809efba97">HighVecs</a>;
<a name="l00324"></a>00324         } <span class="keywordflow">else</span> {
<a name="l00325"></a>00325             base = haveSecurity ? tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a5f97bbee356baeb97ccb2db1f7d81260">MISCREG_VBAR</a>) : 0;
<a name="l00326"></a>00326         }
<a name="l00327"></a>00327         <span class="keywordflow">break</span>;
<a name="l00328"></a>00328     }
<a name="l00329"></a>00329     <span class="keywordflow">return</span> base + <a class="code" href="classArmISA_1_1ArmFault.html#abd70b2c2ab6d989305cd72d37594cf70">offset</a>(tc);
<a name="l00330"></a>00330 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="add9243269fc0ab1dca2ea804c7fa2600"></a><!-- doxytag: member="ArmISA::ArmFault::getVector64" ref="add9243269fc0ab1dca2ea804c7fa2600" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> getVector64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00334"></a>00334 {
<a name="l00335"></a>00335     <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> vbar;
<a name="l00336"></a>00336     <span class="keywordflow">switch</span> (<a class="code" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a>) {
<a name="l00337"></a>00337       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a44bf3e9d5387a706bdc96b1ec9a2fc15">EL3</a>:
<a name="l00338"></a>00338         assert(<a class="code" href="classArmSystem.html#ae08900555a461016d6648524cba6e74c">ArmSystem::haveSecurity</a>(tc));
<a name="l00339"></a>00339         vbar = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6cdd731fc43a67e9468f172222438998">MISCREG_VBAR_EL3</a>);
<a name="l00340"></a>00340         <span class="keywordflow">break</span>;
<a name="l00341"></a>00341       <span class="comment">// @todo: uncomment this to enable Virtualization</span>
<a name="l00342"></a>00342       <span class="comment">// case EL2:</span>
<a name="l00343"></a>00343       <span class="comment">//   assert(ArmSystem::haveVirtualization(tc));</span>
<a name="l00344"></a>00344       <span class="comment">//   vbar = tc-&gt;readMiscReg(MISCREG_VBAR_EL2);</span>
<a name="l00345"></a>00345       <span class="comment">//   break;</span>
<a name="l00346"></a>00346       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5ab5e42aaf40f117fdce042d02976bf090">EL1</a>:
<a name="l00347"></a>00347         vbar = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a30e1725149c8532ab1b73c9b8918491c">MISCREG_VBAR_EL1</a>);
<a name="l00348"></a>00348         <span class="keywordflow">break</span>;
<a name="l00349"></a>00349       <span class="keywordflow">default</span>:
<a name="l00350"></a>00350         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid target exception level&quot;</span>);
<a name="l00351"></a>00351         <span class="keywordflow">break</span>;
<a name="l00352"></a>00352     }
<a name="l00353"></a>00353     <span class="keywordflow">return</span> vbar + <a class="code" href="classArmISA_1_1ArmFault.html#aa7f9ab8b5a2e4da88efdfcb60c8d2574">offset64</a>();
<a name="l00354"></a>00354 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2bd783b42262278d41157d428e1f8d6f"></a><!-- doxytag: member="ArmISA::ArmFault::invoke" ref="a2bd783b42262278d41157d428e1f8d6f" args="(ThreadContext *tc, StaticInstPtr inst=StaticInst::nullStaticInstPtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void invoke </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em> = <code><a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classFaultBase.html#a2bd783b42262278d41157d428e1f8d6f">FaultBase</a>を再定義しています。</p>

<p><a class="el" href="classArmISA_1_1Reset.html#a2bd783b42262278d41157d428e1f8d6f">Reset</a>, <a class="el" href="classArmISA_1_1UndefinedInstruction.html#a2bd783b42262278d41157d428e1f8d6f">UndefinedInstruction</a>, <a class="el" href="classArmISA_1_1SupervisorCall.html#a2bd783b42262278d41157d428e1f8d6f">SupervisorCall</a>, <a class="el" href="classArmISA_1_1SecureMonitorCall.html#a2bd783b42262278d41157d428e1f8d6f">SecureMonitorCall</a>, <a class="el" href="classArmISA_1_1AbortFault.html#a2bd783b42262278d41157d428e1f8d6f">AbortFault&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1VirtualDataAbort.html#a38260dc6f5fb9598eaf95d8696e3efe8">VirtualDataAbort</a>, <a class="el" href="classArmISA_1_1PCAlignmentFault.html#a2bd783b42262278d41157d428e1f8d6f">PCAlignmentFault</a>, <a class="el" href="classArmISA_1_1SystemError.html#a2bd783b42262278d41157d428e1f8d6f">SystemError</a>, <a class="el" href="classArmISA_1_1FlushPipe.html#a2bd783b42262278d41157d428e1f8d6f">FlushPipe</a>, <a class="el" href="classArmISA_1_1ArmSev.html#a2bd783b42262278d41157d428e1f8d6f">ArmSev</a>, <a class="el" href="classArmISA_1_1AbortFault.html#a2bd783b42262278d41157d428e1f8d6f">AbortFault&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1AbortFault.html#a2bd783b42262278d41157d428e1f8d6f">AbortFault&lt; PrefetchAbort &gt;</a>, と <a class="el" href="classArmISA_1_1AbortFault.html#a2bd783b42262278d41157d428e1f8d6f">AbortFault&lt; DataAbort &gt;</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00430"></a>00430 {
<a name="l00431"></a>00431     CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>);
<a name="l00432"></a>00432 
<a name="l00433"></a>00433     <span class="keywordflow">if</span> (<a class="code" href="classArmSystem.html#a87a962080af194d9996167c494c30ff1">ArmSystem::highestELIs64</a>(tc)) {  <span class="comment">// ARMv8</span>
<a name="l00434"></a>00434         <span class="comment">// Determine source exception level and mode</span>
<a name="l00435"></a>00435         <a class="code" href="classArmISA_1_1ArmFault.html#ac6653d6bb19baf0040626de12091e8f5">fromMode</a> = (<a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a>) (uint8_t) cpsr.mode;
<a name="l00436"></a>00436         <a class="code" href="classArmISA_1_1ArmFault.html#a00c8974825a99478bde412e8fe507330">fromEL</a> = <a class="code" href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">opModeToEL</a>(<a class="code" href="classArmISA_1_1ArmFault.html#ac6653d6bb19baf0040626de12091e8f5">fromMode</a>);
<a name="l00437"></a>00437         <span class="keywordflow">if</span> (opModeIs64(<a class="code" href="classArmISA_1_1ArmFault.html#ac6653d6bb19baf0040626de12091e8f5">fromMode</a>))
<a name="l00438"></a>00438             <a class="code" href="classArmISA_1_1ArmFault.html#a51103adca623d16f7da6931f9d183a56">from64</a> = <span class="keyword">true</span>;
<a name="l00439"></a>00439 
<a name="l00440"></a>00440         <span class="comment">// Determine target exception level</span>
<a name="l00441"></a>00441         <span class="keywordflow">if</span> (<a class="code" href="classArmSystem.html#ae08900555a461016d6648524cba6e74c">ArmSystem::haveSecurity</a>(tc) &amp;&amp; <a class="code" href="classArmISA_1_1ArmFault.html#af62e0649938431df8cfab96f0e3fb0a1">routeToMonitor</a>(tc))
<a name="l00442"></a>00442             <a class="code" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a> = <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a44bf3e9d5387a706bdc96b1ec9a2fc15">EL3</a>;
<a name="l00443"></a>00443         <span class="keywordflow">else</span>
<a name="l00444"></a>00444             <a class="code" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a> = <a class="code" href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">opModeToEL</a>(<a class="code" href="classArmISA_1_1ArmFault.html#a245c0940c93d0130b3efaf4e1d8ad542">nextMode</a>());
<a name="l00445"></a>00445         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a00c8974825a99478bde412e8fe507330">fromEL</a> &gt; <a class="code" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a>)
<a name="l00446"></a>00446             <a class="code" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a> = <a class="code" href="classArmISA_1_1ArmFault.html#a00c8974825a99478bde412e8fe507330">fromEL</a>;
<a name="l00447"></a>00447 
<a name="l00448"></a>00448         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a> == <a class="code" href="classArmSystem.html#ac97823fdad4c16dec297e6e92887ba5f">ArmSystem::highestEL</a>(tc) || <a class="code" href="namespaceArmISA.html#af14bc6dfe71d3be985d754e484d92b0c">ELIs64</a>(tc, <a class="code" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a>)) {
<a name="l00449"></a>00449             <span class="comment">// Invoke exception handler in AArch64 state</span>
<a name="l00450"></a>00450             <a class="code" href="classArmISA_1_1ArmFault.html#ab1a8b3123513ec016e7c11c08df5fe80">to64</a> = <span class="keyword">true</span>;
<a name="l00451"></a>00451             <a class="code" href="classArmISA_1_1ArmFault.html#aaf4d069b2d2cce997ddb00514554ac02">invoke64</a>(tc, inst);
<a name="l00452"></a>00452             <span class="keywordflow">return</span>;
<a name="l00453"></a>00453         }
<a name="l00454"></a>00454     }
<a name="l00455"></a>00455 
<a name="l00456"></a>00456     <span class="comment">// ARMv7 (ARM ARM issue C B1.9)</span>
<a name="l00457"></a>00457 
<a name="l00458"></a>00458     <span class="keywordtype">bool</span> have_security       = <a class="code" href="classArmSystem.html#ae08900555a461016d6648524cba6e74c">ArmSystem::haveSecurity</a>(tc);
<a name="l00459"></a>00459     <span class="keywordtype">bool</span> have_virtualization = <a class="code" href="classArmSystem.html#afef641e959fe33dee8702b9bb5e1b9e4">ArmSystem::haveVirtualization</a>(tc);
<a name="l00460"></a>00460 
<a name="l00461"></a>00461     <a class="code" href="classArmISA_1_1ArmFault.html#a2bd783b42262278d41157d428e1f8d6f">FaultBase::invoke</a>(tc);
<a name="l00462"></a>00462     <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)
<a name="l00463"></a>00463         <span class="keywordflow">return</span>;
<a name="l00464"></a>00464     <a class="code" href="classArmISA_1_1ArmFault.html#a5d92ccd11b5cd6b04f02bd0a088b776c">countStat</a>()++;
<a name="l00465"></a>00465 
<a name="l00466"></a>00466     SCTLR sctlr = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6ccaca13fd4f971f5d736c2abab6bb2e">MISCREG_SCTLR</a>);
<a name="l00467"></a>00467     SCR <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a> = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ab3096cc264b16a71ae70d458b5cd041d">MISCREG_SCR</a>);
<a name="l00468"></a>00468     CPSR saved_cpsr = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>);
<a name="l00469"></a>00469     saved_cpsr.nz = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791bae062188aa32742215b08a4ee8e1ed4a4">INTREG_CONDCODES_NZ</a>);
<a name="l00470"></a>00470     saved_cpsr.c = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791bae248b9c5400344cfe9d6ac63b97ade7d">INTREG_CONDCODES_C</a>);
<a name="l00471"></a>00471     saved_cpsr.v = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba2fabec71dac9e7277def2e097973e98c">INTREG_CONDCODES_V</a>);
<a name="l00472"></a>00472     saved_cpsr.ge = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791bac3960c749affe9b2c748c0f3b1a6c768">INTREG_CONDCODES_GE</a>);
<a name="l00473"></a>00473 
<a name="l00474"></a>00474     <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> curPc M5_VAR_USED = tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>().pc();
<a name="l00475"></a>00475     ITSTATE it = tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>().itstate();
<a name="l00476"></a>00476     saved_cpsr.it2 = it.top6;
<a name="l00477"></a>00477     saved_cpsr.it1 = it.bottom2;
<a name="l00478"></a>00478 
<a name="l00479"></a>00479     <span class="comment">// if we have a valid instruction then use it to annotate this fault with</span>
<a name="l00480"></a>00480     <span class="comment">// extra information. This is used to generate the correct fault syndrome</span>
<a name="l00481"></a>00481     <span class="comment">// information</span>
<a name="l00482"></a>00482     <span class="keywordflow">if</span> (inst) {
<a name="l00483"></a>00483         <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a> *armInst = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a> *<span class="keyword">&gt;</span>(inst.<a class="code" href="classRefCountingPtr.html#a07f851191ad3a7c5c1598ef14f710f96" title="Directly access the pointer itself without taking a reference.">get</a>());
<a name="l00484"></a>00484         armInst-&gt;<a class="code" href="classArmISA_1_1ArmStaticInst.html#afdc526dcb5bdd123d904d20430a4e4eb">annotateFault</a>(<span class="keyword">this</span>);
<a name="l00485"></a>00485     }
<a name="l00486"></a>00486 
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (have_security &amp;&amp; <a class="code" href="classArmISA_1_1ArmFault.html#af62e0649938431df8cfab96f0e3fb0a1">routeToMonitor</a>(tc))
<a name="l00488"></a>00488         cpsr.mode = <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa5cb887fd4bf61d41bdf6b2d617d9fb33">MODE_MON</a>;
<a name="l00489"></a>00489     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (have_virtualization &amp;&amp; <a class="code" href="classArmISA_1_1ArmFault.html#a6fa7b734487c2a8da04a28ace414a355">routeToHyp</a>(tc))
<a name="l00490"></a>00490         cpsr.mode = <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>;
<a name="l00491"></a>00491     <span class="keywordflow">else</span>
<a name="l00492"></a>00492         cpsr.mode = <a class="code" href="classArmISA_1_1ArmFault.html#a245c0940c93d0130b3efaf4e1d8ad542">nextMode</a>();
<a name="l00493"></a>00493 
<a name="l00494"></a>00494     <span class="comment">// Ensure Secure state if initially in Monitor mode</span>
<a name="l00495"></a>00495     <span class="keywordflow">if</span> (have_security &amp;&amp; saved_cpsr.mode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa5cb887fd4bf61d41bdf6b2d617d9fb33">MODE_MON</a>) {
<a name="l00496"></a>00496         SCR scr = tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ab3096cc264b16a71ae70d458b5cd041d">MISCREG_SCR</a>);
<a name="l00497"></a>00497         <span class="keywordflow">if</span> (scr.ns) {
<a name="l00498"></a>00498             scr.ns = 0;
<a name="l00499"></a>00499             tc-&gt;<a class="code" href="classThreadContext.html#a2987c1ff22ebdf6cdf354a31462bdbfb">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ab3096cc264b16a71ae70d458b5cd041d">MISCREG_SCR</a>, scr);
<a name="l00500"></a>00500         }
<a name="l00501"></a>00501     }
<a name="l00502"></a>00502 
<a name="l00503"></a>00503     <span class="comment">// some bits are set differently if we have been routed to hyp mode</span>
<a name="l00504"></a>00504     <span class="keywordflow">if</span> (cpsr.mode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>) {
<a name="l00505"></a>00505         SCTLR hsctlr = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a1547cf304321d67fede66b1d567f2d83">MISCREG_HSCTLR</a>);
<a name="l00506"></a>00506         cpsr.t = hsctlr.te;
<a name="l00507"></a>00507         cpsr.e = hsctlr.ee;
<a name="l00508"></a>00508         <span class="keywordflow">if</span> (!scr.ea)  {cpsr.a = 1;}
<a name="l00509"></a>00509         <span class="keywordflow">if</span> (!scr.fiq) {cpsr.f = 1;}
<a name="l00510"></a>00510         <span class="keywordflow">if</span> (!scr.irq) {cpsr.i = 1;}
<a name="l00511"></a>00511     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (cpsr.mode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa5cb887fd4bf61d41bdf6b2d617d9fb33">MODE_MON</a>) {
<a name="l00512"></a>00512         <span class="comment">// Special case handling when entering monitor mode</span>
<a name="l00513"></a>00513         cpsr.t = sctlr.te;
<a name="l00514"></a>00514         cpsr.e = sctlr.ee;
<a name="l00515"></a>00515         cpsr.a = 1;
<a name="l00516"></a>00516         cpsr.f = 1;
<a name="l00517"></a>00517         cpsr.i = 1;
<a name="l00518"></a>00518     } <span class="keywordflow">else</span> {
<a name="l00519"></a>00519         cpsr.t = sctlr.te;
<a name="l00520"></a>00520         cpsr.e = sctlr.ee;
<a name="l00521"></a>00521 
<a name="l00522"></a>00522         <span class="comment">// The *Disable functions are virtual and different per fault</span>
<a name="l00523"></a>00523         cpsr.a = cpsr.a | <a class="code" href="classArmISA_1_1ArmFault.html#a159a2321e7b2cdb89571d6bb04064c4a">abortDisable</a>(tc);
<a name="l00524"></a>00524         cpsr.f = cpsr.f | <a class="code" href="classArmISA_1_1ArmFault.html#a90898a2c4e92e85e6cdecddc2d82a621">fiqDisable</a>(tc);
<a name="l00525"></a>00525         cpsr.i = 1;
<a name="l00526"></a>00526     }
<a name="l00527"></a>00527     cpsr.it1 = cpsr.it2 = 0;
<a name="l00528"></a>00528     cpsr.j = 0;
<a name="l00529"></a>00529     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>, cpsr);
<a name="l00530"></a>00530 
<a name="l00531"></a>00531     <span class="comment">// Make sure mailbox sets to one always</span>
<a name="l00532"></a>00532     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67aaf7cf72c549345cffed603af1ddea5de">MISCREG_SEV_MAILBOX</a>, 1);
<a name="l00533"></a>00533 
<a name="l00534"></a>00534     <span class="comment">// Clear the exclusive monitor</span>
<a name="l00535"></a>00535     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23">MISCREG_LOCKFLAG</a>, 0);
<a name="l00536"></a>00536 
<a name="l00537"></a>00537     <span class="keywordflow">if</span> (cpsr.mode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>) {
<a name="l00538"></a>00538         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a2896cc806368ae7c6bce9e5ac377be4e">MISCREG_ELR_HYP</a>, curPc +
<a name="l00539"></a>00539                 (saved_cpsr.t ? <a class="code" href="classArmISA_1_1ArmFault.html#a5622623cc4ac5dfcc5b2c78c41997ce4">thumbPcOffset</a>(<span class="keyword">true</span>)  : <a class="code" href="classArmISA_1_1ArmFault.html#a62f88e7446d881692b70a4c53a66709e">armPcOffset</a>(<span class="keyword">true</span>)));
<a name="l00540"></a>00540     } <span class="keywordflow">else</span> {
<a name="l00541"></a>00541         tc-&gt;<a class="code" href="classThreadContext.html#a995ac11ab79af59e135d473df10c72da">setIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba16ad869dde5202f3570c4f6b7fe33440">INTREG_LR</a>, curPc +
<a name="l00542"></a>00542                 (saved_cpsr.t ? <a class="code" href="classArmISA_1_1ArmFault.html#a5622623cc4ac5dfcc5b2c78c41997ce4">thumbPcOffset</a>(<span class="keyword">false</span>) : <a class="code" href="classArmISA_1_1ArmFault.html#a62f88e7446d881692b70a4c53a66709e">armPcOffset</a>(<span class="keyword">false</span>)));
<a name="l00543"></a>00543     }
<a name="l00544"></a>00544 
<a name="l00545"></a>00545     <span class="keywordflow">switch</span> (cpsr.mode) {
<a name="l00546"></a>00546       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa114f4eed33e46c8994d1c28ea790ae69">MODE_FIQ</a>:
<a name="l00547"></a>00547         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a9ed8f88f6e4afcc267376d36760b2ca3">MISCREG_SPSR_FIQ</a>, saved_cpsr);
<a name="l00548"></a>00548         <span class="keywordflow">break</span>;
<a name="l00549"></a>00549       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa6ff5fe07fb1563cee773d932bb66d9b7">MODE_IRQ</a>:
<a name="l00550"></a>00550         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a9918210657418df6330236a64b2e1747">MISCREG_SPSR_IRQ</a>, saved_cpsr);
<a name="l00551"></a>00551         <span class="keywordflow">break</span>;
<a name="l00552"></a>00552       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaad0b02e29561c3d3e1c2c919fb8baa17a">MODE_SVC</a>:
<a name="l00553"></a>00553         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67aa5cb7601fc0523e5008d1ae6281f9532">MISCREG_SPSR_SVC</a>, saved_cpsr);
<a name="l00554"></a>00554         <span class="keywordflow">break</span>;
<a name="l00555"></a>00555       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa5cb887fd4bf61d41bdf6b2d617d9fb33">MODE_MON</a>:
<a name="l00556"></a>00556         assert(have_security);
<a name="l00557"></a>00557         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ac03835fe2c37c954c58bca513004a3fd">MISCREG_SPSR_MON</a>, saved_cpsr);
<a name="l00558"></a>00558         <span class="keywordflow">break</span>;
<a name="l00559"></a>00559       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa6258e223348908f6ceefcfe029aba214">MODE_ABORT</a>:
<a name="l00560"></a>00560         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a0d23b2f8aebae3e9ee5661cd3321aa57">MISCREG_SPSR_ABT</a>, saved_cpsr);
<a name="l00561"></a>00561         <span class="keywordflow">break</span>;
<a name="l00562"></a>00562       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa6c9ee0fa90f09f791c2b50805b049ed3">MODE_UNDEFINED</a>:
<a name="l00563"></a>00563         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a626b4f56b35837f6c8fae47207289fc9">MISCREG_SPSR_UND</a>, saved_cpsr);
<a name="l00564"></a>00564         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ab1ac230a4768ca0e080718a7382ecc18">ec</a>(tc) != <a class="code" href="namespaceArmISA.html#a04034d12009cf36227f4d2abff3331a2a230d22d3c096db888df52a0e5d5ba7ac">EC_UNKNOWN</a>)
<a name="l00565"></a>00565             <a class="code" href="classArmISA_1_1ArmFault.html#a618b248f8f365d00661d7663152848d6">setSyndrome</a>(tc, <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a9e113d523e5ab19cd174811ca605b894">MISCREG_HSR</a>);
<a name="l00566"></a>00566         <span class="keywordflow">break</span>;
<a name="l00567"></a>00567       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>:
<a name="l00568"></a>00568         assert(have_virtualization);
<a name="l00569"></a>00569         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a28b5e3302569056d108f006b0b9ccc90">MISCREG_SPSR_HYP</a>, saved_cpsr);
<a name="l00570"></a>00570         <a class="code" href="classArmISA_1_1ArmFault.html#a618b248f8f365d00661d7663152848d6">setSyndrome</a>(tc, <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a9e113d523e5ab19cd174811ca605b894">MISCREG_HSR</a>);
<a name="l00571"></a>00571         <span class="keywordflow">break</span>;
<a name="l00572"></a>00572       <span class="keywordflow">default</span>:
<a name="l00573"></a>00573         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;unknown Mode\n&quot;</span>);
<a name="l00574"></a>00574     }
<a name="l00575"></a>00575 
<a name="l00576"></a>00576     <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> newPc = <a class="code" href="classArmISA_1_1ArmFault.html#a27f212dcc968f825450c87cfbc39eb37">getVector</a>(tc);
<a name="l00577"></a>00577     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Invoking Fault:%s cpsr:%#x PC:%#x lr:%#x newVec: %#x\n&quot;</span>,
<a name="l00578"></a>00578             <a class="code" href="classFaultBase.html#aad960357563b8b969d2dffdcc6861de7">name</a>(), cpsr, curPc, tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba16ad869dde5202f3570c4f6b7fe33440">INTREG_LR</a>), newPc);
<a name="l00579"></a>00579     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>(newPc);
<a name="l00580"></a>00580     <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.thumb(cpsr.t);
<a name="l00581"></a>00581     <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.nextThumb(<a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.thumb());
<a name="l00582"></a>00582     <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.jazelle(cpsr.j);
<a name="l00583"></a>00583     <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.nextJazelle(<a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.jazelle());
<a name="l00584"></a>00584     <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.aarch64(!cpsr.width);
<a name="l00585"></a>00585     <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.nextAArch64(!cpsr.width);
<a name="l00586"></a>00586     tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>(<a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>);
<a name="l00587"></a>00587 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aaf4d069b2d2cce997ddb00514554ac02"></a><!-- doxytag: member="ArmISA::ArmFault::invoke64" ref="aaf4d069b2d2cce997ddb00514554ac02" args="(ThreadContext *tc, StaticInstPtr inst=StaticInst::nullStaticInstPtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void invoke64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em> = <code><a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00591"></a>00591 {
<a name="l00592"></a>00592     <span class="comment">// Determine actual misc. register indices for ELR_ELx and SPSR_ELx</span>
<a name="l00593"></a>00593     <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> elr_idx, spsr_idx;
<a name="l00594"></a>00594     <span class="keywordflow">switch</span> (<a class="code" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a>) {
<a name="l00595"></a>00595       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5ab5e42aaf40f117fdce042d02976bf090">EL1</a>:
<a name="l00596"></a>00596         elr_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a9df018f5b8eee46fea474561c278b8a9">MISCREG_ELR_EL1</a>;
<a name="l00597"></a>00597         spsr_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67aec90062368ecc0dbf38ce1e92c941ab3">MISCREG_SPSR_EL1</a>;
<a name="l00598"></a>00598         <span class="keywordflow">break</span>;
<a name="l00599"></a>00599       <span class="comment">// @todo: uncomment this to enable Virtualization</span>
<a name="l00600"></a>00600       <span class="comment">// case EL2:</span>
<a name="l00601"></a>00601       <span class="comment">//   assert(ArmSystem::haveVirtualization());</span>
<a name="l00602"></a>00602       <span class="comment">//   elr_idx = MISCREG_ELR_EL2;</span>
<a name="l00603"></a>00603       <span class="comment">//   spsr_idx = MISCREG_SPSR_EL2;</span>
<a name="l00604"></a>00604       <span class="comment">//   break;</span>
<a name="l00605"></a>00605       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a44bf3e9d5387a706bdc96b1ec9a2fc15">EL3</a>:
<a name="l00606"></a>00606         assert(<a class="code" href="classArmSystem.html#ae08900555a461016d6648524cba6e74c">ArmSystem::haveSecurity</a>(tc));
<a name="l00607"></a>00607         elr_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ada55d314a49021457ff1c83a8c420249">MISCREG_ELR_EL3</a>;
<a name="l00608"></a>00608         spsr_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a0da4d390555ba2579052e6727918aadb">MISCREG_SPSR_EL3</a>;
<a name="l00609"></a>00609         <span class="keywordflow">break</span>;
<a name="l00610"></a>00610       <span class="keywordflow">default</span>:
<a name="l00611"></a>00611         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid target exception level&quot;</span>);
<a name="l00612"></a>00612         <span class="keywordflow">break</span>;
<a name="l00613"></a>00613     }
<a name="l00614"></a>00614 
<a name="l00615"></a>00615     <span class="comment">// Save process state into SPSR_ELx</span>
<a name="l00616"></a>00616     CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>);
<a name="l00617"></a>00617     CPSR spsr = cpsr;
<a name="l00618"></a>00618     spsr.nz = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791bae062188aa32742215b08a4ee8e1ed4a4">INTREG_CONDCODES_NZ</a>);
<a name="l00619"></a>00619     spsr.c = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791bae248b9c5400344cfe9d6ac63b97ade7d">INTREG_CONDCODES_C</a>);
<a name="l00620"></a>00620     spsr.v = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba2fabec71dac9e7277def2e097973e98c">INTREG_CONDCODES_V</a>);
<a name="l00621"></a>00621     <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a51103adca623d16f7da6931f9d183a56">from64</a>) {
<a name="l00622"></a>00622         <span class="comment">// Force some bitfields to 0</span>
<a name="l00623"></a>00623         spsr.q = 0;
<a name="l00624"></a>00624         spsr.it1 = 0;
<a name="l00625"></a>00625         spsr.j = 0;
<a name="l00626"></a>00626         spsr.res0_23_22 = 0;
<a name="l00627"></a>00627         spsr.ge = 0;
<a name="l00628"></a>00628         spsr.it2 = 0;
<a name="l00629"></a>00629         spsr.t = 0;
<a name="l00630"></a>00630     } <span class="keywordflow">else</span> {
<a name="l00631"></a>00631         spsr.ge = tc-&gt;<a class="code" href="classThreadContext.html#af80734776d68e6acd48e22f6c999394a">readIntReg</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791bac3960c749affe9b2c748c0f3b1a6c768">INTREG_CONDCODES_GE</a>);
<a name="l00632"></a>00632         ITSTATE it = tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>().itstate();
<a name="l00633"></a>00633         spsr.it2 = it.top6;
<a name="l00634"></a>00634         spsr.it1 = it.bottom2;
<a name="l00635"></a>00635         <span class="comment">// Force some bitfields to 0</span>
<a name="l00636"></a>00636         spsr.res0_23_22 = 0;
<a name="l00637"></a>00637         spsr.ss = 0;
<a name="l00638"></a>00638     }
<a name="l00639"></a>00639     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(spsr_idx, spsr);
<a name="l00640"></a>00640 
<a name="l00641"></a>00641     <span class="comment">// Save preferred return address into ELR_ELx</span>
<a name="l00642"></a>00642     <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> curr_pc = tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>().pc();
<a name="l00643"></a>00643     <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> ret_addr = curr_pc;
<a name="l00644"></a>00644     <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a51103adca623d16f7da6931f9d183a56">from64</a>)
<a name="l00645"></a>00645         ret_addr += <a class="code" href="classArmISA_1_1ArmFault.html#ac6225f20625dd9cd1d2ff5a5813ccb56">armPcElrOffset</a>();
<a name="l00646"></a>00646     <span class="keywordflow">else</span>
<a name="l00647"></a>00647         ret_addr += spsr.t ? <a class="code" href="classArmISA_1_1ArmFault.html#a846a83fa30036c124fe623647dd70c5d">thumbPcElrOffset</a>() : <a class="code" href="classArmISA_1_1ArmFault.html#ac6225f20625dd9cd1d2ff5a5813ccb56">armPcElrOffset</a>();
<a name="l00648"></a>00648     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(elr_idx, ret_addr);
<a name="l00649"></a>00649 
<a name="l00650"></a>00650     <span class="comment">// Update process state</span>
<a name="l00651"></a>00651     OperatingMode64 <a class="code" href="namespaceArmISA.html#a5f3b9b97eb2dfa29d33e74878455f90d">mode</a> = 0;
<a name="l00652"></a>00652     mode.spX = 1;
<a name="l00653"></a>00653     mode.el = <a class="code" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a>;
<a name="l00654"></a>00654     mode.width = 0;
<a name="l00655"></a>00655     cpsr.mode = mode;
<a name="l00656"></a>00656     cpsr.daif = 0xf;
<a name="l00657"></a>00657     cpsr.il = 0;
<a name="l00658"></a>00658     cpsr.ss = 0;
<a name="l00659"></a>00659     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>, cpsr);
<a name="l00660"></a>00660 
<a name="l00661"></a>00661     <span class="comment">// Set PC to start of exception handler</span>
<a name="l00662"></a>00662     <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> new_pc = <a class="code" href="namespaceArmISA.html#a52481fc8af3df3627260833f83bd5a83">purifyTaggedAddr</a>(<a class="code" href="classArmISA_1_1ArmFault.html#add9243269fc0ab1dca2ea804c7fa2600">getVector64</a>(tc), tc, <a class="code" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a>);
<a name="l00663"></a>00663     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Invoking Fault (AArch64 target EL):%s cpsr:%#x PC:%#x &quot;</span>
<a name="l00664"></a>00664             <span class="stringliteral">&quot;elr:%#x newVec: %#x\n&quot;</span>, <a class="code" href="classFaultBase.html#aad960357563b8b969d2dffdcc6861de7">name</a>(), cpsr, curr_pc, ret_addr, new_pc);
<a name="l00665"></a>00665     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>(new_pc);
<a name="l00666"></a>00666     <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.aarch64(!cpsr.width);
<a name="l00667"></a>00667     <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.nextAArch64(!cpsr.width);
<a name="l00668"></a>00668     tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>(<a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>);
<a name="l00669"></a>00669 
<a name="l00670"></a>00670     <span class="comment">// If we have a valid instruction then use it to annotate this fault with</span>
<a name="l00671"></a>00671     <span class="comment">// extra information. This is used to generate the correct fault syndrome</span>
<a name="l00672"></a>00672     <span class="comment">// information</span>
<a name="l00673"></a>00673     <span class="keywordflow">if</span> (inst)
<a name="l00674"></a>00674         <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a> *<span class="keyword">&gt;</span>(inst.<a class="code" href="classRefCountingPtr.html#a07f851191ad3a7c5c1598ef14f710f96" title="Directly access the pointer itself without taking a reference.">get</a>())-&gt;annotateFault(<span class="keyword">this</span>);
<a name="l00675"></a>00675     <span class="comment">// Save exception syndrome</span>
<a name="l00676"></a>00676     <span class="keywordflow">if</span> ((<a class="code" href="classArmISA_1_1ArmFault.html#a245c0940c93d0130b3efaf4e1d8ad542">nextMode</a>() != <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa6ff5fe07fb1563cee773d932bb66d9b7">MODE_IRQ</a>) &amp;&amp; (<a class="code" href="classArmISA_1_1ArmFault.html#a245c0940c93d0130b3efaf4e1d8ad542">nextMode</a>() != <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa114f4eed33e46c8994d1c28ea790ae69">MODE_FIQ</a>))
<a name="l00677"></a>00677         <a class="code" href="classArmISA_1_1ArmFault.html#a618b248f8f365d00661d7663152848d6">setSyndrome</a>(tc, <a class="code" href="classArmISA_1_1ArmFault.html#afe3b3e62aed4e08eb41a2b458fa78b5f">getSyndromeReg64</a>());
<a name="l00678"></a>00678 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a12a2298da9af24c62275dac1cf76a888"></a><!-- doxytag: member="ArmISA::ArmFault::iss" ref="a12a2298da9af24c62275dac1cf76a888" args="() const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> iss </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1UndefinedInstruction.html#a54f4d33ac162a95fd5b3830cf7fab8ff">UndefinedInstruction</a>, <a class="el" href="classArmISA_1_1SupervisorCall.html#a54f4d33ac162a95fd5b3830cf7fab8ff">SupervisorCall</a>, <a class="el" href="classArmISA_1_1SecureMonitorCall.html#a54f4d33ac162a95fd5b3830cf7fab8ff">SecureMonitorCall</a>, <a class="el" href="classArmISA_1_1AbortFault.html#a54f4d33ac162a95fd5b3830cf7fab8ff">AbortFault&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1DataAbort.html#a54f4d33ac162a95fd5b3830cf7fab8ff">DataAbort</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; ArmSev &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a1049bf31f8df10c66994603055cf531d">ArmFaultVals&lt; FastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1AbortFault.html#a54f4d33ac162a95fd5b3830cf7fab8ff">AbortFault&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1AbortFault.html#a54f4d33ac162a95fd5b3830cf7fab8ff">AbortFault&lt; PrefetchAbort &gt;</a>, と <a class="el" href="classArmISA_1_1AbortFault.html#a54f4d33ac162a95fd5b3830cf7fab8ff">AbortFault&lt; DataAbort &gt;</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="a61bc59380024a05bdcbb39fb27e0293d"></a><!-- doxytag: member="ArmISA::ArmFault::isStage2" ref="a61bc59380024a05bdcbb39fb27e0293d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool isStage2 </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1AbortFault.html#abb0e34fd2d22460e7779f419601dc6dc">AbortFault&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1AbortFault.html#abb0e34fd2d22460e7779f419601dc6dc">AbortFault&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1AbortFault.html#abb0e34fd2d22460e7779f419601dc6dc">AbortFault&lt; PrefetchAbort &gt;</a>, と <a class="el" href="classArmISA_1_1AbortFault.html#abb0e34fd2d22460e7779f419601dc6dc">AbortFault&lt; DataAbort &gt;</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00203"></a>00203 { <span class="keywordflow">return</span> <span class="keyword">false</span>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a245c0940c93d0130b3efaf4e1d8ad542"></a><!-- doxytag: member="ArmISA::ArmFault::nextMode" ref="a245c0940c93d0130b3efaf4e1d8ad542" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a> nextMode </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; ArmSev &gt;</a>, と <a class="el" href="classArmISA_1_1ArmFaultVals.html#a5bddc2d174b417a7f918e873cd12ba2a">ArmFaultVals&lt; FastInterrupt &gt;</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="abd70b2c2ab6d989305cd72d37594cf70"></a><!-- doxytag: member="ArmISA::ArmFault::offset" ref="abd70b2c2ab6d989305cd72d37594cf70" args="(ThreadContext *tc)=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classm5_1_1params_1_1Addr.html">FaultOffset</a> offset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; ArmSev &gt;</a>, と <a class="el" href="classArmISA_1_1ArmFaultVals.html#abc6884c0ca3ffb06e3507e320c0d5089">ArmFaultVals&lt; FastInterrupt &gt;</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="aa7f9ab8b5a2e4da88efdfcb60c8d2574"></a><!-- doxytag: member="ArmISA::ArmFault::offset64" ref="aa7f9ab8b5a2e4da88efdfcb60c8d2574" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classm5_1_1params_1_1Addr.html">FaultOffset</a> offset64 </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; ArmSev &gt;</a>, と <a class="el" href="classArmISA_1_1ArmFaultVals.html#a81e30246c00f10182deda977ba385832">ArmFaultVals&lt; FastInterrupt &gt;</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="a6fa7b734487c2a8da04a28ace414a355"></a><!-- doxytag: member="ArmISA::ArmFault::routeToHyp" ref="a6fa7b734487c2a8da04a28ace414a355" args="(ThreadContext *tc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool routeToHyp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1UndefinedInstruction.html#a16facd13ba8e6d15d2b865882c379d5f">UndefinedInstruction</a>, <a class="el" href="classArmISA_1_1SupervisorCall.html#a16facd13ba8e6d15d2b865882c379d5f">SupervisorCall</a>, <a class="el" href="classArmISA_1_1PrefetchAbort.html#a16facd13ba8e6d15d2b865882c379d5f">PrefetchAbort</a>, <a class="el" href="classArmISA_1_1DataAbort.html#a16facd13ba8e6d15d2b865882c379d5f">DataAbort</a>, <a class="el" href="classArmISA_1_1Interrupt.html#a16facd13ba8e6d15d2b865882c379d5f">Interrupt</a>, <a class="el" href="classArmISA_1_1FastInterrupt.html#a16facd13ba8e6d15d2b865882c379d5f">FastInterrupt</a>, と <a class="el" href="classArmISA_1_1SystemError.html#a16facd13ba8e6d15d2b865882c379d5f">SystemError</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00194"></a>00194 { <span class="keywordflow">return</span> <span class="keyword">false</span>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af62e0649938431df8cfab96f0e3fb0a1"></a><!-- doxytag: member="ArmISA::ArmFault::routeToMonitor" ref="af62e0649938431df8cfab96f0e3fb0a1" args="(ThreadContext *tc) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool routeToMonitor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1PrefetchAbort.html#afd7a21fdb010230ad53094254739dde8">PrefetchAbort</a>, <a class="el" href="classArmISA_1_1DataAbort.html#afd7a21fdb010230ad53094254739dde8">DataAbort</a>, <a class="el" href="classArmISA_1_1Interrupt.html#afd7a21fdb010230ad53094254739dde8">Interrupt</a>, <a class="el" href="classArmISA_1_1FastInterrupt.html#afd7a21fdb010230ad53094254739dde8">FastInterrupt</a>, <a class="el" href="classArmISA_1_1SystemError.html#afd7a21fdb010230ad53094254739dde8">SystemError</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; ArmSev &gt;</a>, と <a class="el" href="classArmISA_1_1ArmFaultVals.html#a9a0a467b98f43890c1d89d1d59a5923c">ArmFaultVals&lt; FastInterrupt &gt;</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="a618b248f8f365d00661d7663152848d6"></a><!-- doxytag: member="ArmISA::ArmFault::setSyndrome" ref="a618b248f8f365d00661d7663152848d6" args="(ThreadContext *tc, MiscRegIndex syndrome_reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setSyndrome </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>syndrome_reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00390"></a>00390 {
<a name="l00391"></a>00391     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespacegenini.html#a7e5f482a3a8a4f98bd1a9c124485f572">value</a>;
<a name="l00392"></a>00392     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> exc_class = (<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>) <a class="code" href="classArmISA_1_1ArmFault.html#ab1ac230a4768ca0e080718a7382ecc18">ec</a>(tc);
<a name="l00393"></a>00393     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> issVal = <a class="code" href="classArmISA_1_1ArmFault.html#a12a2298da9af24c62275dac1cf76a888">iss</a>();
<a name="l00394"></a>00394     assert(!<a class="code" href="classArmISA_1_1ArmFault.html#a51103adca623d16f7da6931f9d183a56">from64</a> || <a class="code" href="classArmSystem.html#a87a962080af194d9996167c494c30ff1">ArmSystem::highestELIs64</a>(tc));
<a name="l00395"></a>00395 
<a name="l00396"></a>00396     value = exc_class &lt;&lt; 26;
<a name="l00397"></a>00397 
<a name="l00398"></a>00398     <span class="comment">// HSR.IL not valid for Prefetch Aborts (0x20, 0x21) and Data Aborts (0x24,</span>
<a name="l00399"></a>00399     <span class="comment">// 0x25) for which the ISS information is not valid (ARMv7).</span>
<a name="l00400"></a>00400     <span class="comment">// @todo: ARMv8 revises AArch32 functionality: when HSR.IL is not</span>
<a name="l00401"></a>00401     <span class="comment">// valid it is treated as RES1.</span>
<a name="l00402"></a>00402     <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ab1a8b3123513ec016e7c11c08df5fe80">to64</a>) {
<a name="l00403"></a>00403         value |= 1 &lt;&lt; 25;
<a name="l00404"></a>00404     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(exc_class, 5, 3) != 4) ||
<a name="l00405"></a>00405                (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(exc_class, 2) &amp;&amp; <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(issVal, 24))) {
<a name="l00406"></a>00406         <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ArmFault.html#a4a11fa8755d51be93a88861302a9378d">machInst</a>.thumb || <a class="code" href="classArmISA_1_1ArmFault.html#a4a11fa8755d51be93a88861302a9378d">machInst</a>.bigThumb)
<a name="l00407"></a>00407             value |= 1 &lt;&lt; 25;
<a name="l00408"></a>00408     }
<a name="l00409"></a>00409     <span class="comment">// Condition code valid for EC[5:4] nonzero</span>
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ArmFault.html#a51103adca623d16f7da6931f9d183a56">from64</a> &amp;&amp; ((<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(exc_class, 5, 4) == 0) &amp;&amp;
<a name="l00411"></a>00411                     (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(exc_class, 3, 0) != 0))) {
<a name="l00412"></a>00412         <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ArmFault.html#a4a11fa8755d51be93a88861302a9378d">machInst</a>.thumb) {
<a name="l00413"></a>00413             <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>      <a class="code" href="namespaceArmISA.html#aa3e1006f963b76263ca7b02f678a7cb4">cond</a>;
<a name="l00414"></a>00414             <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06">ConditionCode</a> <a class="code" href="namespaceArmISA.html#ab7a67909d1ff5e05bf773c739ccb1032">condCode</a> = (<a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06">ConditionCode</a>) (<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>) <a class="code" href="classArmISA_1_1ArmFault.html#a4a11fa8755d51be93a88861302a9378d">machInst</a>.condCode;
<a name="l00415"></a>00415             <span class="comment">// If its on unconditional instruction report with a cond code of</span>
<a name="l00416"></a>00416             <span class="comment">// 0xE, ie the unconditional code</span>
<a name="l00417"></a>00417             cond  = (condCode == <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a3779c35ef415568b58802a6c3da91c4d">COND_UC</a>) ? <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a40f46abece3ecd2be1b7dbfeaf0292ba">COND_AL</a> : condCode;
<a name="l00418"></a>00418             value |= cond &lt;&lt; 20;
<a name="l00419"></a>00419             value |= 1    &lt;&lt; 24;
<a name="l00420"></a>00420         }
<a name="l00421"></a>00421         value |= <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(issVal, 19, 0);
<a name="l00422"></a>00422     } <span class="keywordflow">else</span> {
<a name="l00423"></a>00423         value |= issVal;
<a name="l00424"></a>00424     }
<a name="l00425"></a>00425     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(syndrome_reg, value);
<a name="l00426"></a>00426 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a846a83fa30036c124fe623647dd70c5d"></a><!-- doxytag: member="ArmISA::ArmFault::thumbPcElrOffset" ref="a846a83fa30036c124fe623647dd70c5d" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual uint8_t thumbPcElrOffset </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; ArmSev &gt;</a>, と <a class="el" href="classArmISA_1_1ArmFaultVals.html#a75dbff4cd777bfd8db18b862970689e2">ArmFaultVals&lt; FastInterrupt &gt;</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="a5622623cc4ac5dfcc5b2c78c41997ce4"></a><!-- doxytag: member="ArmISA::ArmFault::thumbPcOffset" ref="a5622623cc4ac5dfcc5b2c78c41997ce4" args="(bool isHyp)=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual uint8_t thumbPcOffset </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isHyp</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; T &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; VirtualDataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; PrefetchAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; Interrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; SupervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; IllegalInstSetStateFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; HypervisorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; Reset &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; FlushPipe &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; UndefinedInstruction &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; HypervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; VirtualFastInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; DataAbort &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; PCAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; SupervisorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; SecureMonitorCall &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; SecureMonitorTrap &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; SPAlignmentFault &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; VirtualInterrupt &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; SystemError &gt;</a>, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; ArmSev &gt;</a>, と <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad8a859e85912fae683d889d24bedfe08">ArmFaultVals&lt; FastInterrupt &gt;</a>で実装されています。</p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a9717d5a209bf4c9a1c0641374bba08d6"></a><!-- doxytag: member="ArmISA::ArmFault::aarch64FaultSources" ref="a9717d5a209bf4c9a1c0641374bba08d6" args="[NumFaultSources]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classArmISA_1_1ArmFault.html#a9717d5a209bf4c9a1c0641374bba08d6">aarch64FaultSources</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Encodings of the fault sources in AArch64 state. </p>

</div>
</div>
<a class="anchor" id="a51103adca623d16f7da6931f9d183a56"></a><!-- doxytag: member="ArmISA::ArmFault::from64" ref="a51103adca623d16f7da6931f9d183a56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1ArmFault.html#a51103adca623d16f7da6931f9d183a56">from64</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a00c8974825a99478bde412e8fe507330"></a><!-- doxytag: member="ArmISA::ArmFault::fromEL" ref="a00c8974825a99478bde412e8fe507330" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> <a class="el" href="classArmISA_1_1ArmFault.html#a00c8974825a99478bde412e8fe507330">fromEL</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6653d6bb19baf0040626de12091e8f5"></a><!-- doxytag: member="ArmISA::ArmFault::fromMode" ref="ac6653d6bb19baf0040626de12091e8f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a> <a class="el" href="classArmISA_1_1ArmFault.html#ac6653d6bb19baf0040626de12091e8f5">fromMode</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fb00c9c002f515a36a15727a2687638"></a><!-- doxytag: member="ArmISA::ArmFault::issRaw" ref="a0fb00c9c002f515a36a15727a2687638" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classArmISA_1_1ArmFault.html#a0fb00c9c002f515a36a15727a2687638">issRaw</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af8144bca69405c504518999a068fe715"></a><!-- doxytag: member="ArmISA::ArmFault::longDescFaultSources" ref="af8144bca69405c504518999a068fe715" args="[NumFaultSources]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classArmISA_1_1ArmFault.html#af8144bca69405c504518999a068fe715">longDescFaultSources</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Encodings of the fault sources when the long-desc. translation table format is in use (ARM ARM Issue C B3.13.3) </p>

</div>
</div>
<a class="anchor" id="a4a11fa8755d51be93a88861302a9378d"></a><!-- doxytag: member="ArmISA::ArmFault::machInst" ref="a4a11fa8755d51be93a88861302a9378d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ExtMachInst <a class="el" href="classArmISA_1_1ArmFault.html#a4a11fa8755d51be93a88861302a9378d">machInst</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1SupervisorTrap.html#a4a11fa8755d51be93a88861302a9378d">SupervisorTrap</a>, <a class="el" href="classArmISA_1_1SecureMonitorTrap.html#a4a11fa8755d51be93a88861302a9378d">SecureMonitorTrap</a>, と <a class="el" href="classArmISA_1_1HypervisorTrap.html#a4a11fa8755d51be93a88861302a9378d">HypervisorTrap</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a9d1adbbd4c90a71fbe8e091316ddad20"></a><!-- doxytag: member="ArmISA::ArmFault::shortDescFaultSources" ref="a9d1adbbd4c90a71fbe8e091316ddad20" args="[NumFaultSources]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classArmISA_1_1ArmFault.html#a9d1adbbd4c90a71fbe8e091316ddad20">shortDescFaultSources</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Encodings of the fault sources when the short-desc. translation table format is in use (ARM ARM Issue C B3.13.3) </p>

</div>
</div>
<a class="anchor" id="ab1a8b3123513ec016e7c11c08df5fe80"></a><!-- doxytag: member="ArmISA::ArmFault::to64" ref="ab1a8b3123513ec016e7c11c08df5fe80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1ArmFault.html#ab1a8b3123513ec016e7c11c08df5fe80">to64</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9dc1b3121ecbc002306990c12748cf3"></a><!-- doxytag: member="ArmISA::ArmFault::toEL" ref="aa9dc1b3121ecbc002306990c12748cf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> <a class="el" href="classArmISA_1_1ArmFault.html#aa9dc1b3121ecbc002306990c12748cf3">toEL</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/arm/<a class="el" href="arch_2arm_2faults_8hh_source.html">faults.hh</a></li>
<li>arch/arm/<a class="el" href="arch_2arm_2faults_8cc.html">faults.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
