<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p973" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_973{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_973{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_973{left:601px;bottom:1141px;letter-spacing:-0.14px;}
#t4_973{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_973{left:70px;bottom:1061px;}
#t6_973{left:96px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_973{left:191px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t8_973{left:96px;bottom:1040px;}
#t9_973{left:122px;bottom:1040px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_973{left:96px;bottom:1016px;}
#tb_973{left:122px;bottom:1016px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_973{left:96px;bottom:991px;}
#td_973{left:122px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_973{left:96px;bottom:967px;}
#tf_973{left:122px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_973{left:285px;bottom:967px;letter-spacing:-0.15px;}
#th_973{left:396px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_973{left:122px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_973{left:96px;bottom:927px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tk_973{left:96px;bottom:910px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tl_973{left:96px;bottom:894px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_973{left:70px;bottom:867px;}
#tn_973{left:96px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#to_973{left:180px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tp_973{left:96px;bottom:854px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tq_973{left:70px;bottom:828px;}
#tr_973{left:96px;bottom:831px;letter-spacing:-0.14px;}
#ts_973{left:151px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tt_973{left:70px;bottom:805px;}
#tu_973{left:96px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_973{left:196px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tw_973{left:96px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_973{left:96px;bottom:774px;letter-spacing:-0.13px;word-spacing:-1.3px;}
#ty_973{left:96px;bottom:758px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#tz_973{left:70px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_973{left:70px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t11_973{left:70px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t12_973{left:70px;bottom:666px;}
#t13_973{left:96px;bottom:669px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t14_973{left:96px;bottom:645px;}
#t15_973{left:122px;bottom:645px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t16_973{left:438px;bottom:645px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t17_973{left:122px;bottom:628px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t18_973{left:96px;bottom:603px;}
#t19_973{left:122px;bottom:603px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t1a_973{left:365px;bottom:603px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1b_973{left:122px;bottom:587px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1c_973{left:70px;bottom:560px;}
#t1d_973{left:96px;bottom:564px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1e_973{left:96px;bottom:539px;}
#t1f_973{left:122px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t1g_973{left:122px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1h_973{left:96px;bottom:498px;}
#t1i_973{left:122px;bottom:498px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1j_973{left:122px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1k_973{left:70px;bottom:455px;}
#t1l_973{left:96px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1m_973{left:96px;bottom:434px;}
#t1n_973{left:122px;bottom:434px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1o_973{left:122px;bottom:417px;letter-spacing:-0.14px;}
#t1p_973{left:96px;bottom:393px;}
#t1q_973{left:122px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t1r_973{left:70px;bottom:366px;}
#t1s_973{left:96px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t1t_973{left:96px;bottom:353px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1u_973{left:96px;bottom:328px;}
#t1v_973{left:122px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1w_973{left:96px;bottom:304px;}
#t1x_973{left:122px;bottom:304px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1y_973{left:70px;bottom:278px;}
#t1z_973{left:96px;bottom:281px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t20_973{left:96px;bottom:257px;}
#t21_973{left:122px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t22_973{left:122px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t23_973{left:96px;bottom:215px;}
#t24_973{left:122px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t25_973{left:122px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t26_973{left:70px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t27_973{left:70px;bottom:157px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t28_973{left:70px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.49px;}

.s1_973{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_973{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_973{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_973{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_973{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts973" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg973Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg973" style="-webkit-user-select: none;"><object width="935" height="1210" data="973/973.svg" type="image/svg+xml" id="pdf973" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_973" class="t s1_973">Vol. 3C </span><span id="t2_973" class="t s1_973">25-31 </span>
<span id="t3_973" class="t s2_973">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_973" class="t s3_973">The following items detail the meaning of the bits in each encoding: </span>
<span id="t5_973" class="t s4_973">• </span><span id="t6_973" class="t s5_973">Field width. </span><span id="t7_973" class="t s3_973">Bits 14:13 encode the width of the field. </span>
<span id="t8_973" class="t s3_973">— </span><span id="t9_973" class="t s3_973">A value of 0 indicates a 16-bit field. </span>
<span id="ta_973" class="t s3_973">— </span><span id="tb_973" class="t s3_973">A value of 1 indicates a 64-bit field. </span>
<span id="tc_973" class="t s3_973">— </span><span id="td_973" class="t s3_973">A value of 2 indicates a 32-bit field. </span>
<span id="te_973" class="t s3_973">— </span><span id="tf_973" class="t s3_973">A value of 3 indicates a </span><span id="tg_973" class="t s5_973">natural-width </span><span id="th_973" class="t s3_973">field. Such fields have 64 bits on processors that support Intel 64 </span>
<span id="ti_973" class="t s3_973">architecture and 32 bits on processors that do not. </span>
<span id="tj_973" class="t s3_973">Fields whose encodings use value 1 are specially treated to allow 32-bit software access to all 64 bits of the </span>
<span id="tk_973" class="t s3_973">field. Such access is allowed by defining, for each such field, an encoding that allows direct access to the high </span>
<span id="tl_973" class="t s3_973">32 bits of the field. See below. </span>
<span id="tm_973" class="t s4_973">• </span><span id="tn_973" class="t s5_973">Field type. </span><span id="to_973" class="t s3_973">Bits 11:10 encode the type of VMCS field: control, guest-state, host-state, or VM-exit information. </span>
<span id="tp_973" class="t s3_973">(The last category also includes the VM-instruction error field.) </span>
<span id="tq_973" class="t s4_973">• </span><span id="tr_973" class="t s5_973">Index. </span><span id="ts_973" class="t s3_973">Bits 9:1 distinguish components with the same field width and type. </span>
<span id="tt_973" class="t s4_973">• </span><span id="tu_973" class="t s5_973">Access type. </span><span id="tv_973" class="t s3_973">Bit 0 must be 0 for all fields except for 64-bit fields (those with field-width 1; see above). A </span>
<span id="tw_973" class="t s3_973">VMREAD or VMWRITE using an encoding with this bit cleared to 0 accesses the entire field. For a 64-bit field </span>
<span id="tx_973" class="t s3_973">with field-width 1, a VMREAD or VMWRITE using an encoding with this bit set to 1 accesses only the high 32 bits </span>
<span id="ty_973" class="t s3_973">of the field. </span>
<span id="tz_973" class="t s3_973">Appendix B gives the encodings of all fields in the VMCS. </span>
<span id="t10_973" class="t s3_973">The following describes the operation of VMREAD and VMWRITE based on processor mode, VMCS-field width, and </span>
<span id="t11_973" class="t s3_973">access type: </span>
<span id="t12_973" class="t s4_973">• </span><span id="t13_973" class="t s3_973">16-bit fields: </span>
<span id="t14_973" class="t s3_973">— </span><span id="t15_973" class="t s3_973">A VMREAD returns the value of the field in bits </span><span id="t16_973" class="t s3_973">15:0 of the destination operand; other bits of the destination </span>
<span id="t17_973" class="t s3_973">operand are cleared to 0. </span>
<span id="t18_973" class="t s3_973">— </span><span id="t19_973" class="t s3_973">A VMWRITE writes the value of bits </span><span id="t1a_973" class="t s3_973">15:0 of the source operand into the VMCS field; other bits of the source </span>
<span id="t1b_973" class="t s3_973">operand are not used. </span>
<span id="t1c_973" class="t s4_973">• </span><span id="t1d_973" class="t s3_973">32-bit fields: </span>
<span id="t1e_973" class="t s3_973">— </span><span id="t1f_973" class="t s3_973">A VMREAD returns the value of the field in bits 31:0 of the destination operand; in 64-bit mode, bits 63:32 </span>
<span id="t1g_973" class="t s3_973">of the destination operand are cleared to 0. </span>
<span id="t1h_973" class="t s3_973">— </span><span id="t1i_973" class="t s3_973">A VMWRITE writes the value of bits 31:0 of the source operand into the VMCS field; in 64-bit mode, </span>
<span id="t1j_973" class="t s3_973">bits 63:32 of the source operand are not used. </span>
<span id="t1k_973" class="t s4_973">• </span><span id="t1l_973" class="t s3_973">64-bit fields and natural-width fields using the full access type outside IA-32e mode. </span>
<span id="t1m_973" class="t s3_973">— </span><span id="t1n_973" class="t s3_973">A VMREAD returns the value of bits 31:0 of the field in its destination operand; bits 63:32 of the field are </span>
<span id="t1o_973" class="t s3_973">ignored. </span>
<span id="t1p_973" class="t s3_973">— </span><span id="t1q_973" class="t s3_973">A VMWRITE writes the value of its source operand to bits 31:0 of the field and clears bits 63:32 of the field. </span>
<span id="t1r_973" class="t s4_973">• </span><span id="t1s_973" class="t s3_973">64-bit fields and natural-width fields using the full access type in 64-bit mode (only on processors that support </span>
<span id="t1t_973" class="t s3_973">Intel 64 architecture). </span>
<span id="t1u_973" class="t s3_973">— </span><span id="t1v_973" class="t s3_973">A VMREAD returns the value of the field in bits 63:0 of the destination operand </span>
<span id="t1w_973" class="t s3_973">— </span><span id="t1x_973" class="t s3_973">A VMWRITE writes the value of bits 63:0 of the source operand into the VMCS field. </span>
<span id="t1y_973" class="t s4_973">• </span><span id="t1z_973" class="t s3_973">64-bit fields using the high access type. </span>
<span id="t20_973" class="t s3_973">— </span><span id="t21_973" class="t s3_973">A VMREAD returns the value of bits 63:32 of the field in bits 31:0 of the destination operand; in 64-bit </span>
<span id="t22_973" class="t s3_973">mode, bits 63:32 of the destination operand are cleared to 0. </span>
<span id="t23_973" class="t s3_973">— </span><span id="t24_973" class="t s3_973">A VMWRITE writes the value of bits 31:0 of the source operand to bits 63:32 of the field; in 64-bit mode, </span>
<span id="t25_973" class="t s3_973">bits 63:32 of the source operand are not used. </span>
<span id="t26_973" class="t s3_973">Software seeking to read a 64-bit field outside IA-32e mode can use VMREAD with the full access type (reading </span>
<span id="t27_973" class="t s3_973">bits 31:0 of the field) and VMREAD with the high access type (reading bits 63:32 of the field); the order of the two </span>
<span id="t28_973" class="t s3_973">VMREAD executions is not important. Software seeking to modify a 64-bit field outside IA-32e mode should first </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
