/*
 * Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
 * 
 * On Wed Aug 15 16:11:17 BST 2018
 * 
 */
#include "bluesim_primitives.h"
#include "mkBoot_ROM.h"


/* Literal declarations */
static unsigned int const UWide_literal_66_h20000000000000000_arr[] = { 0u, 0u, 2u };
static tUWide const UWide_literal_66_h20000000000000000(66u,
							UWide_literal_66_h20000000000000000_arr);


/* String declarations */
static std::string const __str_literal_10("\n", 1u);
static std::string const __str_literal_2("    ", 4u);
static std::string const __str_literal_9(" }", 2u);
static std::string const __str_literal_1("%0d: ERROR: Boot_ROM.rl_process_rd_req: unrecognized addr",
					 57u);
static std::string const __str_literal_11("%0d: ERROR: Boot_ROM.rl_process_wr_req: unrecognized addr",
					  57u);
static std::string const __str_literal_16("%0d: WARNING: Boot_ROM.set_addr_map: addr_base 0x%0h is not 4-Byte-aligned",
					  74u);
static std::string const __str_literal_17("%0d: WARNING: Boot_ROM.set_addr_map: addr_lim 0x%0h is not 4-Byte-aligned",
					  73u);
static std::string const __str_literal_5("'h%h", 4u);
static std::string const __str_literal_6(", ", 2u);
static std::string const __str_literal_3("AXI4_Lite_Rd_Addr { ", 20u);
static std::string const __str_literal_12("AXI4_Lite_Wr_Addr { ", 20u);
static std::string const __str_literal_4("araddr: ", 8u);
static std::string const __str_literal_7("arprot: ", 8u);
static std::string const __str_literal_8("aruser: ", 8u);
static std::string const __str_literal_13("awaddr: ", 8u);
static std::string const __str_literal_14("awprot: ", 8u);
static std::string const __str_literal_15("awuser: ", 8u);


/* Constructor */
MOD_mkBoot_ROM::MOD_mkBoot_ROM(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_rg_addr_base(simHdl, "rg_addr_base", this, 64u),
    INST_rg_addr_lim(simHdl, "rg_addr_lim", this, 64u),
    INST_rg_module_ready(simHdl, "rg_module_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_slave_xactor_f_rd_addr(simHdl, "slave_xactor_f_rd_addr", this, 67u, 2u, 1u, 0u),
    INST_slave_xactor_f_rd_data(simHdl, "slave_xactor_f_rd_data", this, 66u, 2u, 1u, 0u),
    INST_slave_xactor_f_wr_addr(simHdl, "slave_xactor_f_wr_addr", this, 67u, 2u, 1u, 0u),
    INST_slave_xactor_f_wr_data(simHdl, "slave_xactor_f_wr_data", this, 72u, 2u, 1u, 0u),
    INST_slave_xactor_f_wr_resp(simHdl, "slave_xactor_f_wr_resp", this, 2u, 2u, 1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_v__h9196(2863311530u),
    DEF_v__h9086(2863311530u),
    DEF_v__h8832(2863311530u),
    DEF_v__h784(2863311530u),
    DEF_slave_xactor_f_rd_addr_first____d6(67u),
    DEF_slave_xactor_f_wr_addr_first____d1199(67u),
    DEF_slave_xactor_f_rd_data_first____d1236(66u),
    DEF_IF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO__ETC___d1192(66u),
    DEF__0_CONCAT_IF_slave_xactor_f_rd_addr_first_BITS__ETC___d1191(66u),
    DEF_slave_wdata_CONCAT_slave_wstrb___d1229(72u),
    DEF_slave_araddr_CONCAT_slave_arprot___d1234(67u),
    DEF_slave_awaddr_CONCAT_slave_awprot___d1226(67u)
{
  PORT_slave_awready = false;
  PORT_slave_wready = false;
  PORT_slave_bvalid = false;
  PORT_slave_bresp = 0u;
  PORT_slave_buser = 0u;
  PORT_slave_arready = false;
  PORT_slave_rvalid = false;
  PORT_slave_rresp = 0u;
  PORT_slave_rdata = 0llu;
  PORT_slave_ruser = 0u;
  PORT_RDY_slave_m_awvalid = false;
  PORT_RDY_slave_m_wvalid = false;
  PORT_RDY_slave_m_bready = false;
  PORT_RDY_slave_m_arvalid = false;
  PORT_RDY_slave_m_rready = false;
  symbol_count = 25u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkBoot_ROM::init_symbols_0()
{
  init_symbol(&symbols[0u], "RDY_slave_m_arvalid", SYM_PORT, &PORT_RDY_slave_m_arvalid, 1u);
  init_symbol(&symbols[1u], "RDY_slave_m_awvalid", SYM_PORT, &PORT_RDY_slave_m_awvalid, 1u);
  init_symbol(&symbols[2u], "RDY_slave_m_bready", SYM_PORT, &PORT_RDY_slave_m_bready, 1u);
  init_symbol(&symbols[3u], "RDY_slave_m_rready", SYM_PORT, &PORT_RDY_slave_m_rready, 1u);
  init_symbol(&symbols[4u], "RDY_slave_m_wvalid", SYM_PORT, &PORT_RDY_slave_m_wvalid, 1u);
  init_symbol(&symbols[5u], "RL_rl_process_rd_req", SYM_RULE);
  init_symbol(&symbols[6u], "RL_rl_process_wr_req", SYM_RULE);
  init_symbol(&symbols[7u], "rg_addr_base", SYM_MODULE, &INST_rg_addr_base);
  init_symbol(&symbols[8u], "rg_addr_lim", SYM_MODULE, &INST_rg_addr_lim);
  init_symbol(&symbols[9u], "rg_module_ready", SYM_MODULE, &INST_rg_module_ready);
  init_symbol(&symbols[10u], "slave_arready", SYM_PORT, &PORT_slave_arready, 1u);
  init_symbol(&symbols[11u], "slave_awready", SYM_PORT, &PORT_slave_awready, 1u);
  init_symbol(&symbols[12u], "slave_bresp", SYM_PORT, &PORT_slave_bresp, 2u);
  init_symbol(&symbols[13u], "slave_buser", SYM_PORT, &PORT_slave_buser, 0u);
  init_symbol(&symbols[14u], "slave_bvalid", SYM_PORT, &PORT_slave_bvalid, 1u);
  init_symbol(&symbols[15u], "slave_rdata", SYM_PORT, &PORT_slave_rdata, 64u);
  init_symbol(&symbols[16u], "slave_rresp", SYM_PORT, &PORT_slave_rresp, 2u);
  init_symbol(&symbols[17u], "slave_ruser", SYM_PORT, &PORT_slave_ruser, 0u);
  init_symbol(&symbols[18u], "slave_rvalid", SYM_PORT, &PORT_slave_rvalid, 1u);
  init_symbol(&symbols[19u], "slave_wready", SYM_PORT, &PORT_slave_wready, 1u);
  init_symbol(&symbols[20u], "slave_xactor_f_rd_addr", SYM_MODULE, &INST_slave_xactor_f_rd_addr);
  init_symbol(&symbols[21u], "slave_xactor_f_rd_data", SYM_MODULE, &INST_slave_xactor_f_rd_data);
  init_symbol(&symbols[22u], "slave_xactor_f_wr_addr", SYM_MODULE, &INST_slave_xactor_f_wr_addr);
  init_symbol(&symbols[23u], "slave_xactor_f_wr_data", SYM_MODULE, &INST_slave_xactor_f_wr_data);
  init_symbol(&symbols[24u], "slave_xactor_f_wr_resp", SYM_MODULE, &INST_slave_xactor_f_wr_resp);
}


/* Rule actions */

void MOD_mkBoot_ROM::RL_rl_process_rd_req()
{
  tUInt32 DEF_v__h778;
  tUInt64 DEF_byte_addr__h681;
  tUInt32 DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187;
  tUInt32 DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044;
  tUInt64 DEF_data64__h926;
  tUInt8 DEF_slave_xactor_f_rd_addr_first_BITS_2_TO_0___d21;
  tUInt64 DEF_addr__h691;
  tUInt8 DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18;
  DEF_slave_xactor_f_rd_addr_first____d6 = INST_slave_xactor_f_rd_addr.METH_first();
  DEF_lim__h8758 = INST_rg_addr_lim.METH_read();
  DEF_base__h8756 = INST_rg_addr_base.METH_read();
  DEF_addr__h691 = primExtract64(64u, 67u, DEF_slave_xactor_f_rd_addr_first____d6, 32u, 66u, 32u, 3u);
  DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18 = !(DEF_slave_xactor_f_rd_addr_first____d6.get_bits_in_word8(0u,
															    3u,
															    3u) == (tUInt8)0u) || (!(DEF_base__h8756 <= DEF_addr__h691) || !(DEF_addr__h691 < DEF_lim__h8758));
  DEF_slave_xactor_f_rd_addr_first_BITS_2_TO_0___d21 = DEF_slave_xactor_f_rd_addr_first____d6.get_bits_in_word8(0u,
														0u,
														3u);
  DEF_byte_addr__h681 = DEF_addr__h691 - DEF_base__h8756;
  switch (DEF_byte_addr__h681) {
  case 16llu:
  case 24llu:
  case 56llu:
  case 72llu:
  case 80llu:
  case 88llu:
  case 200llu:
  case 232llu:
  case 312llu:
  case 360llu:
  case 584llu:
  case 592llu:
  case 688llu:
  case 696llu:
  case 792llu:
  case 800llu:
  case 856llu:
  case 872llu:
  case 880llu:
  case 1144llu:
  case 1152llu:
  case 1160llu:
  case 1168llu:
  case 1176llu:
  case 1184llu:
  case 1192llu:
  case 1200llu:
  case 1208llu:
  case 1216llu:
  case 1224llu:
  case 1232llu:
  case 1240llu:
  case 1248llu:
  case 1256llu:
  case 1264llu:
  case 1272llu:
  case 1280llu:
  case 1288llu:
  case 1296llu:
  case 1304llu:
  case 1312llu:
  case 1320llu:
  case 1328llu:
  case 1336llu:
  case 1344llu:
  case 1352llu:
  case 1360llu:
  case 1368llu:
  case 1376llu:
  case 1384llu:
  case 1392llu:
  case 1400llu:
  case 1408llu:
  case 1416llu:
  case 1424llu:
  case 1432llu:
  case 1440llu:
  case 1448llu:
  case 1456llu:
  case 1464llu:
  case 1472llu:
  case 1480llu:
  case 1488llu:
  case 1496llu:
  case 1504llu:
  case 1512llu:
  case 1520llu:
  case 1528llu:
  case 1536llu:
  case 1544llu:
  case 1552llu:
  case 1560llu:
  case 1568llu:
  case 1576llu:
  case 1584llu:
  case 1592llu:
  case 1600llu:
  case 1608llu:
  case 1616llu:
  case 1624llu:
  case 1632llu:
  case 1640llu:
  case 1648llu:
  case 1656llu:
  case 1664llu:
  case 1672llu:
  case 1680llu:
  case 1688llu:
  case 1696llu:
  case 1704llu:
  case 1712llu:
  case 1720llu:
  case 1728llu:
  case 1736llu:
  case 1744llu:
  case 1752llu:
  case 1760llu:
  case 1768llu:
  case 1776llu:
  case 1784llu:
  case 1792llu:
  case 1800llu:
  case 1808llu:
  case 1816llu:
  case 1824llu:
  case 1832llu:
  case 1840llu:
  case 1848llu:
  case 1856llu:
  case 1864llu:
  case 1872llu:
  case 1880llu:
  case 1888llu:
  case 1896llu:
  case 1904llu:
  case 1912llu:
  case 1920llu:
  case 1928llu:
  case 1936llu:
  case 1944llu:
  case 1952llu:
  case 1960llu:
  case 1968llu:
  case 1976llu:
  case 1984llu:
  case 1992llu:
  case 2000llu:
  case 2008llu:
  case 2016llu:
  case 2024llu:
  case 2032llu:
  case 2040llu:
  case 2048llu:
  case 2056llu:
  case 2064llu:
  case 2072llu:
  case 2080llu:
  case 2088llu:
  case 2096llu:
  case 2104llu:
  case 2112llu:
  case 2120llu:
  case 2128llu:
  case 2136llu:
  case 2144llu:
  case 2152llu:
  case 2160llu:
  case 2168llu:
  case 2176llu:
  case 2184llu:
  case 2192llu:
  case 2200llu:
  case 2208llu:
  case 2216llu:
  case 2224llu:
  case 2232llu:
  case 2240llu:
  case 2248llu:
  case 2256llu:
  case 2264llu:
  case 2272llu:
  case 2280llu:
  case 2288llu:
  case 2296llu:
  case 2304llu:
  case 2312llu:
  case 2320llu:
  case 2328llu:
  case 2336llu:
  case 2344llu:
  case 2352llu:
  case 2360llu:
  case 2368llu:
  case 2376llu:
  case 2384llu:
  case 2392llu:
  case 2400llu:
  case 2408llu:
  case 2416llu:
  case 2424llu:
  case 2432llu:
  case 2440llu:
  case 2448llu:
  case 2456llu:
  case 2464llu:
  case 2472llu:
  case 2480llu:
  case 2488llu:
  case 2496llu:
  case 2504llu:
  case 2512llu:
  case 2520llu:
  case 2528llu:
  case 2536llu:
  case 2544llu:
  case 2552llu:
  case 2560llu:
  case 2568llu:
  case 2576llu:
  case 2584llu:
  case 2592llu:
  case 2600llu:
  case 2608llu:
  case 2616llu:
  case 2624llu:
  case 2632llu:
  case 2640llu:
  case 2648llu:
  case 2656llu:
  case 2664llu:
  case 2672llu:
  case 2680llu:
  case 2688llu:
  case 2696llu:
  case 2704llu:
  case 2712llu:
  case 2720llu:
  case 2728llu:
  case 2736llu:
  case 2744llu:
  case 2752llu:
  case 2760llu:
  case 2768llu:
  case 2776llu:
  case 2784llu:
  case 2792llu:
  case 2800llu:
  case 2808llu:
  case 2816llu:
  case 2824llu:
  case 2832llu:
  case 2840llu:
  case 2848llu:
  case 2856llu:
  case 2864llu:
  case 2872llu:
  case 2880llu:
  case 2888llu:
  case 2896llu:
  case 2904llu:
  case 2912llu:
  case 2920llu:
  case 2928llu:
  case 2936llu:
  case 2944llu:
  case 2952llu:
  case 2960llu:
  case 2968llu:
  case 2976llu:
  case 2984llu:
  case 2992llu:
  case 3000llu:
  case 3008llu:
  case 3016llu:
  case 3024llu:
  case 3032llu:
  case 3040llu:
  case 3048llu:
  case 3056llu:
  case 3064llu:
  case 3072llu:
  case 3080llu:
  case 3088llu:
  case 3096llu:
  case 3104llu:
  case 3112llu:
  case 3120llu:
  case 3128llu:
  case 3136llu:
  case 3144llu:
  case 3152llu:
  case 3160llu:
  case 3168llu:
  case 3176llu:
  case 3184llu:
  case 3192llu:
  case 3200llu:
  case 3208llu:
  case 3216llu:
  case 3224llu:
  case 3232llu:
  case 3240llu:
  case 3248llu:
  case 3256llu:
  case 3264llu:
  case 3272llu:
  case 3280llu:
  case 3288llu:
  case 3296llu:
  case 3304llu:
  case 3312llu:
  case 3320llu:
  case 3328llu:
  case 3336llu:
  case 3344llu:
  case 3352llu:
  case 3360llu:
  case 3368llu:
  case 3376llu:
  case 3384llu:
  case 3392llu:
  case 3400llu:
  case 3408llu:
  case 3416llu:
  case 3424llu:
  case 3432llu:
  case 3440llu:
  case 3448llu:
  case 3456llu:
  case 3464llu:
  case 3472llu:
  case 3480llu:
  case 3488llu:
  case 3496llu:
  case 3504llu:
  case 3512llu:
  case 3520llu:
  case 3528llu:
  case 3536llu:
  case 3544llu:
  case 3552llu:
  case 3560llu:
  case 3568llu:
  case 3576llu:
  case 3584llu:
  case 3592llu:
  case 3600llu:
  case 3608llu:
  case 3616llu:
  case 3624llu:
  case 3632llu:
  case 3640llu:
  case 3648llu:
  case 3656llu:
  case 3664llu:
  case 3672llu:
  case 3680llu:
  case 3688llu:
  case 3696llu:
  case 3704llu:
  case 3712llu:
  case 3720llu:
  case 3728llu:
  case 3736llu:
  case 3744llu:
  case 3752llu:
  case 3760llu:
  case 3768llu:
  case 3776llu:
  case 3784llu:
  case 3792llu:
  case 3800llu:
  case 3808llu:
  case 3816llu:
  case 3824llu:
  case 3832llu:
  case 3840llu:
  case 3848llu:
  case 3856llu:
  case 3864llu:
  case 3872llu:
  case 3880llu:
  case 3888llu:
  case 3896llu:
  case 3904llu:
  case 3912llu:
  case 3920llu:
  case 3928llu:
  case 3936llu:
  case 3944llu:
  case 3952llu:
  case 3960llu:
  case 3968llu:
  case 3976llu:
  case 3984llu:
  case 3992llu:
  case 4000llu:
  case 4008llu:
  case 4016llu:
  case 4024llu:
  case 4032llu:
  case 4040llu:
  case 4048llu:
  case 4056llu:
  case 4064llu:
  case 4072llu:
  case 4080llu:
  case 4088llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 0u;
    break;
  case 32llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1510211584u;
    break;
  case 40llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 2281897984u;
    break;
  case 48llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 285212672u;
    break;
  case 64llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1342373888u;
    break;
  case 96llu:
  case 112llu:
  case 208llu:
  case 224llu:
  case 240llu:
  case 392llu:
  case 616llu:
  case 632llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 67108864u;
    break;
  case 104llu:
  case 120llu:
  case 520llu:
  case 528llu:
  case 600llu:
  case 624llu:
  case 640llu:
  case 808llu:
  case 920llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 33554432u;
    break;
  case 128llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 369098752u;
    break;
  case 136llu:
  case 656llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1650615157u;
    break;
  case 144llu:
  case 664llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1701538160u;
    break;
  case 152llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1701064037u;
    break;
  case 160llu:
  case 264llu:
  case 280llu:
  case 296llu:
  case 336llu:
  case 432llu:
  case 448llu:
  case 488llu:
  case 504llu:
  case 552llu:
  case 752llu:
  case 768llu:
  case 888llu:
  case 904llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 50331648u;
    break;
  case 168llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 637534208u;
    break;
  case 176llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1932292705u;
    break;
  case 184llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1918984749u;
    break;
  case 192llu:
  case 216llu:
  case 704llu:
  case 816llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 16777216u;
    break;
  case 248llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 2157352960u;
    break;
  case 256llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1081438307u;
    break;
  case 272llu:
  case 560llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1056964608u;
    break;
  case 288llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1258291200u;
    break;
  case 304llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1325400064u;
    break;
  case 320llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 100663296u;
    break;
  case 328llu:
  case 376llu:
  case 472llu:
  case 736llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1668508018u;
    break;
  case 344llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1442840576u;
    break;
  case 352llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1717661033u;
    break;
  case 368llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 184549376u;
    break;
  case 384llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 14388u;
    break;
  case 400llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 13277755u;
    break;
  case 408llu:
  case 1112llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1702129257u;
    break;
  case 416llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1868770676u;
    break;
  case 424llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1919249516u;
    break;
  case 440llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 2030043136u;
    break;
  case 456llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 2315255808u;
    break;
  case 464llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 251658240u;
    break;
  case 480llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1852386677u;
    break;
  case 496llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 2667577344u;
    break;
  case 512llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 2768240640u;
    break;
  case 536llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1869440365u;
    break;
  case 544llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 808464432u;
    break;
  case 568llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 31090u;
    break;
  case 576llu:
  case 784llu:
  case 864llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 268435456u;
    break;
  case 608llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 6516595u;
    break;
  case 648llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 553648128u;
    break;
  case 672llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1869819237u;
    break;
  case 680llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1701605485u;
    break;
  case 712llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 808599668u;
    break;
  case 720llu:
  case 832llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 48u;
    break;
  case 728llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 218103808u;
    break;
  case 744llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 812936809u;
    break;
  case 760llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 3019898880u;
    break;
  case 776llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 117440512u;
    break;
  case 824llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 808477504u;
    break;
  case 840llu:
  case 928llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 150994944u;
    break;
  case 848llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 909210478u;
    break;
  case 896llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 3355443200u;
    break;
  case 912llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1761607680u;
    break;
  case 936llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1936942450u;
    break;
  case 944llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 587232108u;
    break;
  case 952llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1818583853u;
    break;
  case 960llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1634757999u;
    break;
  case 968llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1869414501u;
    break;
  case 976llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1701669236u;
    break;
  case 984llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1701996077u;
    break;
  case 992llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1677752675u;
    break;
  case 1000llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 2037669733u;
    break;
  case 1008llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1929406309u;
    break;
  case 1016llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1769078899u;
    break;
  case 1024llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 6386537u;
    break;
  case 1032llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1701869940u;
    break;
  case 1040llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1714252643u;
    break;
  case 1048llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 2036559461u;
    break;
  case 1056llu:
  case 1072llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1920099700u;
    break;
  case 1064llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1819043171u;
    break;
  case 1080llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1953394531u;
    break;
  case 1088llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1811968613u;
    break;
  case 1096llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1634234412u;
    break;
  case 1104llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1851879936u;
    break;
  case 1120llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1697477492u;
    break;
  case 1128llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 6579556u;
    break;
  case 1136llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 1718184051u;
    break;
  default:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044 = 2863311530u;
  }
  switch (DEF_byte_addr__h681) {
  case 16llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 163943u;
    break;
  case 24llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 2147483648u;
    break;
  case 32llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 3992849872u;
    break;
  case 40llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 939524096u;
    break;
  case 48llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 671088640u;
    break;
  case 56llu:
  case 760llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 268435456u;
    break;
  case 64llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 3523215360u;
    break;
  case 72llu:
  case 80llu:
  case 104llu:
  case 216llu:
  case 296llu:
  case 432llu:
  case 456llu:
  case 624llu:
  case 752llu:
  case 904llu:
  case 1152llu:
  case 1160llu:
  case 1168llu:
  case 1176llu:
  case 1184llu:
  case 1192llu:
  case 1200llu:
  case 1208llu:
  case 1216llu:
  case 1224llu:
  case 1232llu:
  case 1240llu:
  case 1248llu:
  case 1256llu:
  case 1264llu:
  case 1272llu:
  case 1280llu:
  case 1288llu:
  case 1296llu:
  case 1304llu:
  case 1312llu:
  case 1320llu:
  case 1328llu:
  case 1336llu:
  case 1344llu:
  case 1352llu:
  case 1360llu:
  case 1368llu:
  case 1376llu:
  case 1384llu:
  case 1392llu:
  case 1400llu:
  case 1408llu:
  case 1416llu:
  case 1424llu:
  case 1432llu:
  case 1440llu:
  case 1448llu:
  case 1456llu:
  case 1464llu:
  case 1472llu:
  case 1480llu:
  case 1488llu:
  case 1496llu:
  case 1504llu:
  case 1512llu:
  case 1520llu:
  case 1528llu:
  case 1536llu:
  case 1544llu:
  case 1552llu:
  case 1560llu:
  case 1568llu:
  case 1576llu:
  case 1584llu:
  case 1592llu:
  case 1600llu:
  case 1608llu:
  case 1616llu:
  case 1624llu:
  case 1632llu:
  case 1640llu:
  case 1648llu:
  case 1656llu:
  case 1664llu:
  case 1672llu:
  case 1680llu:
  case 1688llu:
  case 1696llu:
  case 1704llu:
  case 1712llu:
  case 1720llu:
  case 1728llu:
  case 1736llu:
  case 1744llu:
  case 1752llu:
  case 1760llu:
  case 1768llu:
  case 1776llu:
  case 1784llu:
  case 1792llu:
  case 1800llu:
  case 1808llu:
  case 1816llu:
  case 1824llu:
  case 1832llu:
  case 1840llu:
  case 1848llu:
  case 1856llu:
  case 1864llu:
  case 1872llu:
  case 1880llu:
  case 1888llu:
  case 1896llu:
  case 1904llu:
  case 1912llu:
  case 1920llu:
  case 1928llu:
  case 1936llu:
  case 1944llu:
  case 1952llu:
  case 1960llu:
  case 1968llu:
  case 1976llu:
  case 1984llu:
  case 1992llu:
  case 2000llu:
  case 2008llu:
  case 2016llu:
  case 2024llu:
  case 2032llu:
  case 2040llu:
  case 2048llu:
  case 2056llu:
  case 2064llu:
  case 2072llu:
  case 2080llu:
  case 2088llu:
  case 2096llu:
  case 2104llu:
  case 2112llu:
  case 2120llu:
  case 2128llu:
  case 2136llu:
  case 2144llu:
  case 2152llu:
  case 2160llu:
  case 2168llu:
  case 2176llu:
  case 2184llu:
  case 2192llu:
  case 2200llu:
  case 2208llu:
  case 2216llu:
  case 2224llu:
  case 2232llu:
  case 2240llu:
  case 2248llu:
  case 2256llu:
  case 2264llu:
  case 2272llu:
  case 2280llu:
  case 2288llu:
  case 2296llu:
  case 2304llu:
  case 2312llu:
  case 2320llu:
  case 2328llu:
  case 2336llu:
  case 2344llu:
  case 2352llu:
  case 2360llu:
  case 2368llu:
  case 2376llu:
  case 2384llu:
  case 2392llu:
  case 2400llu:
  case 2408llu:
  case 2416llu:
  case 2424llu:
  case 2432llu:
  case 2440llu:
  case 2448llu:
  case 2456llu:
  case 2464llu:
  case 2472llu:
  case 2480llu:
  case 2488llu:
  case 2496llu:
  case 2504llu:
  case 2512llu:
  case 2520llu:
  case 2528llu:
  case 2536llu:
  case 2544llu:
  case 2552llu:
  case 2560llu:
  case 2568llu:
  case 2576llu:
  case 2584llu:
  case 2592llu:
  case 2600llu:
  case 2608llu:
  case 2616llu:
  case 2624llu:
  case 2632llu:
  case 2640llu:
  case 2648llu:
  case 2656llu:
  case 2664llu:
  case 2672llu:
  case 2680llu:
  case 2688llu:
  case 2696llu:
  case 2704llu:
  case 2712llu:
  case 2720llu:
  case 2728llu:
  case 2736llu:
  case 2744llu:
  case 2752llu:
  case 2760llu:
  case 2768llu:
  case 2776llu:
  case 2784llu:
  case 2792llu:
  case 2800llu:
  case 2808llu:
  case 2816llu:
  case 2824llu:
  case 2832llu:
  case 2840llu:
  case 2848llu:
  case 2856llu:
  case 2864llu:
  case 2872llu:
  case 2880llu:
  case 2888llu:
  case 2896llu:
  case 2904llu:
  case 2912llu:
  case 2920llu:
  case 2928llu:
  case 2936llu:
  case 2944llu:
  case 2952llu:
  case 2960llu:
  case 2968llu:
  case 2976llu:
  case 2984llu:
  case 2992llu:
  case 3000llu:
  case 3008llu:
  case 3016llu:
  case 3024llu:
  case 3032llu:
  case 3040llu:
  case 3048llu:
  case 3056llu:
  case 3064llu:
  case 3072llu:
  case 3080llu:
  case 3088llu:
  case 3096llu:
  case 3104llu:
  case 3112llu:
  case 3120llu:
  case 3128llu:
  case 3136llu:
  case 3144llu:
  case 3152llu:
  case 3160llu:
  case 3168llu:
  case 3176llu:
  case 3184llu:
  case 3192llu:
  case 3200llu:
  case 3208llu:
  case 3216llu:
  case 3224llu:
  case 3232llu:
  case 3240llu:
  case 3248llu:
  case 3256llu:
  case 3264llu:
  case 3272llu:
  case 3280llu:
  case 3288llu:
  case 3296llu:
  case 3304llu:
  case 3312llu:
  case 3320llu:
  case 3328llu:
  case 3336llu:
  case 3344llu:
  case 3352llu:
  case 3360llu:
  case 3368llu:
  case 3376llu:
  case 3384llu:
  case 3392llu:
  case 3400llu:
  case 3408llu:
  case 3416llu:
  case 3424llu:
  case 3432llu:
  case 3440llu:
  case 3448llu:
  case 3456llu:
  case 3464llu:
  case 3472llu:
  case 3480llu:
  case 3488llu:
  case 3496llu:
  case 3504llu:
  case 3512llu:
  case 3520llu:
  case 3528llu:
  case 3536llu:
  case 3544llu:
  case 3552llu:
  case 3560llu:
  case 3568llu:
  case 3576llu:
  case 3584llu:
  case 3592llu:
  case 3600llu:
  case 3608llu:
  case 3616llu:
  case 3624llu:
  case 3632llu:
  case 3640llu:
  case 3648llu:
  case 3656llu:
  case 3664llu:
  case 3672llu:
  case 3680llu:
  case 3688llu:
  case 3696llu:
  case 3704llu:
  case 3712llu:
  case 3720llu:
  case 3728llu:
  case 3736llu:
  case 3744llu:
  case 3752llu:
  case 3760llu:
  case 3768llu:
  case 3776llu:
  case 3784llu:
  case 3792llu:
  case 3800llu:
  case 3808llu:
  case 3816llu:
  case 3824llu:
  case 3832llu:
  case 3840llu:
  case 3848llu:
  case 3856llu:
  case 3864llu:
  case 3872llu:
  case 3880llu:
  case 3888llu:
  case 3896llu:
  case 3904llu:
  case 3912llu:
  case 3920llu:
  case 3928llu:
  case 3936llu:
  case 3944llu:
  case 3952llu:
  case 3960llu:
  case 3968llu:
  case 3976llu:
  case 3984llu:
  case 3992llu:
  case 4000llu:
  case 4008llu:
  case 4016llu:
  case 4024llu:
  case 4032llu:
  case 4040llu:
  case 4048llu:
  case 4056llu:
  case 4064llu:
  case 4072llu:
  case 4080llu:
  case 4088llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 0u;
    break;
  case 88llu:
  case 256llu:
  case 408llu:
  case 448llu:
  case 504llu:
  case 520llu:
  case 536llu:
  case 608llu:
  case 768llu:
  case 776llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 16777216u;
    break;
  case 96llu:
  case 112llu:
  case 128llu:
  case 208llu:
  case 224llu:
  case 240llu:
  case 320llu:
  case 368llu:
  case 392llu:
  case 464llu:
  case 576llu:
  case 616llu:
  case 632llu:
  case 648llu:
  case 696llu:
  case 728llu:
  case 784llu:
  case 840llu:
  case 864llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 50331648u;
    break;
  case 120llu:
  case 232llu:
  case 640llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 251658240u;
    break;
  case 136llu:
  case 328llu:
  case 472llu:
  case 656llu:
  case 736llu:
  case 848llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 452984832u;
    break;
  case 144llu:
  case 664llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1932292705u;
    break;
  case 152llu:
  case 672llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1918984749u;
    break;
  case 160llu:
  case 336llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 118u;
    break;
  case 168llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 301989888u;
    break;
  case 176llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1650615157u;
    break;
  case 184llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1701538160u;
    break;
  case 192llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 101u;
    break;
  case 200llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1937076323u;
    break;
  case 248llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 738197504u;
    break;
  case 264llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 48u;
    break;
  case 272llu:
  case 288llu:
  case 440llu:
  case 496llu:
  case 512llu:
  case 896llu:
  case 912llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 67108864u;
    break;
  case 280llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 7696483u;
    break;
  case 304llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 83886080u;
    break;
  case 312llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 2036427631u;
    break;
  case 344llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 218103808u;
    break;
  case 352llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 875984498u;
    break;
  case 360llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1937072996u;
    break;
  case 376llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1610612736u;
    break;
  case 384llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1987259510u;
    break;
  case 400llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1761607680u;
    break;
  case 416llu:
  case 1120llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1886745202u;
    break;
  case 424llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1869771886u;
    break;
  case 480llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1885547638u;
    break;
  case 488llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 25460u;
    break;
  case 528llu:
  case 816llu:
  case 928llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 33554432u;
    break;
  case 544llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 943749490u;
    break;
  case 552llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 3158064u;
    break;
  case 560llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 117440512u;
    break;
  case 568llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1869440365u;
    break;
  case 584llu:
  case 792llu:
  case 872llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1258291200u;
    break;
  case 592llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 128u;
    break;
  case 600llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 16u;
    break;
  case 680llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1769144419u;
    break;
  case 688llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1937072685u;
    break;
  case 704llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 2902458368u;
    break;
  case 712llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1852402787u;
    break;
  case 720llu:
  case 832llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 808464432u;
    break;
  case 744llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1818438774u;
    break;
  case 800llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 2u;
    break;
  case 808llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 3072u;
    break;
  case 824llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1953653109u;
    break;
  case 856llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1630549301u;
    break;
  case 880llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 192u;
    break;
  case 888llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 134217728u;
    break;
  case 920llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 2157352960u;
    break;
  case 936llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1684300067u;
    break;
  case 944llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1818583853u;
    break;
  case 952llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1702521203u;
    break;
  case 960llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1660973932u;
    break;
  case 968llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1818388852u;
    break;
  case 976llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 7103844u;
    break;
  case 984llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1702060386u;
    break;
  case 992llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1852142961u;
    break;
  case 1000llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1667855973u;
    break;
  case 1008llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1912628592u;
    break;
  case 1016llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1970561396u;
    break;
  case 1024llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 745956211u;
    break;
  case 1032llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 762670445u;
    break;
  case 1040llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1869374208u;
    break;
  case 1048llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1970365810u;
    break;
  case 1056llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1852384000u;
    break;
  case 1064llu:
  case 1080llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 762605685u;
    break;
  case 1072llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1852375155u;
    break;
  case 1088llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1819045746u;
    break;
  case 1096llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 2020961897u;
    break;
  case 1104llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1701602414u;
    break;
  case 1112llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 7562599u;
    break;
  case 1128llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 1852142712u;
    break;
  case 1136llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 761750898u;
    break;
  case 1144llu:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 116u;
    break;
  default:
    DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187 = 2863311530u;
  }
  switch (DEF_byte_addr__h681) {
  case 0llu:
    DEF_data64__h926 = 144825004435964567llu;
    break;
  case 8llu:
    DEF_data64__h926 = 108845620768286067llu;
    break;
  default:
    DEF_data64__h926 = (((tUInt64)(DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1044)) << 32u) | (tUInt64)(DEF_IF_slave_xactor_f_rd_addr_first_BITS_66_TO_3_1_ETC___d1187);
  }
  DEF__0_CONCAT_IF_slave_xactor_f_rd_addr_first_BITS__ETC___d1191.build_concat(17179869183llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_data64__h926 >> 32u))),
									       32u,
									       34u).set_whole_word((tUInt32)(DEF_data64__h926),
												   0u);
  DEF_IF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO__ETC___d1192 = DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18 ? UWide_literal_66_h20000000000000000 : DEF__0_CONCAT_IF_slave_xactor_f_rd_addr_first_BITS__ETC___d1191;
  INST_slave_xactor_f_rd_addr.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18)
      DEF_v__h784 = dollar_stime(sim_hdl);
  DEF_v__h778 = DEF_v__h784 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_v__h778);
    if (DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_3, &__str_literal_4);
    if (DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_5, DEF_addr__h691);
    if (DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_6, &__str_literal_7);
    if (DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_5,
		   DEF_slave_xactor_f_rd_addr_first_BITS_2_TO_0___d21);
    if (DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_6, &__str_literal_8);
    if (DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_5, (tUInt8)0u, &__str_literal_9);
    if (DEF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO_3_E_ETC___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
  }
  INST_slave_xactor_f_rd_data.METH_enq(DEF_IF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO__ETC___d1192);
}

void MOD_mkBoot_ROM::RL_rl_process_wr_req()
{
  tUInt32 DEF_v__h8826;
  tUInt8 DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209;
  tUInt8 DEF_IF_NOT_slave_xactor_f_wr_addr_first__199_BITS__ETC___d1213;
  tUInt8 DEF_slave_xactor_f_wr_addr_first__199_BITS_2_TO_0___d1212;
  tUInt64 DEF_addr__h8757;
  DEF_slave_xactor_f_wr_addr_first____d1199 = INST_slave_xactor_f_wr_addr.METH_first();
  DEF_lim__h8758 = INST_rg_addr_lim.METH_read();
  DEF_base__h8756 = INST_rg_addr_base.METH_read();
  DEF_slave_xactor_f_wr_addr_first__199_BITS_2_TO_0___d1212 = DEF_slave_xactor_f_wr_addr_first____d1199.get_bits_in_word8(0u,
															  0u,
															  3u);
  DEF_addr__h8757 = primExtract64(64u,
				  67u,
				  DEF_slave_xactor_f_wr_addr_first____d1199,
				  32u,
				  66u,
				  32u,
				  3u);
  DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209 = !(DEF_slave_xactor_f_wr_addr_first____d1199.get_bits_in_word8(0u,
																 3u,
																 3u) == (tUInt8)0u) || (!(DEF_base__h8756 <= DEF_addr__h8757) || !(DEF_addr__h8757 < DEF_lim__h8758));
  DEF_IF_NOT_slave_xactor_f_wr_addr_first__199_BITS__ETC___d1213 = DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209 ? (tUInt8)2u : (tUInt8)0u;
  INST_slave_xactor_f_wr_addr.METH_deq();
  INST_slave_xactor_f_wr_data.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209)
      DEF_v__h8832 = dollar_stime(sim_hdl);
  DEF_v__h8826 = DEF_v__h8832 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_11, DEF_v__h8826);
    if (DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_12, &__str_literal_13);
    if (DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_5, DEF_addr__h8757);
    if (DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_6, &__str_literal_14);
    if (DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_5,
		   DEF_slave_xactor_f_wr_addr_first__199_BITS_2_TO_0___d1212);
    if (DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_6, &__str_literal_15);
    if (DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_5, (tUInt8)0u, &__str_literal_9);
    if (DEF_NOT_slave_xactor_f_wr_addr_first__199_BITS_5_T_ETC___d1209)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
  }
  INST_slave_xactor_f_wr_resp.METH_enq(DEF_IF_NOT_slave_xactor_f_wr_addr_first__199_BITS__ETC___d1213);
}


/* Methods */

tUInt8 MOD_mkBoot_ROM::METH_slave_m_buser()
{
  PORT_slave_buser = (tUInt8)0u;
  return PORT_slave_buser;
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_buser()
{
  tUInt8 PORT_RDY_slave_m_buser;
  tUInt8 DEF_CAN_FIRE_slave_m_buser;
  DEF_CAN_FIRE_slave_m_buser = (tUInt8)1u;
  PORT_RDY_slave_m_buser = DEF_CAN_FIRE_slave_m_buser;
  return PORT_RDY_slave_m_buser;
}

tUInt8 MOD_mkBoot_ROM::METH_slave_m_ruser()
{
  PORT_slave_ruser = (tUInt8)0u;
  return PORT_slave_ruser;
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_ruser()
{
  tUInt8 PORT_RDY_slave_m_ruser;
  tUInt8 DEF_CAN_FIRE_slave_m_ruser;
  DEF_CAN_FIRE_slave_m_ruser = (tUInt8)1u;
  PORT_RDY_slave_m_ruser = DEF_CAN_FIRE_slave_m_ruser;
  return PORT_RDY_slave_m_ruser;
}

void MOD_mkBoot_ROM::METH_set_addr_map(tUInt64 ARG_set_addr_map_addr_base,
				       tUInt64 ARG_set_addr_map_addr_lim)
{
  tUInt32 DEF_v__h9080;
  tUInt32 DEF_v__h9190;
  tUInt8 DEF_NOT_set_addr_map_addr_base_BITS_2_TO_0_214_EQ__ETC___d1216;
  tUInt8 DEF_NOT_set_addr_map_addr_lim_BITS_2_TO_0_219_EQ_0_ETC___d1221;
  tUInt8 DEF_x__h9035;
  tUInt8 DEF_x__h9149;
  DEF_x__h9149 = (tUInt8)((tUInt8)7u & ARG_set_addr_map_addr_lim);
  DEF_x__h9035 = (tUInt8)((tUInt8)7u & ARG_set_addr_map_addr_base);
  DEF_NOT_set_addr_map_addr_lim_BITS_2_TO_0_219_EQ_0_ETC___d1221 = !(DEF_x__h9149 == (tUInt8)0u);
  DEF_NOT_set_addr_map_addr_base_BITS_2_TO_0_214_EQ__ETC___d1216 = !(DEF_x__h9035 == (tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_set_addr_map_addr_base_BITS_2_TO_0_214_EQ__ETC___d1216)
      DEF_v__h9086 = dollar_stime(sim_hdl);
  DEF_v__h9080 = DEF_v__h9086 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_set_addr_map_addr_base_BITS_2_TO_0_214_EQ__ETC___d1216)
      dollar_display(sim_hdl,
		     this,
		     "s,32,64",
		     &__str_literal_16,
		     DEF_v__h9080,
		     ARG_set_addr_map_addr_base);
    if (DEF_NOT_set_addr_map_addr_lim_BITS_2_TO_0_219_EQ_0_ETC___d1221)
      DEF_v__h9196 = dollar_stime(sim_hdl);
  }
  DEF_v__h9190 = DEF_v__h9196 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_set_addr_map_addr_lim_BITS_2_TO_0_219_EQ_0_ETC___d1221)
      dollar_display(sim_hdl,
		     this,
		     "s,32,64",
		     &__str_literal_17,
		     DEF_v__h9190,
		     ARG_set_addr_map_addr_lim);
  INST_rg_addr_base.METH_write(ARG_set_addr_map_addr_base);
  INST_rg_module_ready.METH_write((tUInt8)1u);
  INST_rg_addr_lim.METH_write(ARG_set_addr_map_addr_lim);
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_set_addr_map()
{
  tUInt8 DEF_CAN_FIRE_set_addr_map;
  tUInt8 PORT_RDY_set_addr_map;
  DEF_CAN_FIRE_set_addr_map = (tUInt8)1u;
  PORT_RDY_set_addr_map = DEF_CAN_FIRE_set_addr_map;
  return PORT_RDY_set_addr_map;
}

void MOD_mkBoot_ROM::METH_slave_m_awvalid(tUInt8 ARG_slave_awvalid,
					  tUInt64 ARG_slave_awaddr,
					  tUInt8 ARG_slave_awprot,
					  tUInt8 ARG_slave_awuser)
{
  tUInt8 DEF_slave_awvalid_AND_slave_xactor_f_wr_addr_i_not_ETC___d1225;
  if (PORT_RDY_slave_m_awvalid)
  {
    DEF_slave_xactor_f_wr_addr_i_notFull____d1224 = INST_slave_xactor_f_wr_addr.METH_i_notFull();
    DEF_slave_awvalid_AND_slave_xactor_f_wr_addr_i_not_ETC___d1225 = ARG_slave_awvalid && DEF_slave_xactor_f_wr_addr_i_notFull____d1224;
    DEF_slave_awaddr_CONCAT_slave_awprot___d1226.set_bits_in_word((tUInt8)(ARG_slave_awaddr >> 61u),
								  2u,
								  0u,
								  3u).set_whole_word((tUInt32)(ARG_slave_awaddr >> 29u),
										     1u).set_whole_word((((tUInt32)(536870911u & ARG_slave_awaddr)) << 3u) | (tUInt32)(ARG_slave_awprot),
													0u);
    if (DEF_slave_awvalid_AND_slave_xactor_f_wr_addr_i_not_ETC___d1225)
      INST_slave_xactor_f_wr_addr.METH_enq(DEF_slave_awaddr_CONCAT_slave_awprot___d1226);
  }
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_awvalid()
{
  tUInt8 DEF_CAN_FIRE_slave_m_awvalid;
  DEF_CAN_FIRE_slave_m_awvalid = (tUInt8)1u;
  PORT_RDY_slave_m_awvalid = DEF_CAN_FIRE_slave_m_awvalid;
  return PORT_RDY_slave_m_awvalid;
}

tUInt8 MOD_mkBoot_ROM::METH_slave_m_awready()
{
  DEF_slave_xactor_f_wr_addr_i_notFull____d1224 = INST_slave_xactor_f_wr_addr.METH_i_notFull();
  PORT_slave_awready = DEF_slave_xactor_f_wr_addr_i_notFull____d1224;
  return PORT_slave_awready;
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_awready()
{
  tUInt8 PORT_RDY_slave_m_awready;
  tUInt8 DEF_CAN_FIRE_slave_m_awready;
  DEF_CAN_FIRE_slave_m_awready = (tUInt8)1u;
  PORT_RDY_slave_m_awready = DEF_CAN_FIRE_slave_m_awready;
  return PORT_RDY_slave_m_awready;
}

void MOD_mkBoot_ROM::METH_slave_m_wvalid(tUInt8 ARG_slave_wvalid,
					 tUInt64 ARG_slave_wdata,
					 tUInt8 ARG_slave_wstrb)
{
  tUInt8 DEF_slave_wvalid_AND_slave_xactor_f_wr_data_i_notF_ETC___d1228;
  if (PORT_RDY_slave_m_wvalid)
  {
    DEF_slave_xactor_f_wr_data_i_notFull____d1227 = INST_slave_xactor_f_wr_data.METH_i_notFull();
    DEF_slave_wvalid_AND_slave_xactor_f_wr_data_i_notF_ETC___d1228 = ARG_slave_wvalid && DEF_slave_xactor_f_wr_data_i_notFull____d1227;
    DEF_slave_wdata_CONCAT_slave_wstrb___d1229.set_bits_in_word((tUInt8)(ARG_slave_wdata >> 56u),
								2u,
								0u,
								8u).set_whole_word((tUInt32)(ARG_slave_wdata >> 24u),
										   1u).set_whole_word((((tUInt32)(16777215u & ARG_slave_wdata)) << 8u) | (tUInt32)(ARG_slave_wstrb),
												      0u);
    if (DEF_slave_wvalid_AND_slave_xactor_f_wr_data_i_notF_ETC___d1228)
      INST_slave_xactor_f_wr_data.METH_enq(DEF_slave_wdata_CONCAT_slave_wstrb___d1229);
  }
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_wvalid()
{
  tUInt8 DEF_CAN_FIRE_slave_m_wvalid;
  DEF_CAN_FIRE_slave_m_wvalid = (tUInt8)1u;
  PORT_RDY_slave_m_wvalid = DEF_CAN_FIRE_slave_m_wvalid;
  return PORT_RDY_slave_m_wvalid;
}

tUInt8 MOD_mkBoot_ROM::METH_slave_m_wready()
{
  DEF_slave_xactor_f_wr_data_i_notFull____d1227 = INST_slave_xactor_f_wr_data.METH_i_notFull();
  PORT_slave_wready = DEF_slave_xactor_f_wr_data_i_notFull____d1227;
  return PORT_slave_wready;
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_wready()
{
  tUInt8 PORT_RDY_slave_m_wready;
  tUInt8 DEF_CAN_FIRE_slave_m_wready;
  DEF_CAN_FIRE_slave_m_wready = (tUInt8)1u;
  PORT_RDY_slave_m_wready = DEF_CAN_FIRE_slave_m_wready;
  return PORT_RDY_slave_m_wready;
}

tUInt8 MOD_mkBoot_ROM::METH_slave_m_bvalid()
{
  DEF_slave_xactor_f_wr_resp_i_notEmpty____d1230 = INST_slave_xactor_f_wr_resp.METH_i_notEmpty();
  PORT_slave_bvalid = DEF_slave_xactor_f_wr_resp_i_notEmpty____d1230;
  return PORT_slave_bvalid;
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_bvalid()
{
  tUInt8 PORT_RDY_slave_m_bvalid;
  tUInt8 DEF_CAN_FIRE_slave_m_bvalid;
  DEF_CAN_FIRE_slave_m_bvalid = (tUInt8)1u;
  PORT_RDY_slave_m_bvalid = DEF_CAN_FIRE_slave_m_bvalid;
  return PORT_RDY_slave_m_bvalid;
}

tUInt8 MOD_mkBoot_ROM::METH_slave_m_bresp()
{
  PORT_slave_bresp = INST_slave_xactor_f_wr_resp.METH_first();
  return PORT_slave_bresp;
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_bresp()
{
  tUInt8 PORT_RDY_slave_m_bresp;
  tUInt8 DEF_CAN_FIRE_slave_m_bresp;
  DEF_CAN_FIRE_slave_m_bresp = (tUInt8)1u;
  PORT_RDY_slave_m_bresp = DEF_CAN_FIRE_slave_m_bresp;
  return PORT_RDY_slave_m_bresp;
}

void MOD_mkBoot_ROM::METH_slave_m_bready(tUInt8 ARG_slave_bready)
{
  tUInt8 DEF_slave_bready_AND_slave_xactor_f_wr_resp_i_notE_ETC___d1231;
  if (PORT_RDY_slave_m_bready)
  {
    DEF_slave_xactor_f_wr_resp_i_notEmpty____d1230 = INST_slave_xactor_f_wr_resp.METH_i_notEmpty();
    DEF_slave_bready_AND_slave_xactor_f_wr_resp_i_notE_ETC___d1231 = ARG_slave_bready && DEF_slave_xactor_f_wr_resp_i_notEmpty____d1230;
    if (DEF_slave_bready_AND_slave_xactor_f_wr_resp_i_notE_ETC___d1231)
      INST_slave_xactor_f_wr_resp.METH_deq();
  }
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_bready()
{
  tUInt8 DEF_CAN_FIRE_slave_m_bready;
  DEF_CAN_FIRE_slave_m_bready = (tUInt8)1u;
  PORT_RDY_slave_m_bready = DEF_CAN_FIRE_slave_m_bready;
  return PORT_RDY_slave_m_bready;
}

void MOD_mkBoot_ROM::METH_slave_m_arvalid(tUInt8 ARG_slave_arvalid,
					  tUInt64 ARG_slave_araddr,
					  tUInt8 ARG_slave_arprot,
					  tUInt8 ARG_slave_aruser)
{
  tUInt8 DEF_slave_arvalid_AND_slave_xactor_f_rd_addr_i_not_ETC___d1233;
  if (PORT_RDY_slave_m_arvalid)
  {
    DEF_slave_xactor_f_rd_addr_i_notFull____d1232 = INST_slave_xactor_f_rd_addr.METH_i_notFull();
    DEF_slave_arvalid_AND_slave_xactor_f_rd_addr_i_not_ETC___d1233 = ARG_slave_arvalid && DEF_slave_xactor_f_rd_addr_i_notFull____d1232;
    DEF_slave_araddr_CONCAT_slave_arprot___d1234.set_bits_in_word((tUInt8)(ARG_slave_araddr >> 61u),
								  2u,
								  0u,
								  3u).set_whole_word((tUInt32)(ARG_slave_araddr >> 29u),
										     1u).set_whole_word((((tUInt32)(536870911u & ARG_slave_araddr)) << 3u) | (tUInt32)(ARG_slave_arprot),
													0u);
    if (DEF_slave_arvalid_AND_slave_xactor_f_rd_addr_i_not_ETC___d1233)
      INST_slave_xactor_f_rd_addr.METH_enq(DEF_slave_araddr_CONCAT_slave_arprot___d1234);
  }
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_arvalid()
{
  tUInt8 DEF_CAN_FIRE_slave_m_arvalid;
  DEF_CAN_FIRE_slave_m_arvalid = (tUInt8)1u;
  PORT_RDY_slave_m_arvalid = DEF_CAN_FIRE_slave_m_arvalid;
  return PORT_RDY_slave_m_arvalid;
}

tUInt8 MOD_mkBoot_ROM::METH_slave_m_arready()
{
  DEF_slave_xactor_f_rd_addr_i_notFull____d1232 = INST_slave_xactor_f_rd_addr.METH_i_notFull();
  PORT_slave_arready = DEF_slave_xactor_f_rd_addr_i_notFull____d1232;
  return PORT_slave_arready;
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_arready()
{
  tUInt8 PORT_RDY_slave_m_arready;
  tUInt8 DEF_CAN_FIRE_slave_m_arready;
  DEF_CAN_FIRE_slave_m_arready = (tUInt8)1u;
  PORT_RDY_slave_m_arready = DEF_CAN_FIRE_slave_m_arready;
  return PORT_RDY_slave_m_arready;
}

tUInt8 MOD_mkBoot_ROM::METH_slave_m_rvalid()
{
  DEF_slave_xactor_f_rd_data_i_notEmpty____d1235 = INST_slave_xactor_f_rd_data.METH_i_notEmpty();
  PORT_slave_rvalid = DEF_slave_xactor_f_rd_data_i_notEmpty____d1235;
  return PORT_slave_rvalid;
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_rvalid()
{
  tUInt8 PORT_RDY_slave_m_rvalid;
  tUInt8 DEF_CAN_FIRE_slave_m_rvalid;
  DEF_CAN_FIRE_slave_m_rvalid = (tUInt8)1u;
  PORT_RDY_slave_m_rvalid = DEF_CAN_FIRE_slave_m_rvalid;
  return PORT_RDY_slave_m_rvalid;
}

tUInt8 MOD_mkBoot_ROM::METH_slave_m_rresp()
{
  DEF_slave_xactor_f_rd_data_first____d1236 = INST_slave_xactor_f_rd_data.METH_first();
  PORT_slave_rresp = DEF_slave_xactor_f_rd_data_first____d1236.get_bits_in_word8(2u, 0u, 2u);
  return PORT_slave_rresp;
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_rresp()
{
  tUInt8 PORT_RDY_slave_m_rresp;
  tUInt8 DEF_CAN_FIRE_slave_m_rresp;
  DEF_CAN_FIRE_slave_m_rresp = (tUInt8)1u;
  PORT_RDY_slave_m_rresp = DEF_CAN_FIRE_slave_m_rresp;
  return PORT_RDY_slave_m_rresp;
}

tUInt64 MOD_mkBoot_ROM::METH_slave_m_rdata()
{
  DEF_slave_xactor_f_rd_data_first____d1236 = INST_slave_xactor_f_rd_data.METH_first();
  PORT_slave_rdata = primExtract64(64u,
				   66u,
				   DEF_slave_xactor_f_rd_data_first____d1236,
				   32u,
				   63u,
				   32u,
				   0u);
  return PORT_slave_rdata;
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_rdata()
{
  tUInt8 PORT_RDY_slave_m_rdata;
  tUInt8 DEF_CAN_FIRE_slave_m_rdata;
  DEF_CAN_FIRE_slave_m_rdata = (tUInt8)1u;
  PORT_RDY_slave_m_rdata = DEF_CAN_FIRE_slave_m_rdata;
  return PORT_RDY_slave_m_rdata;
}

void MOD_mkBoot_ROM::METH_slave_m_rready(tUInt8 ARG_slave_rready)
{
  tUInt8 DEF_slave_rready_AND_slave_xactor_f_rd_data_i_notE_ETC___d1237;
  if (PORT_RDY_slave_m_rready)
  {
    DEF_slave_xactor_f_rd_data_i_notEmpty____d1235 = INST_slave_xactor_f_rd_data.METH_i_notEmpty();
    DEF_slave_rready_AND_slave_xactor_f_rd_data_i_notE_ETC___d1237 = ARG_slave_rready && DEF_slave_xactor_f_rd_data_i_notEmpty____d1235;
    if (DEF_slave_rready_AND_slave_xactor_f_rd_data_i_notE_ETC___d1237)
      INST_slave_xactor_f_rd_data.METH_deq();
  }
}

tUInt8 MOD_mkBoot_ROM::METH_RDY_slave_m_rready()
{
  tUInt8 DEF_CAN_FIRE_slave_m_rready;
  DEF_CAN_FIRE_slave_m_rready = (tUInt8)1u;
  PORT_RDY_slave_m_rready = DEF_CAN_FIRE_slave_m_rready;
  return PORT_RDY_slave_m_rready;
}


/* Reset routines */

void MOD_mkBoot_ROM::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_slave_xactor_f_wr_resp.reset_RST(ARG_rst_in);
  INST_slave_xactor_f_wr_data.reset_RST(ARG_rst_in);
  INST_slave_xactor_f_wr_addr.reset_RST(ARG_rst_in);
  INST_slave_xactor_f_rd_data.reset_RST(ARG_rst_in);
  INST_slave_xactor_f_rd_addr.reset_RST(ARG_rst_in);
  INST_rg_module_ready.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkBoot_ROM::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkBoot_ROM::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_rg_addr_base.dump_state(indent + 2u);
  INST_rg_addr_lim.dump_state(indent + 2u);
  INST_rg_module_ready.dump_state(indent + 2u);
  INST_slave_xactor_f_rd_addr.dump_state(indent + 2u);
  INST_slave_xactor_f_rd_data.dump_state(indent + 2u);
  INST_slave_xactor_f_wr_addr.dump_state(indent + 2u);
  INST_slave_xactor_f_wr_data.dump_state(indent + 2u);
  INST_slave_xactor_f_wr_resp.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkBoot_ROM::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 43u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO__ETC___d1192", 66u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_slave_xactor_f_rd_addr_first_BITS__ETC___d1191", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "base__h8756", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lim__h8758", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_araddr_CONCAT_slave_arprot___d1234", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_awaddr_CONCAT_slave_awprot___d1226", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_wdata_CONCAT_slave_wstrb___d1229", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_rd_addr_first____d6", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_rd_addr_i_notFull____d1232", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_rd_data_first____d1236", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_rd_data_i_notEmpty____d1235", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_wr_addr_first____d1199", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_wr_addr_i_notFull____d1224", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_wr_data_i_notFull____d1227", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_wr_resp_i_notEmpty____d1230", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h784", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h8832", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9086", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9196", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_slave_m_arvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_slave_m_awvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_slave_m_bready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_slave_m_rready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_slave_m_wvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_arready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_awready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_bresp", 2u);
  vcd_write_def(sim_hdl, num++, "slave_buser", 0u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_bvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_rdata", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_rresp", 2u);
  vcd_write_def(sim_hdl, num++, "slave_ruser", 0u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_rvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_wready", 1u);
  num = INST_rg_addr_base.dump_VCD_defs(num);
  num = INST_rg_addr_lim.dump_VCD_defs(num);
  num = INST_rg_module_ready.dump_VCD_defs(num);
  num = INST_slave_xactor_f_rd_addr.dump_VCD_defs(num);
  num = INST_slave_xactor_f_rd_data.dump_VCD_defs(num);
  num = INST_slave_xactor_f_wr_addr.dump_VCD_defs(num);
  num = INST_slave_xactor_f_wr_data.dump_VCD_defs(num);
  num = INST_slave_xactor_f_wr_resp.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkBoot_ROM::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBoot_ROM &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkBoot_ROM::vcd_defs(tVCDDumpType dt, MOD_mkBoot_ROM &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 0u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 0u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO__ETC___d1192) != DEF_IF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO__ETC___d1192)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO__ETC___d1192, 66u);
	backing.DEF_IF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO__ETC___d1192 = DEF_IF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO__ETC___d1192;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_slave_xactor_f_rd_addr_first_BITS__ETC___d1191) != DEF__0_CONCAT_IF_slave_xactor_f_rd_addr_first_BITS__ETC___d1191)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_slave_xactor_f_rd_addr_first_BITS__ETC___d1191, 66u);
	backing.DEF__0_CONCAT_IF_slave_xactor_f_rd_addr_first_BITS__ETC___d1191 = DEF__0_CONCAT_IF_slave_xactor_f_rd_addr_first_BITS__ETC___d1191;
      }
      ++num;
      if ((backing.DEF_base__h8756) != DEF_base__h8756)
      {
	vcd_write_val(sim_hdl, num, DEF_base__h8756, 64u);
	backing.DEF_base__h8756 = DEF_base__h8756;
      }
      ++num;
      if ((backing.DEF_lim__h8758) != DEF_lim__h8758)
      {
	vcd_write_val(sim_hdl, num, DEF_lim__h8758, 64u);
	backing.DEF_lim__h8758 = DEF_lim__h8758;
      }
      ++num;
      if ((backing.DEF_slave_araddr_CONCAT_slave_arprot___d1234) != DEF_slave_araddr_CONCAT_slave_arprot___d1234)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_araddr_CONCAT_slave_arprot___d1234, 67u);
	backing.DEF_slave_araddr_CONCAT_slave_arprot___d1234 = DEF_slave_araddr_CONCAT_slave_arprot___d1234;
      }
      ++num;
      if ((backing.DEF_slave_awaddr_CONCAT_slave_awprot___d1226) != DEF_slave_awaddr_CONCAT_slave_awprot___d1226)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_awaddr_CONCAT_slave_awprot___d1226, 67u);
	backing.DEF_slave_awaddr_CONCAT_slave_awprot___d1226 = DEF_slave_awaddr_CONCAT_slave_awprot___d1226;
      }
      ++num;
      if ((backing.DEF_slave_wdata_CONCAT_slave_wstrb___d1229) != DEF_slave_wdata_CONCAT_slave_wstrb___d1229)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_wdata_CONCAT_slave_wstrb___d1229, 72u);
	backing.DEF_slave_wdata_CONCAT_slave_wstrb___d1229 = DEF_slave_wdata_CONCAT_slave_wstrb___d1229;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_rd_addr_first____d6) != DEF_slave_xactor_f_rd_addr_first____d6)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_rd_addr_first____d6, 67u);
	backing.DEF_slave_xactor_f_rd_addr_first____d6 = DEF_slave_xactor_f_rd_addr_first____d6;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_rd_addr_i_notFull____d1232) != DEF_slave_xactor_f_rd_addr_i_notFull____d1232)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_rd_addr_i_notFull____d1232, 1u);
	backing.DEF_slave_xactor_f_rd_addr_i_notFull____d1232 = DEF_slave_xactor_f_rd_addr_i_notFull____d1232;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_rd_data_first____d1236) != DEF_slave_xactor_f_rd_data_first____d1236)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_rd_data_first____d1236, 66u);
	backing.DEF_slave_xactor_f_rd_data_first____d1236 = DEF_slave_xactor_f_rd_data_first____d1236;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_rd_data_i_notEmpty____d1235) != DEF_slave_xactor_f_rd_data_i_notEmpty____d1235)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_rd_data_i_notEmpty____d1235, 1u);
	backing.DEF_slave_xactor_f_rd_data_i_notEmpty____d1235 = DEF_slave_xactor_f_rd_data_i_notEmpty____d1235;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_wr_addr_first____d1199) != DEF_slave_xactor_f_wr_addr_first____d1199)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_wr_addr_first____d1199, 67u);
	backing.DEF_slave_xactor_f_wr_addr_first____d1199 = DEF_slave_xactor_f_wr_addr_first____d1199;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_wr_addr_i_notFull____d1224) != DEF_slave_xactor_f_wr_addr_i_notFull____d1224)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_wr_addr_i_notFull____d1224, 1u);
	backing.DEF_slave_xactor_f_wr_addr_i_notFull____d1224 = DEF_slave_xactor_f_wr_addr_i_notFull____d1224;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_wr_data_i_notFull____d1227) != DEF_slave_xactor_f_wr_data_i_notFull____d1227)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_wr_data_i_notFull____d1227, 1u);
	backing.DEF_slave_xactor_f_wr_data_i_notFull____d1227 = DEF_slave_xactor_f_wr_data_i_notFull____d1227;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_wr_resp_i_notEmpty____d1230) != DEF_slave_xactor_f_wr_resp_i_notEmpty____d1230)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_wr_resp_i_notEmpty____d1230, 1u);
	backing.DEF_slave_xactor_f_wr_resp_i_notEmpty____d1230 = DEF_slave_xactor_f_wr_resp_i_notEmpty____d1230;
      }
      ++num;
      if ((backing.DEF_v__h784) != DEF_v__h784)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h784, 32u);
	backing.DEF_v__h784 = DEF_v__h784;
      }
      ++num;
      if ((backing.DEF_v__h8832) != DEF_v__h8832)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h8832, 32u);
	backing.DEF_v__h8832 = DEF_v__h8832;
      }
      ++num;
      if ((backing.DEF_v__h9086) != DEF_v__h9086)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9086, 32u);
	backing.DEF_v__h9086 = DEF_v__h9086;
      }
      ++num;
      if ((backing.DEF_v__h9196) != DEF_v__h9196)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9196, 32u);
	backing.DEF_v__h9196 = DEF_v__h9196;
      }
      ++num;
      if ((backing.PORT_RDY_slave_m_arvalid) != PORT_RDY_slave_m_arvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_slave_m_arvalid, 1u);
	backing.PORT_RDY_slave_m_arvalid = PORT_RDY_slave_m_arvalid;
      }
      ++num;
      if ((backing.PORT_RDY_slave_m_awvalid) != PORT_RDY_slave_m_awvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_slave_m_awvalid, 1u);
	backing.PORT_RDY_slave_m_awvalid = PORT_RDY_slave_m_awvalid;
      }
      ++num;
      if ((backing.PORT_RDY_slave_m_bready) != PORT_RDY_slave_m_bready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_slave_m_bready, 1u);
	backing.PORT_RDY_slave_m_bready = PORT_RDY_slave_m_bready;
      }
      ++num;
      if ((backing.PORT_RDY_slave_m_rready) != PORT_RDY_slave_m_rready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_slave_m_rready, 1u);
	backing.PORT_RDY_slave_m_rready = PORT_RDY_slave_m_rready;
      }
      ++num;
      if ((backing.PORT_RDY_slave_m_wvalid) != PORT_RDY_slave_m_wvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_slave_m_wvalid, 1u);
	backing.PORT_RDY_slave_m_wvalid = PORT_RDY_slave_m_wvalid;
      }
      ++num;
      if ((backing.PORT_slave_arready) != PORT_slave_arready)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_arready, 1u);
	backing.PORT_slave_arready = PORT_slave_arready;
      }
      ++num;
      if ((backing.PORT_slave_awready) != PORT_slave_awready)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_awready, 1u);
	backing.PORT_slave_awready = PORT_slave_awready;
      }
      ++num;
      if ((backing.PORT_slave_bresp) != PORT_slave_bresp)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_bresp, 2u);
	backing.PORT_slave_bresp = PORT_slave_bresp;
      }
      ++num;
      if ((backing.PORT_slave_buser) != PORT_slave_buser)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_buser, 0u);
	backing.PORT_slave_buser = PORT_slave_buser;
      }
      ++num;
      if ((backing.PORT_slave_bvalid) != PORT_slave_bvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_bvalid, 1u);
	backing.PORT_slave_bvalid = PORT_slave_bvalid;
      }
      ++num;
      if ((backing.PORT_slave_rdata) != PORT_slave_rdata)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_rdata, 64u);
	backing.PORT_slave_rdata = PORT_slave_rdata;
      }
      ++num;
      if ((backing.PORT_slave_rresp) != PORT_slave_rresp)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_rresp, 2u);
	backing.PORT_slave_rresp = PORT_slave_rresp;
      }
      ++num;
      if ((backing.PORT_slave_ruser) != PORT_slave_ruser)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_ruser, 0u);
	backing.PORT_slave_ruser = PORT_slave_ruser;
      }
      ++num;
      if ((backing.PORT_slave_rvalid) != PORT_slave_rvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_rvalid, 1u);
	backing.PORT_slave_rvalid = PORT_slave_rvalid;
      }
      ++num;
      if ((backing.PORT_slave_wready) != PORT_slave_wready)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_wready, 1u);
	backing.PORT_slave_wready = PORT_slave_wready;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO__ETC___d1192, 66u);
      backing.DEF_IF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO__ETC___d1192 = DEF_IF_NOT_slave_xactor_f_rd_addr_first_BITS_5_TO__ETC___d1192;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_slave_xactor_f_rd_addr_first_BITS__ETC___d1191, 66u);
      backing.DEF__0_CONCAT_IF_slave_xactor_f_rd_addr_first_BITS__ETC___d1191 = DEF__0_CONCAT_IF_slave_xactor_f_rd_addr_first_BITS__ETC___d1191;
      vcd_write_val(sim_hdl, num++, DEF_base__h8756, 64u);
      backing.DEF_base__h8756 = DEF_base__h8756;
      vcd_write_val(sim_hdl, num++, DEF_lim__h8758, 64u);
      backing.DEF_lim__h8758 = DEF_lim__h8758;
      vcd_write_val(sim_hdl, num++, DEF_slave_araddr_CONCAT_slave_arprot___d1234, 67u);
      backing.DEF_slave_araddr_CONCAT_slave_arprot___d1234 = DEF_slave_araddr_CONCAT_slave_arprot___d1234;
      vcd_write_val(sim_hdl, num++, DEF_slave_awaddr_CONCAT_slave_awprot___d1226, 67u);
      backing.DEF_slave_awaddr_CONCAT_slave_awprot___d1226 = DEF_slave_awaddr_CONCAT_slave_awprot___d1226;
      vcd_write_val(sim_hdl, num++, DEF_slave_wdata_CONCAT_slave_wstrb___d1229, 72u);
      backing.DEF_slave_wdata_CONCAT_slave_wstrb___d1229 = DEF_slave_wdata_CONCAT_slave_wstrb___d1229;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_rd_addr_first____d6, 67u);
      backing.DEF_slave_xactor_f_rd_addr_first____d6 = DEF_slave_xactor_f_rd_addr_first____d6;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_rd_addr_i_notFull____d1232, 1u);
      backing.DEF_slave_xactor_f_rd_addr_i_notFull____d1232 = DEF_slave_xactor_f_rd_addr_i_notFull____d1232;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_rd_data_first____d1236, 66u);
      backing.DEF_slave_xactor_f_rd_data_first____d1236 = DEF_slave_xactor_f_rd_data_first____d1236;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_rd_data_i_notEmpty____d1235, 1u);
      backing.DEF_slave_xactor_f_rd_data_i_notEmpty____d1235 = DEF_slave_xactor_f_rd_data_i_notEmpty____d1235;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_wr_addr_first____d1199, 67u);
      backing.DEF_slave_xactor_f_wr_addr_first____d1199 = DEF_slave_xactor_f_wr_addr_first____d1199;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_wr_addr_i_notFull____d1224, 1u);
      backing.DEF_slave_xactor_f_wr_addr_i_notFull____d1224 = DEF_slave_xactor_f_wr_addr_i_notFull____d1224;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_wr_data_i_notFull____d1227, 1u);
      backing.DEF_slave_xactor_f_wr_data_i_notFull____d1227 = DEF_slave_xactor_f_wr_data_i_notFull____d1227;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_wr_resp_i_notEmpty____d1230, 1u);
      backing.DEF_slave_xactor_f_wr_resp_i_notEmpty____d1230 = DEF_slave_xactor_f_wr_resp_i_notEmpty____d1230;
      vcd_write_val(sim_hdl, num++, DEF_v__h784, 32u);
      backing.DEF_v__h784 = DEF_v__h784;
      vcd_write_val(sim_hdl, num++, DEF_v__h8832, 32u);
      backing.DEF_v__h8832 = DEF_v__h8832;
      vcd_write_val(sim_hdl, num++, DEF_v__h9086, 32u);
      backing.DEF_v__h9086 = DEF_v__h9086;
      vcd_write_val(sim_hdl, num++, DEF_v__h9196, 32u);
      backing.DEF_v__h9196 = DEF_v__h9196;
      vcd_write_val(sim_hdl, num++, PORT_RDY_slave_m_arvalid, 1u);
      backing.PORT_RDY_slave_m_arvalid = PORT_RDY_slave_m_arvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_slave_m_awvalid, 1u);
      backing.PORT_RDY_slave_m_awvalid = PORT_RDY_slave_m_awvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_slave_m_bready, 1u);
      backing.PORT_RDY_slave_m_bready = PORT_RDY_slave_m_bready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_slave_m_rready, 1u);
      backing.PORT_RDY_slave_m_rready = PORT_RDY_slave_m_rready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_slave_m_wvalid, 1u);
      backing.PORT_RDY_slave_m_wvalid = PORT_RDY_slave_m_wvalid;
      vcd_write_val(sim_hdl, num++, PORT_slave_arready, 1u);
      backing.PORT_slave_arready = PORT_slave_arready;
      vcd_write_val(sim_hdl, num++, PORT_slave_awready, 1u);
      backing.PORT_slave_awready = PORT_slave_awready;
      vcd_write_val(sim_hdl, num++, PORT_slave_bresp, 2u);
      backing.PORT_slave_bresp = PORT_slave_bresp;
      vcd_write_val(sim_hdl, num++, PORT_slave_buser, 0u);
      backing.PORT_slave_buser = PORT_slave_buser;
      vcd_write_val(sim_hdl, num++, PORT_slave_bvalid, 1u);
      backing.PORT_slave_bvalid = PORT_slave_bvalid;
      vcd_write_val(sim_hdl, num++, PORT_slave_rdata, 64u);
      backing.PORT_slave_rdata = PORT_slave_rdata;
      vcd_write_val(sim_hdl, num++, PORT_slave_rresp, 2u);
      backing.PORT_slave_rresp = PORT_slave_rresp;
      vcd_write_val(sim_hdl, num++, PORT_slave_ruser, 0u);
      backing.PORT_slave_ruser = PORT_slave_ruser;
      vcd_write_val(sim_hdl, num++, PORT_slave_rvalid, 1u);
      backing.PORT_slave_rvalid = PORT_slave_rvalid;
      vcd_write_val(sim_hdl, num++, PORT_slave_wready, 1u);
      backing.PORT_slave_wready = PORT_slave_wready;
    }
}

void MOD_mkBoot_ROM::vcd_prims(tVCDDumpType dt, MOD_mkBoot_ROM &backing)
{
  INST_rg_addr_base.dump_VCD(dt, backing.INST_rg_addr_base);
  INST_rg_addr_lim.dump_VCD(dt, backing.INST_rg_addr_lim);
  INST_rg_module_ready.dump_VCD(dt, backing.INST_rg_module_ready);
  INST_slave_xactor_f_rd_addr.dump_VCD(dt, backing.INST_slave_xactor_f_rd_addr);
  INST_slave_xactor_f_rd_data.dump_VCD(dt, backing.INST_slave_xactor_f_rd_data);
  INST_slave_xactor_f_wr_addr.dump_VCD(dt, backing.INST_slave_xactor_f_wr_addr);
  INST_slave_xactor_f_wr_data.dump_VCD(dt, backing.INST_slave_xactor_f_wr_data);
  INST_slave_xactor_f_wr_resp.dump_VCD(dt, backing.INST_slave_xactor_f_wr_resp);
}
