# noc-router-1x3-rtl-uvm
Designed and verified a packet-based 1Ã—3 NoC router using SystemVerilog and UVM, implementing ready/valid flow control, arbitration, assertions, and coverage-driven verification.

![Image](https://github.com/user-attachments/assets/e135281e-b623-4cbe-a893-ff6167bfb80b)

