Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Aug 15 16:42:16 2023
| Host         : Dilay running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              18 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              60 |           15 |
| Yes          | No                    | Yes                    |              91 |           30 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|   Clock Signal  |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_yavas_BUFG | spi/spi_data_out_i_1_n_0      | spi/rst                       |                1 |              2 |         2.00 |
|  clk_yavas_BUFG | spi/state[0]                  | spi/rst                       |                1 |              4 |         4.00 |
|  clk_yavas_BUFG |                               | spi/rst                       |                3 |              6 |         2.00 |
|  clk_yavas_BUFG | paralel_data_8[5]_i_1_n_0     | spi/rst                       |                1 |              6 |         6.00 |
|  clk_yavas_BUFG | spi/gonderilecek_data_buf_80  |                               |                1 |              6 |         6.00 |
|  clk_yavas_BUFG | paralel_data_16[13]_i_1_n_0   | spi/rst                       |                3 |              7 |         2.33 |
|  clk_yavas_BUFG | spi/gonderilecek_data_buf_160 |                               |                2 |              7 |         3.50 |
|  clk_yavas_BUFG | sayici[4]_i_1_n_0             | spi/rst                       |                3 |              8 |         2.67 |
|  clk_yavas_BUFG | piksel_count0                 | piksel_x[-1111111105]_i_1_n_0 |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG  |                               | spi/rst                       |                3 |             12 |         4.00 |
|  clk_yavas_BUFG | piksel_count0                 |                               |                4 |             15 |         3.75 |
|  clk_yavas_BUFG | sel                           | spi/rst                       |                8 |             32 |         4.00 |
|  clk_yavas_BUFG | piksel_y0                     |                               |                8 |             32 |         4.00 |
|  clk_yavas_BUFG | state[31]_i_1_n_0             | spi/rst                       |               13 |             32 |         2.46 |
+-----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+


