-- FLIP FLOPS

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ff_d is
	generic (N: natural := 4);
	port (clk, rst, set, ena: in std_logic;
			q: out std_logic);
end entity;

-- reset assincrono e sensivel a borda de subida
architecture ff_v1 of ff_d is
begin	
	process(clk, rst)
	begin
		if (rst = '1') then
			q <= '0';
		elsif (rising_edge(clk)) then
			q <= d;
		end if;
	end process
end architecture

configuration ff_cfg of ff_d is
	for ff_v1 end for;
end configuration;