
---------- Begin Simulation Statistics ----------
final_tick                                13984155500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 244122                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425452                       # Number of bytes of host memory used
host_op_rate                                   424651                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    53.63                       # Real time elapsed on the host
host_tick_rate                              260754311                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13092170                       # Number of instructions simulated
sim_ops                                      22773894                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013984                       # Number of seconds simulated
sim_ticks                                 13984155500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.796831                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872174                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2410                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003176                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1710                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5040601                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.357548                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443256                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          186                       # TLB misses on write requests
system.cpu0.numCycles                        27968311                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927710                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               34                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               75                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             23                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              23                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     75                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3092170                       # Number of instructions committed
system.cpu1.committedOps                      5845963                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              9.044881                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1094499                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     786481                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        11418                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     562820                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          412                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       17889596                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.110560                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1043731                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          193                       # TLB misses on write requests
system.cpu1.numCycles                        27968311                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              13167      0.23%      0.23% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4579376     78.33%     78.56% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 11286      0.19%     78.75% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.02%     78.78% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                 7762      0.13%     78.91% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.91% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.91% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.91% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.91% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.91% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.91% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.91% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.02%     78.93% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.93% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.02%     78.94% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  9318      0.16%     79.10% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                35183      0.60%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.01%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.71% # Class of committed instruction
system.cpu1.op_class_0::MemRead                642084     10.98%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               510057      8.72%     99.42% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            21162      0.36%     99.78% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           12612      0.22%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 5845963                       # Class of committed instruction
system.cpu1.tickCycles                       10078715                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        89173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        179370                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       938937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1877939                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            141                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              69203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24135                       # Transaction distribution
system.membus.trans_dist::CleanEvict            65038                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69203                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       269567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       269567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 269567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7317248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7317248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7317248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             90197                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   90197    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               90197                       # Request fanout histogram
system.membus.reqLayer4.occupancy           292608000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          483096500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429360                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429360                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429360                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429360                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13849                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13849                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13849                       # number of overall misses
system.cpu0.icache.overall_misses::total        13849                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    318350500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    318350500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    318350500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    318350500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443209                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443209                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443209                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443209                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005668                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005668                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005668                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005668                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22987.255398                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22987.255398                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22987.255398                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22987.255398                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13833                       # number of writebacks
system.cpu0.icache.writebacks::total            13833                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13849                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13849                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13849                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13849                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    304501500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    304501500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    304501500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    304501500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005668                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005668                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005668                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005668                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21987.255398                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21987.255398                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21987.255398                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21987.255398                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13833                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429360                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429360                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13849                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13849                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    318350500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    318350500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005668                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005668                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22987.255398                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22987.255398                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13849                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13849                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    304501500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    304501500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005668                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005668                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21987.255398                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21987.255398                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999031                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443209                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13849                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.417720                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999031                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559521                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559521                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861400                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861400                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861714                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861714                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226544                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226544                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233621                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233621                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4075482989                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4075482989                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4075482989                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4075482989                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087944                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087944                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095335                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095335                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037212                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037212                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038328                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038328                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17989.807671                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17989.807671                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17444.848661                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17444.848661                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4021                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.828125                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        60944                       # number of writebacks
system.cpu0.dcache.writebacks::total            60944                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8917                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8917                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8917                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8917                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221370                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221370                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3618601000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3618601000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3916238000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3916238000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16627.537024                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16627.537024                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17690.915662                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17690.915662                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221354                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163090                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163090                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2416704500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2416704500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146255                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146255                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14818.226133                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14818.226133                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162627                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162627                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2233491000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2233491000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13733.826486                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13733.826486                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878235                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878235                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63454                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63454                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1658778489                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1658778489                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032680                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032680                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26141.432991                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26141.432991                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8454                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8454                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1385110000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1385110000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25183.818182                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25183.818182                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          314                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          314                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         7077                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         7077                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.957516                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.957516                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    297637000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    297637000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 79518.300828                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 79518.300828                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998946                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083084                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221370                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.479261                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998946                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984050                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984050                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       541081                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          541081                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       541081                       # number of overall hits
system.cpu1.icache.overall_hits::total         541081                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       502597                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        502597                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       502597                       # number of overall misses
system.cpu1.icache.overall_misses::total       502597                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9916983000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9916983000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9916983000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9916983000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1043678                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1043678                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1043678                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1043678                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.481563                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.481563                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.481563                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.481563                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19731.480689                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19731.480689                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19731.480689                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19731.480689                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       502580                       # number of writebacks
system.cpu1.icache.writebacks::total           502580                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       502597                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       502597                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       502597                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       502597                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9414387000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9414387000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9414387000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9414387000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.481563                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.481563                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.481563                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.481563                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18731.482679                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18731.482679                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18731.482679                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18731.482679                       # average overall mshr miss latency
system.cpu1.icache.replacements                502580                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       541081                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         541081                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       502597                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       502597                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9916983000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9916983000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1043678                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1043678                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.481563                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.481563                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19731.480689                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19731.480689                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       502597                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       502597                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9414387000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9414387000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.481563                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.481563                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18731.482679                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18731.482679                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998994                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1043677                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           502596                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.076572                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998994                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8852020                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8852020                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1056904                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1056904                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1056904                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1056904                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       228507                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        228507                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       228507                       # number of overall misses
system.cpu1.dcache.overall_misses::total       228507                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   5334516000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5334516000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   5334516000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5334516000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1285411                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1285411                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1285411                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1285411                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177770                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177770                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177770                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177770                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 23345.087897                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23345.087897                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 23345.087897                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23345.087897                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       127334                       # number of writebacks
system.cpu1.dcache.writebacks::total           127334                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        27321                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        27321                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        27321                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        27321                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       201186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       201186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       201186                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       201186                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4321561500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4321561500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4321561500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4321561500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156515                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156515                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156515                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156515                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 21480.428559                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21480.428559                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 21480.428559                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21480.428559                       # average overall mshr miss latency
system.cpu1.dcache.replacements                201170                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       615192                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         615192                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       147741                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       147741                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2965306000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2965306000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       762933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       762933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.193649                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.193649                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 20070.975559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20070.975559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         5740                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5740                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       142001                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       142001                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2710449000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2710449000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.186125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.186125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 19087.534595                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19087.534595                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       441712                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        441712                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        80766                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        80766                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   2369210000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2369210000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       522478                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       522478                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.154583                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.154583                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29334.249560                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29334.249560                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        21581                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        21581                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        59185                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        59185                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1611112500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1611112500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.113277                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.113277                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 27221.635550                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27221.635550                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999058                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1258090                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           201186                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.253368                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999058                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         10484474                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        10484474                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206447                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              456052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              174364                       # number of demand (read+write) hits
system.l2.demand_hits::total                   848805                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11942                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206447                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             456052                       # number of overall hits
system.l2.overall_hits::.cpu1.data             174364                       # number of overall hits
system.l2.overall_hits::total                  848805                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14923                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             46545                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             26822                       # number of demand (read+write) misses
system.l2.demand_misses::total                  90197                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1907                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14923                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            46545                       # number of overall misses
system.l2.overall_misses::.cpu1.data            26822                       # number of overall misses
system.l2.overall_misses::total                 90197                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    152988000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1259373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3850312000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   2101799500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7364472500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    152988000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1259373000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3850312000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   2101799500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7364472500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13849                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          502597                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          201186                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               939002                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13849                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         502597                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         201186                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              939002                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.137699                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.092609                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.133319                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096056                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.137699                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.092609                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.133319                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096056                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80224.436287                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84391.409234                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82722.354710                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 78361.028260                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81648.752176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80224.436287                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84391.409234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82722.354710                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 78361.028260                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81648.752176                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24135                       # number of writebacks
system.l2.writebacks::total                     24135                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        46545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        26822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             90197                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        46545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        26822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            90197                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    133918000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1110143000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   3384862000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1833579500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6462502500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    133918000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1110143000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   3384862000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1833579500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6462502500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.137699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.092609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.133319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.137699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.092609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.133319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096056                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70224.436287                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74391.409234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72722.354710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 68361.028260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71648.752176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70224.436287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74391.409234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72722.354710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 68361.028260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71648.752176                       # average overall mshr miss latency
system.l2.replacements                          89285                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       188278                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           188278                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       188278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       188278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       516413                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           516413                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       516413                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       516413                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            45651                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 93191                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7460                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13534                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20994                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    654745500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1038089000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1692834500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        59185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            114185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.135636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.228673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.183860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87767.493298                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 76702.305305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80634.205011                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7460                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13534                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    580145500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    902749000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1482894500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.135636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.228673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.183860                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77767.493298                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 66702.305305                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70634.205011                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        456052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             467994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        46545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    152988000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3850312000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4003300000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13849                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       502597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         516446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.137699                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.092609                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.093818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80224.436287                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82722.354710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82624.040287                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        46545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    133918000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   3384862000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3518780000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.137699                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.092609                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.093818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70224.436287                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72722.354710                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72624.040287                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158907                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       128713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            287620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7463                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        13288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           20751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    604627500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1063710500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1668338000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       142001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        308371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.093577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81016.682299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80050.459061                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80397.956725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        13288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        20751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    529997500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    930830500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1460828000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044858                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.093577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71016.682299                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70050.459061                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70397.956725                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.344285                       # Cycle average of tags in use
system.l2.tags.total_refs                     1877909                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     90309                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.794262                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.191435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       85.192912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      548.932184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      153.077385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      228.950368                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.083196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.536067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.149490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.223584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998383                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15113813                       # Number of tag accesses
system.l2.tags.data_accesses                 15113813                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        122048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        955072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2978880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1716608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5772608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       122048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2978880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3100928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1544640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1544640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          46545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          26822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24135                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24135                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8727592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         68296723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        213018226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        122753784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             412796325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8727592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    213018226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        221745818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      110456438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110456438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      110456438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8727592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        68296723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       213018226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       122753784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            523252763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     20791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     46545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     22448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000469718500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1256                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1256                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              196358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19543                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90197                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24135                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90197                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24135                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4414                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3344                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1190                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1192176750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  428915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2800608000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13897.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32647.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    52453                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17071                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90197                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24135                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   72968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.176529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.161931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.266551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12202     32.96%     32.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15336     41.42%     74.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5789     15.64%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1547      4.18%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          966      2.61%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          333      0.90%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          169      0.46%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          123      0.33%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          560      1.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37025                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.266720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.124416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.354568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            464     36.94%     36.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          762     60.67%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           17      1.35%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.48%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.24%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1256                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.533439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.508268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              934     74.36%     74.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.96%     75.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              277     22.05%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      2.31%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.24%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1256                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5490112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  282496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1329024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5772608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1544640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       392.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        95.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    412.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13983668000                       # Total gap between requests
system.mem_ctrls.avgGap                     122307.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       122048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       952512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2978880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1436672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1329024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8727591.737663386390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68113659.062215089798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 213018226.234683960676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 102735699.699563562870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 95037844.795132607222                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        46545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        26822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24135                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     55724000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    496356000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1474997250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    773530750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 340741003500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29220.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33261.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31689.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     28839.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14118127.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            167989920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             89288760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           405973260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           54162720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1103893440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6197746230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        150841440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8169895770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        584.225180                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    341206750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466736750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13176212000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             96368580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             51221115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           206517360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           54235800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1103893440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5778964950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        503499360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7794700605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.395161                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1259642750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466736750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12257776000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            824816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       212413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       516413                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          299396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           114185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          114185                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        516446                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       308371                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1507773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       603542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2816940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1771648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18068096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     64331264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     21025280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              105196288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           89285                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1544640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1028287                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000138                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011751                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1028145     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    142      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1028287                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1643660500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         301916225                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         754147492                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332284539                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20800446                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13984155500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
