Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 13 12:14:02 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/GenerationGenerator_timing_routed.rpt
| Design       : GenerationGenerator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.467        0.000                      0                  728        0.045        0.000                      0                  728        9.500        0.000                       0                   348  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                11.467        0.000                      0                  728        0.045        0.000                      0                  728        9.500        0.000                       0                   348  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       11.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.467ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 4.214ns (49.567%)  route 4.288ns (50.433%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 21.469 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          1.689     1.689    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.143 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[16]
                         net (fo=6, routed)           1.674     5.818    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/DOADO[16]
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.124     5.942 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/child1_V_1_fu_576_p31_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.942    grp_GenerationGenerator_generateGeneration_fu_116/ram_reg_2[0]
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.474 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1/CO[3]
                         net (fo=16, routed)          1.886     8.360    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16/O
                         net (fo=1, routed)           0.727     9.211    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_16_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.335 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8/O
                         net (fo=1, routed)           0.000     9.335    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_8_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.868    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.191 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.191    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_1_n_6
    SLICE_X34Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=347, unset)          1.469    21.469    grp_GenerationGenerator_generateGeneration_fu_116/clk
    SLICE_X34Y74         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/C
                         clock pessimism              0.115    21.584    
                         clock uncertainty           -0.035    21.549    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.109    21.658    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]
  -------------------------------------------------------------------
                         required time                         21.658    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                 11.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_consumeRandom_fu_146/val_V_reg_223_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.409%)  route 0.233ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.553     0.553    grp_GenerationGenerator_consumeRandom_fu_146/clk
    SLICE_X29Y66         FDRE                                         r  grp_GenerationGenerator_consumeRandom_fu_146/val_V_reg_223_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  grp_GenerationGenerator_consumeRandom_fu_146/val_V_reg_223_reg[9]/Q
                         net (fo=2, routed)           0.233     0.914    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/Q[9]
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.860     0.860    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB36_X1Y13         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.234     0.626    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     0.869    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y13  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y66  GenerationGenerator_randomNumberIndex_V_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y72  grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_reg[4]/C



