Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id F2B721538BE
	for <lists+qemu-devel@lfdr.de>; Wed,  5 Feb 2020 20:08:39 +0100 (CET)
Received: from localhost ([::1]:55220 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1izQ2Q-00046A-Il
	for lists+qemu-devel@lfdr.de; Wed, 05 Feb 2020 14:08:38 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:44843)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <Babu.Moger@amd.com>) id 1izQ1V-0003ZV-Ar
 for qemu-devel@nongnu.org; Wed, 05 Feb 2020 14:07:43 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <Babu.Moger@amd.com>) id 1izQ1T-0000Ci-1c
 for qemu-devel@nongnu.org; Wed, 05 Feb 2020 14:07:41 -0500
Received: from mail-co1nam11on2064.outbound.protection.outlook.com
 ([40.107.220.64]:42657 helo=NAM11-CO1-obe.outbound.protection.outlook.com)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <Babu.Moger@amd.com>) id 1izQ1S-0008QZ-Hv
 for qemu-devel@nongnu.org; Wed, 05 Feb 2020 14:07:38 -0500
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=GaARaDbUXbOf+NP/eHXJ2u+tCgbQXhE/TaWGP8baN67UNtIKTUUwQGKsn2SQyp8bxZ3O6Q6MTujiN+NAFzj67Mv/s9EZtiYLU57dgcSBZRKeNMnrROXyUnblWONIpVRgIqr9/Do9LgPrZk55ieaO2+9hdhJSEYnQYCJu0BiMxfefBA4R94QQH6IbQQ2nbahMg1iMz1bjiklqXQQ1Jma+bLQ8l0HOeSabuzzIv0ld+oN5s+QH1OOQ2piGMVGMaQS3v9YwN7HnkDxCP4Q2CaVcXVrw9AIaKFqRPdVR/O4syBUEOwYC/OT6nTVTOcFpGD83PBW8L49x+aUFCltA1CvaAg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=8ddTNRCp5W4OrDxePwINhJzSpLgFTq1+OinwsL/luQg=;
 b=Nm1YWLsWGDOReM8zybvxZkI6SqGsqQ5xa/ACkoqtlnEMWHEjJQ3vWrxr2MXSs1NeugvvlBEzM75l7Ddx1hr4Akjq4MP7uU03vyC/hQlXMmou2PJPXVEtpE15dMK0lh6/75qg0lFR8OiEsP15oRRk4a1rVnjeP10GH6K3ptgs9iUuZK2txJd2BcoMvDnX5BpqKFSK9Vm1ODkXdRUir466w2UccBQRyE/CW/eldo1oBRaq5NzdkuQuzjY4UaFWnj6uFbOit4mOb6knMpLy2ChiK/RXAi3+DNxPUa5cTSAcWECWeLSY/4+1M6z3NLMkrI/FR4TR5fK7fJkyssxZ1xei1w==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=8ddTNRCp5W4OrDxePwINhJzSpLgFTq1+OinwsL/luQg=;
 b=vAqTpoYv97on6MI0ioZof2/aTdQqxb/zlbexSYgsCMwqORhNpRQLCk3Ym6IqwEUp5nZjWOnT9DKdN3XV95lmO1UaXXLudKv+mKxksGShIaRo3NefaIyLtJeTLBbfSVNXmTPfAnoB2ZYbO8lhBO/IVKNI/RhTODu0G3OgOyGAzPE=
Authentication-Results: spf=none (sender IP is )
 smtp.mailfrom=Babu.Moger@amd.com; 
Received: from CY4PR12MB1574.namprd12.prod.outlook.com (10.172.71.23) by
 CY4PR12MB1879.namprd12.prod.outlook.com (10.175.80.151) with Microsoft SMTP
 Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.2686.32; Wed, 5 Feb 2020 19:07:35 +0000
Received: from CY4PR12MB1574.namprd12.prod.outlook.com
 ([fe80::610a:6908:1e18:49fd]) by CY4PR12MB1574.namprd12.prod.outlook.com
 ([fe80::610a:6908:1e18:49fd%7]) with mapi id 15.20.2686.035; Wed, 5 Feb 2020
 19:07:35 +0000
Subject: Re: [PATCH v3 00/18] APIC ID fixes for AMD EPYC CPU models
To: Igor Mammedov <imammedo@redhat.com>
References: <157541968844.46157.17994918142533791313.stgit@naples-babu.amd.com>
 <20200203155921.658d7765@redhat.com>
 <b493a4f4-48de-79a7-00d5-119fbe789879@amd.com>
 <20200204090230.28f31a87@redhat.com>
 <fec6193d-09f1-5609-28fb-d10122053610@amd.com>
 <20200205103838.424b40a9@redhat.com>
 <3b7e02cb-4da0-d5f0-6cd0-c9b8045bbe17@amd.com>
 <20200205175619.51be0cc8@redhat.com>
From: Babu Moger <babu.moger@amd.com>
Message-ID: <8b97f174-dd7e-cec0-daf7-29104d663aa6@amd.com>
Date: Wed, 5 Feb 2020 13:07:31 -0600
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.2.2
In-Reply-To: <20200205175619.51be0cc8@redhat.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: quoted-printable
X-ClientProxiedBy: DM5PR13CA0016.namprd13.prod.outlook.com
 (2603:10b6:3:23::26) To CY4PR12MB1574.namprd12.prod.outlook.com
 (2603:10b6:910:e::23)
MIME-Version: 1.0
Received: from [10.236.30.87] (165.204.77.1) by
 DM5PR13CA0016.namprd13.prod.outlook.com (2603:10b6:3:23::26) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.2707.15 via Frontend Transport; Wed, 5 Feb 2020 19:07:33 +0000
X-Originating-IP: [165.204.77.1]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: d663a360-c3e2-48d7-5c30-08d7aa6ea898
X-MS-TrafficTypeDiagnostic: CY4PR12MB1879:
X-Microsoft-Antispam-PRVS: <CY4PR12MB1879F7A868FE0F29EFDC95B895020@CY4PR12MB1879.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:9508;
X-Forefront-PRVS: 0304E36CA3
X-Forefront-Antispam-Report: SFV:NSPM;
 SFS:(10009020)(4636009)(346002)(366004)(39860400002)(376002)(136003)(396003)(189003)(199004)(31686004)(45080400002)(6916009)(4326008)(31696002)(6486002)(86362001)(956004)(53546011)(30864003)(2616005)(44832011)(52116002)(5660300002)(186003)(16526019)(26005)(81156014)(81166006)(8936002)(16576012)(478600001)(966005)(2906002)(66946007)(8676002)(66556008)(36756003)(66476007)(316002)(170073001);
 DIR:OUT; SFP:1101; SCL:1; SRVR:CY4PR12MB1879;
 H:CY4PR12MB1574.namprd12.prod.outlook.com; FPR:; SPF:None; LANG:en;
 PTR:InfoNoRecords; MX:1; A:1; 
Received-SPF: None (protection.outlook.com: amd.com does not designate
 permitted sender hosts)
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: xiVOO0XsSx7fKQRKg42w+2BeL8wOjgZQrB7zSp+z+WzcRVm8VBtDvWAvJ2/sWYlwVJbESYNHeq8h++nMspm1RAy56KlrdoVUgDQ75g36WYW7IbsiYd65eump+FIQV3s4cy5GBn2xSleg4EXZtE7Ie8oVwB/BBV+3UdEbSlTvnIXubbZQFyDjbExIkPJg6hYAQiknDGhZ7o9MYsEsBh3BM5tyxtjbye4LVDtL5xRK8f2VzXuf+0uF1+kDcQQbaZx6X7mndpTKTOk28+kF3Ru9og0nLrEgu7cLjY+kgVHoHucYO3moQK0Wznznl3qNS/FWqnrsUuC2AL4jybKqMBf1Kvogj1KwQo2AFV+pGCJTOiOD1qAcYhzcPG/xJWeFg2pj1bBrtYL3c2imBy8XOJ2gzgy1ZuTx+CKmmpO2TKXzMHQJJupGEF3vwn2+gWFVbgFr9WJKlgzaYpx6oYxQrvrNb0KdHOY2ZsK0dX6uTAlbtK9Z6vVImH5Fl9fJUQ06ytALjEZOXVu8Bzp0tTBfL90nzPLXcWjsk5yiVE9u4PfnuPcOoqod5WHZxbNEAgoxgdkf
X-MS-Exchange-AntiSpam-MessageData: ypa+SU34EG66Rwd7Gh/C3GbvJ/6i89uN2weITLzMbTuWX2v1FT36qH2DYFSlrw5RsdpOz+wsckHTlYGMjU9tU5S8I2nh9bEXLshubjnJYbZLpHRddi+kGTCKnGgBx2Un11fcjiwGFTN4F8zPMBSd7w==
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: d663a360-c3e2-48d7-5c30-08d7aa6ea898
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Feb 2020 19:07:35.3433 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: v8JGuqcm7Ti+CCRKvoMDObrZkESZlx9qhRfEKB4xEXxYa/8f7pUf24FZWZ6eqFZg
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY4PR12MB1879
X-detected-operating-system: by eggs.gnu.org: Windows 7 or 8 [fuzzy]
X-Received-From: 40.107.220.64
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: ehabkost@redhat.com, mst@redhat.com, armbru@redhat.com,
 qemu-devel@nongnu.org, pbonzini@redhat.com, rth@twiddle.net
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>



On 2/5/20 10:56 AM, Igor Mammedov wrote:
> On Wed, 5 Feb 2020 10:10:06 -0600
> Babu Moger <babu.moger@amd.com> wrote:
>=20
>> On 2/5/20 3:38 AM, Igor Mammedov wrote:
>>> On Tue, 4 Feb 2020 13:08:58 -0600
>>> Babu Moger <babu.moger@amd.com> wrote:
>>>  =20
>>>> On 2/4/20 2:02 AM, Igor Mammedov wrote: =20
>>>>> On Mon, 3 Feb 2020 13:31:29 -0600
>>>>> Babu Moger <babu.moger@amd.com> wrote:
>>>>>    =20
>>>>>> On 2/3/20 8:59 AM, Igor Mammedov wrote:   =20
>>>>>>> On Tue, 03 Dec 2019 18:36:54 -0600
>>>>>>> Babu Moger <babu.moger@amd.com> wrote:
>>>>>>>      =20
>>>>>>>> This series fixes APIC ID encoding problems on AMD EPYC CPUs.
>>>>>>>> https://nam11.safelinks.protection.outlook.com/?url=3Dhttps%3A%2F%=
2Fbugzilla.redhat.com%2Fshow_bug.cgi%3Fid%3D1728166&amp;data=3D02%7C01%7Cba=
bu.moger%40amd.com%7C6b6d6af79fee45cc904808d7aa5c5f37%7C3dd8961fe4884e608e1=
1a82d994e183d%7C0%7C0%7C637165186049856500&amp;sdata=3DvDAkIxR3U6LX%2FmnYjZ=
PRC55smMqLend%2FHQjbfYWydBk%3D&amp;reserved=3D0
>>>>>>>>
>>>>>>>> Currently, the APIC ID is decoded based on the sequence
>>>>>>>> sockets->dies->cores->threads. This works for most standard AMD an=
d other
>>>>>>>> vendors' configurations, but this decoding sequence does not follo=
w that of
>>>>>>>> AMD's APIC ID enumeration strictly. In some cases this can cause C=
PU topology
>>>>>>>> inconsistency.  When booting a guest VM, the kernel tries to valid=
ate the
>>>>>>>> topology, and finds it inconsistent with the enumeration of EPYC c=
pu models.
>>>>>>>>
>>>>>>>> To fix the problem we need to build the topology as per the Proces=
sor
>>>>>>>> Programming Reference (PPR) for AMD Family 17h Model 01h, Revision=
 B1
>>>>>>>> Processors. It is available at https://nam11.safelinks.protection.=
outlook.com/?url=3Dhttps%3A%2F%2Fwww.amd.com%2Fsystem%2Ffiles%2FTechDocs%2F=
55570-B1_PUB.zip&amp;data=3D02%7C01%7Cbabu.moger%40amd.com%7C6b6d6af79fee45=
cc904808d7aa5c5f37%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C63716518604=
9856500&amp;sdata=3DrVMRN%2BbUeGWEksKO5uQ3Wxc71eeHCXMrkLVRbo4JHHI%3D&amp;re=
served=3D0
>>>>>>>>
>>>>>>>> Here is the text from the PPR.
>>>>>>>> Operating systems are expected to use Core::X86::Cpuid::SizeId[Api=
cIdSize], the
>>>>>>>> number of least significant bits in the Initial APIC ID that indic=
ate core ID
>>>>>>>> within a processor, in constructing per-core CPUID masks.
>>>>>>>> Core::X86::Cpuid::SizeId[ApicIdSize] determines the maximum number=
 of cores
>>>>>>>> (MNC) that the processor could theoretically support, not the actu=
al number of
>>>>>>>> cores that are actually implemented or enabled on the processor, a=
s indicated
>>>>>>>> by Core::X86::Cpuid::SizeId[NC].
>>>>>>>> Each Core::X86::Apic::ApicId[ApicId] register is preset as follows=
:
>>>>>>>> =E2=80=A2 ApicId[6] =3D Socket ID.
>>>>>>>> =E2=80=A2 ApicId[5:4] =3D Node ID.
>>>>>>>> =E2=80=A2 ApicId[3] =3D Logical CCX L3 complex ID
>>>>>>>> =E2=80=A2 ApicId[2:0]=3D (SMT) ? {LogicalCoreID[1:0],ThreadId} : {=
1'b0,LogicalCoreID[1:0]}     =20
>>>>>>>
>>>>>>>
>>>>>>> After checking out all patches and some pondering, used here approa=
ch
>>>>>>> looks to me too intrusive for the task at hand especially where it
>>>>>>> comes to generic code.
>>>>>>>
>>>>>>> (Ignore till =3D=3D=3D=3D to see suggestion how to simplify without=
 reading
>>>>>>> reasoning behind it first)
>>>>>>>
>>>>>>> Lets look for a way to simplify it a little bit.
>>>>>>>
>>>>>>> So problem we are trying to solve,
>>>>>>>  1: calculate APIC IDs based on cpu type (to e more specific: for E=
PYC based CPUs)
>>>>>>>  2: it depends on knowing total number of numa nodes.
>>>>>>>
>>>>>>> Externally workflow looks like following:
>>>>>>>   1. user provides -smp x,sockets,cores,...,maxcpus
>>>>>>>       that's used by possible_cpu_arch_ids() singleton to build lis=
t of
>>>>>>>       possible CPUs (which is available to user via command 'hotplu=
ggable-cpus')
>>>>>>>
>>>>>>>       Hook could be called very early and possible_cpus data might =
be
>>>>>>>       not complete. It builds a list of possible CPUs which user co=
uld
>>>>>>>       modify later.
>>>>>>>
>>>>>>>   2.1 user uses "-numa cpu,node-id=3Dx,..." or legacy "-numa node,n=
ode_id=3Dx,cpus=3D"
>>>>>>>       options to assign cpus to nodes, which is one way or another =
calling
>>>>>>>       machine_set_cpu_numa_node(). The later updates 'possible_cpus=
' list
>>>>>>>       with node information. It happens early when total number of =
nodes
>>>>>>>       is not available.
>>>>>>>
>>>>>>>   2.2 user does not provide explicit node mappings for CPUs.
>>>>>>>       QEMU steps in and assigns possible cpus to nodes in machine_n=
uma_finish_cpu_init()
>>>>>>>       (using the same machine_set_cpu_numa_node()) right before cal=
ling boards
>>>>>>>       specific machine init(). At that time total number of nodes i=
s known.
>>>>>>>
>>>>>>> In 1 -- 2.1 cases, 'arch_id' in 'possible_cpus' list doesn't have t=
o be defined before
>>>>>>> boards init() is run.   =20
>>>>
>>>> In case of 2.1, we need to have the arch_id already generated. This is
>>>> done inside possible_cpu_arch_ids. The arch_id is used by
>>>> machine_set_cpu_numa_node to assign the cpus to correct numa node. =20
>>>
>>> I might have missed something but I don't see arch_id itself being used=
 in
>>> machine_set_cpu_numa_node(). It only uses props part of possible_cpus =
=20
>>
>> Before calling machine_set_cpu_numa_node, we call
>> cpu_index_to_instance_props -> x86_cpu_index_to_props->
>> possible_cpu_arch_ids->x86_possible_cpu_arch_ids.
>>
>> This sequence sets up the arch_id(in x86_cpu_apic_id_from_index) for all
>> the available cpus. Based on the arch_id, it also sets up the props.
>=20
>=20
> x86_possible_cpu_arch_ids()
>    arch_id =3D x86_cpu_apic_id_from_index(x86ms, i)
>    x86_topo_ids_from_apicid(arch_id, x86ms->smp_dies, ms->smp.cores,  ms-=
>smp.threads, &topo);
>    // assign socket/die/core/thread from topo
>=20
> so currently it uses indirect way to convert index in possible_cpus->cpus=
[]
> to socket/die/core/thread ids.
> But essentially it take '-smp' options and [0..max_cpus) number as origin=
al data
> converts it into intermediate apic_id and then reverse engineer it back t=
o
> topo info.
>=20
> Why not use x86_topo_ids_from_idx() directly to get rid of 'props' depend=
ency on apic_id?

It might work. But this feels like a work-around and delaying the problem
for later. Just re-arranging the numa code little bit we can address this.

>=20
>=20
>=20
>> And these props values are used to assign the nodes in
>> machine_set_cpu_numa_node.
>>
>> At this point we are still parsing the numa nodes and so we don't know t=
he
>> total number of numa nodes. Without that information, the arch_id
>> generated here will not be correct for EPYC models.
>>
>> This is the reason for changing the generic numa code(patch #12-Split th=
e
>> numa initialization).
>>
>>>
>>>   =20
>>>> If we want to move the arch_id generation into board init(), then we n=
eed
>>>> to save the cpu indexes belonging to each node somewhere. =20
>>>
>>> when cpus are assigned explicitly, decision what cpus go to what nodes =
is
>>> up to user and user configured mapping is stored in MachineState::possi=
ble_cpus
>>> which is accessed by via possible_cpu_arch_ids() callback.
>>> Hence I don see any reason to touch cpu indexes. =20
>>
>> Please see my reasoning above.
>>
>>>  =20
>>>> =20
>>>>>>>
>>>>>>> In 2.2 case it calls get_default_cpu_node_id() -> x86_get_default_c=
pu_node_id()
>>>>>>> which uses arch_id calculate numa node.
>>>>>>> But then question is: does it have to use APIC id or could it infer=
 'pkg_id',
>>>>>>> it's after, from ms->possible_cpus->cpus[i].props data?     =20
>>>>>>
>>>>>> Not sure if I got the question right. In this case because the numa
>>>>>> information is not provided all the cpus are assigned to only one no=
de.
>>>>>> The apic id is used here to get the correct pkg_id.   =20
>>>>>
>>>>> apicid was composed from socket/core/thread[/die] tuple which cpus[i]=
.props is.
>>>>>
>>>>> Question is if we can compose only pkg_id based on the same data with=
out
>>>>> converting it to apicid and then "reverse engineering" it back
>>>>> original data?   =20
>>>>
>>>> Yes. It is possible.
>>>> =20
>>>>>
>>>>> Or more direct question: is socket-id the same as pkg_id?   =20
>>>>
>>>> Yes. Socket_id and pkg_id is same.
>>>> =20
>>>>>
>>>>>    =20
>>>>>>   =20
>>>>>>>  =20
>>>>>>> With that out of the way APIC ID will be used only during board's i=
nit(),
>>>>>>> so board could update possible_cpus with valid APIC IDs at the star=
t of
>>>>>>> x86_cpus_init().
>>>>>>>
>>>>>>> =3D=3D=3D=3D
>>>>>>> in nutshell it would be much easier to do following:
>>>>>>>
>>>>>>>  1. make x86_get_default_cpu_node_id() APIC ID in-depended or
>>>>>>>     if impossible as alternative recompute APIC IDs there if cpu
>>>>>>>     type is EPYC based (since number of nodes is already known)
>>>>>>>  2. recompute APIC IDs in x86_cpus_init() if cpu type is EPYC based
>>>>>>>
>>>>>>> this way one doesn't need to touch generic numa code, introduce
>>>>>>> x86 specific init_apicid_fn() hook into generic code and keep
>>>>>>> x86/EPYC nuances contained within x86 code only.     =20
>>>>>>
>>>>>> I was kind of already working in the similar direction in v4.
>>>>>> 1. We already have split the numa initialization in patch #12(Split =
the
>>>>>> numa initialization). This way we know exactly how many numa nodes a=
re
>>>>>> there before hand.   =20
>>>>>
>>>>> I suggest to drop that patch, It's the one that touches generic numa
>>>>> code and adding more legacy based extensions like cpu_indexes.
>>>>> Which I'd like to get rid of to begin with, so only -numa cpu is left=
.
>>>>>
>>>>> I think it's not necessary to touch numa code at all for apicid gener=
ation
>>>>> purpose, as I tried to explain above. We should be able to keep
>>>>> this x86 only business.   =20
>>>>
>>>> This is going to be difficult without touching the generic numa code.p=
atch #12(Split the =20
>>>>>> numa initialization) =20
>>>
>>> Looking at current code I don't see why one would touch numa code.
>>> Care to explain in more details why you'd have to touch it? =20
>>
>> Please see the reasoning above.
>>>  =20
>>>>>> 2. Planning to remove init_apicid_fn
>>>>>> 3. Insert the handlers inside X86CPUDefinition.   =20
>>>>> what handlers do you mean?   =20
>>>>
>>>> Apicid generation logic can be separated into 3 types of handlers.
>>>> x86_apicid_from_cpu_idx: Generate apicid from cpu index.
>>>> x86_topo_ids_from_apicid: Generate topo ids from apic id.
>>>> x86_apicid_from_topo_ids: Generate apicid from topo ids.
>>>>
>>>> We should be able to generate one id from other(you can see topology.h=
).
>>>>
>>>> X86CPUDefinition will have the handlers specific to each model like th=
e
>>>> way we have features now. The above 3 handlers will be used as default
>>>> handler. =20
>>>
>>> it probably shouldn't be a part of X86CPUDefinition,
>>> as it's machines responsibility to generate and set APIC ID.
>>>
>>> What you are doing with this topo functions in this version
>>> looks more that enough to me. =20
>>
>> It is all the exact same topo functions. Only making these functions as
>> the handlers inside the X86CPUDefinition.
>>
>>>  =20
>>>> The EPYC model will have its corresponding handlers.
>>>>
>>>> x86_apicid_from_cpu_idx_epyc
>>>> x86_topo_ids_from_apicid_epyc
>>>> x86_apicid_from_topo_ids_epyc. =20
>>>
>>> CPU might use call backs, but does it have to?
>>> I see cpu_x86_cpuid() uses these functions to decode apic_id back to to=
po
>>> info and then compose various leaves based on it.
>>> Within CPU code I'd just use
>>>  if (i_am_epyc)
>>>     x86_topo_ids_from_apicid_epyc()
>>>  else
>>>     x86_topo_ids_from_apicid()
>>> it's easier to read and one doesn't have to go figure
>>> indirection chain to figure out what code is called. =20
>>
>> Eduardo already commented on this idea. Anything specific to cpu models
>> should be part of the X86CPUDefinition. We should not compare the specif=
ic
>> model here. Comparing the specific model does not scale. We are achievin=
g
>> this by loading the model definition(similar to what we do in
>> x86_cpu_load_model).
>=20
> ok
>=20
>>
>>>     =20
>>>>>> 4. EPYC model will have its own apid id handlers. Everything else wi=
ll be
>>>>>> initialized with a default handlers(current default handler).
>>>>>> 5. The function pc_possible_cpu_arch_ids will load the model definit=
ion
>>>>>> and initialize the PCMachineState data structure with the model spec=
ific
>>>>>> handlers.   =20
>>>>> I'm not sure what do you mean here.   =20
>>>>
>>>> PCMachineState will have the function pointers to the above handlers.
>>>> I was going to load the correct handler based on the mode type. =20
>>>
>>> Could be done like this, but considering that within machine we need
>>> to calculate apic_id only once, the same 'if' trick would be simpler
>>>
>>> x86_cpus_init() {
>>>
>>>   if (cpu =3D=3D epic) {
>>>      make_epyc_apic_ids(mc->possible_cpu_arch_ids(ms))
>>>   } =20
>>
>> Once again, this does not scale. Please see my response above.
>>
>>>
>>>   // go on with creating cpus ...
>>> }
>>>  =20
>>>>>> Does that sound similar to what you are thinking. Thoughts?   =20
>>>>> If you have something to share and can push it on github,
>>>>> I can look at, whether it has design issues to spare you a round trip=
 on a list.
>>>>> (it won't be proper review but at least I can help to pinpoint most p=
roblematic parts)
>>>>>    =20
>>>> My code for the current approach is kind of ready(yet to be tested). I=
 can
>>>> send it as v3.1 if you want to look. Or we can wait for our discussion=
 to
>>>> settle. I will post it after our discussion. =20
>>> ok, lets wait till we finish this discussion =20
>>
>> I can post my draft patch to give you more idea about what i am talking
>> about now. Let me know.
>>
>>>  =20
>>>> There is one more problem we need to address. I was going to address l=
ater
>>>> in v4 or v5.
>>>>
>>>> This works
>>>> -numa node,nodeid=3D0,cpus=3D0-3 -numa node,nodeid=3D1,cpus=3D4-7
>>>>
>>>> This does not work
>>>> -numa node,nodeid=3D0,cpus=3D0-5 -numa node,nodeid=3D1,cpus=3D6-7 =20
>>> Is it supposed to work (i.e. can real hardware do such topology)? =20
>>
>> Hardware does not support this configuration. That is why I did not thin=
k
>> it is serious enough to fix this problem right now.
>>
>>>  =20
>>>> This requires the generic code to pass the node information to the x86
>>>> code which requires some handler changes. I was thinking my code will
>>>> simplify the changes to address this issue. =20
>>>
>>> without more information, it's hard to comment on issue and whether
>>> extra complexity of callbacks is justificated.=20
>>>
>>> There could be 2 ways here, add fixes to this series so we could see th=
e reason
>>> or make this series simple to solve apic_id problem only and then on to=
p of
>>> it send the second series that solves another issue.
>>>
>>> Considering that this series is already big/complicated enough,
>>> personally I'd go for 2nd option. As it's easier to describe what patch=
es are
>>> doing and easier to review =3D> should result in faster reaching consen=
sus and merging.
>>> [...]
>>>  =20
>>
>=20

