// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vriscv_soc.h for the primary calling header

#include "Vriscv_soc___024root.h"
#include "Vriscv_soc__Syms.h"

#include "verilated_dpi.h"

void Vriscv_soc___024root___configure_coverage_1(Vriscv_soc___024root* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___configure_coverage_1\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 9, 9, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 11, 9, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 12, 9, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram1_tag", "v_toggle/SRAM", "sram_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7580]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7581]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7582]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7583]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7584]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7585]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7586]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7587]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7588]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7589]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7591]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7592]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7593]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7594]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7595]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7596]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7597]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7598]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7599]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7600]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7601]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7602]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7603]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7604]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7605]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7606]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7607]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7608]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7609]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7610]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7611]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7612]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7613]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7614]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7615]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7616]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7617]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7618]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7619]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7620]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7621]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7622]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7623]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7624]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7625]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7626]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7627]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7628]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7629]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7630]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7631]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7632]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7633]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7634]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7635]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7636]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7637]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7638]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7639]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7640]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7641]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7642]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7643]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7644]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7645]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7646]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7647]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7648]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7649]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7650]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7651]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7652]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7653]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7654]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7655]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7656]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7657]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7658]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7659]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7660]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7661]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7662]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7663]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7664]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7665]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7666]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7667]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7668]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7669]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7670]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7671]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7672]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7673]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7674]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7675]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7676]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7677]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7678]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7679]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7680]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7681]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7682]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7683]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7684]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7685]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7686]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7687]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7688]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7689]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7690]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7691]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7692]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7693]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7694]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7695]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7696]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7697]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7698]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7699]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7700]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7701]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7702]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7703]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7704]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7705]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7706]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7707]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 10, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 11, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7708]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 12, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7709]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7710]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7711]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7712]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7713]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7714]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7715]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7716]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7717]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7718]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7719]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7720]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7721]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7722]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7723]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7724]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7725]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7726]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7727]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7728]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7729]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7730]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7731]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7732]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7733]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7734]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7735]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7736]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7737]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7738]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7739]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7740]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7741]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7742]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7743]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7744]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7745]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7746]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7747]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7748]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7749]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7750]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7751]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7752]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7753]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7754]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7755]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7756]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7757]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7758]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7759]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7760]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7761]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7762]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7763]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7764]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7765]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7766]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7767]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7768]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7769]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7770]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7771]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7772]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7773]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7774]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7775]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7776]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7777]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7778]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7779]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7780]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7781]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7782]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7783]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7784]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7785]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7786]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7787]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7788]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7789]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7790]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7791]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7792]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7793]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7794]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7795]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7796]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7797]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7798]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7799]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7800]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7801]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7802]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7803]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7804]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7805]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7806]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7807]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7808]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7809]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7810]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7811]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7812]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7813]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7814]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7815]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7816]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7817]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7818]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7819]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7820]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7821]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7822]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7823]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7824]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7825]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7826]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7827]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7828]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7829]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7830]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7831]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7832]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7833]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7834]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7835]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7836]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7837]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7838]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7839]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7840]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7841]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7842]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 17, 6, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "cen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9379]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 18, 6, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9380]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 5, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_branch/S011HD1P_X32Y2D128_BW", "if", "23-24");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9381]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 6, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_branch/S011HD1P_X32Y2D128_BW", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9382]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 22, 1, ".riscv_soc.core.i_cache.sram1_tag.sram", "v_line/S011HD1P_X32Y2D128_BW", "block", "22,26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 9, 9, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 11, 9, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 12, 9, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_data", "v_toggle/SRAM", "sram_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7843]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7844]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7845]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7846]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7847]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7848]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7849]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7850]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7851]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7852]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7853]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7854]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7855]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7856]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7857]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7858]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7859]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7860]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7861]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7862]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7863]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7864]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7865]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7866]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7867]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7868]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7869]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7870]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7871]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7872]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7873]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7874]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7875]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7876]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7877]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7878]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7879]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7880]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7881]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7882]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7883]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7884]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7885]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7886]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7887]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7888]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7889]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7890]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7891]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7892]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7893]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7894]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7895]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7896]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7897]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7898]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7899]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7900]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7901]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7902]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7903]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7904]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7905]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7906]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7907]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7908]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7909]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7910]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7911]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7912]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7913]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7914]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7915]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7916]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7917]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7918]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7919]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7920]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7921]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7922]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7923]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7924]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7925]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7926]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7927]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7928]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7929]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7930]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7931]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7932]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7933]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7934]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7935]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7936]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7937]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7938]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7939]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7940]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7941]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7942]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7943]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7944]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7945]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7946]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7947]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7948]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7949]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7950]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7951]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7952]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7953]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7954]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7955]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7956]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7957]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7958]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7959]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7960]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7961]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7962]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7963]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7964]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7965]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7966]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7967]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7968]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7969]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7970]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 10, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 11, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7971]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 12, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7318]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7319]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7320]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7321]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7322]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7323]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7324]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7325]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7326]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7327]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7328]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7329]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7330]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7331]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7332]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7333]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7334]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7335]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7336]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7337]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7338]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7339]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7340]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7341]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7342]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7343]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7344]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7345]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7346]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7347]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7348]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7349]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7350]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7351]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7352]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7353]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7354]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7355]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7356]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7357]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7358]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7359]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7360]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7361]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7362]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7363]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7364]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7365]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7366]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7367]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7368]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7369]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7370]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7371]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7372]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7373]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7374]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7375]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7376]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7377]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7378]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7379]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7380]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7381]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7382]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7383]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7384]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7385]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7386]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7387]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7388]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7389]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7390]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7391]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7392]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7393]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7394]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7395]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7396]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7397]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7398]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7399]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7400]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7401]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7402]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7403]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7404]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7405]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7406]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7407]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7408]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7409]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7410]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7411]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7412]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7413]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7414]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7415]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7416]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7417]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7418]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7419]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7420]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7421]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7422]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7423]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7424]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7425]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7426]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7427]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7428]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7429]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7430]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7431]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7432]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7433]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7434]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7435]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7436]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7437]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7439]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7440]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7441]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7442]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7443]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7444]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7445]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7972]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7973]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7974]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7975]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7976]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7977]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7452]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7453]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7454]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7455]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7456]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7457]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7458]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7459]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7460]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7461]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7462]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7463]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7464]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7465]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7466]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7467]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7468]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7469]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7470]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7471]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7472]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7473]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7474]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7475]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7476]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7477]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7478]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7479]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7480]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7481]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7482]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7483]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7484]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7485]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7486]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7487]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7488]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7489]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7490]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7491]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7492]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7493]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7494]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7495]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7496]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7497]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7498]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7499]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7500]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7501]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7502]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7503]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7504]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7505]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7506]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7507]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7508]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7509]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7510]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7511]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7512]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7513]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7514]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7515]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7516]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7517]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7518]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7519]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7520]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7521]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7522]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7523]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7524]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7526]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7527]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7528]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7529]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7530]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7531]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7532]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7533]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7534]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7535]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7536]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7537]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7538]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7539]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7540]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7541]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7542]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7543]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7544]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7545]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7546]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7547]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7548]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7549]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7550]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7551]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7552]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7553]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7554]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7555]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7556]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7557]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7558]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7559]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7560]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7561]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7562]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7563]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7564]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7565]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7566]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7567]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7568]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7569]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7570]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7571]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7572]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7573]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7574]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7575]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7576]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7577]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7578]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 17, 6, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "cen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9383]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 18, 6, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8334]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8335]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8336]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8337]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8338]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8339]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8340]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8341]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8342]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8343]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8344]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8345]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8346]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8347]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8348]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8349]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8350]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8351]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8352]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8353]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8354]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8355]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8356]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8357]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8358]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8359]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8360]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8361]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8362]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8363]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8364]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8365]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8366]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8367]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8368]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8369]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8370]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8371]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8372]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8373]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8374]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8375]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8376]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8377]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8378]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8379]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8380]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8381]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8382]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8383]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8384]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8385]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8386]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8387]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8388]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8389]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8390]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8391]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8392]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8393]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8394]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8395]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8396]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8397]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8398]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8399]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8400]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8401]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8402]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8403]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8404]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8405]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8406]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8407]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8408]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8409]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8410]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8411]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8412]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8413]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8414]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8415]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8416]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8417]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8418]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8419]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8420]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8421]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8422]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8423]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8424]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8425]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8426]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8427]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8428]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8429]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8430]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8431]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8432]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8433]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8434]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8435]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8436]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8437]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8439]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8440]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8441]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8442]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8443]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8444]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8445]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8446]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8447]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8448]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8449]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8450]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8451]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8452]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8453]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8454]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8455]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8456]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8457]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8458]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8459]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8460]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8461]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9384]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 5, ".riscv_soc.core.i_cache.sram2_data.sram", "v_branch/S011HD1P_X32Y2D128_BW", "if", "23-24");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9385]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 6, ".riscv_soc.core.i_cache.sram2_data.sram", "v_branch/S011HD1P_X32Y2D128_BW", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9386]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 22, 1, ".riscv_soc.core.i_cache.sram2_data.sram", "v_line/S011HD1P_X32Y2D128_BW", "block", "22,26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 9, 9, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 11, 9, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 12, 9, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.i_cache.sram2_tag", "v_toggle/SRAM", "sram_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7978]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7979]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7980]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7981]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7982]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7983]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7984]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7985]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7986]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7987]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7988]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7989]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7990]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7991]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7992]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7993]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7994]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7995]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7996]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7997]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7998]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7999]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8000]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8001]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8002]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8003]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8004]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8005]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8006]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8007]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8008]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8009]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8010]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8011]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8012]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8013]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8014]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8015]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8016]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8017]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8018]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8019]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8020]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8021]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8022]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8023]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8024]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8025]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8026]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8027]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8028]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8029]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8030]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8031]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8032]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8033]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8034]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8035]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8036]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8037]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8038]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8039]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8040]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8041]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8042]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8043]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8044]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8045]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8046]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8047]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8048]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8049]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8050]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8051]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8052]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8053]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8054]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8055]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8056]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8057]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8058]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8059]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8060]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8061]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8062]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8063]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8064]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8065]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8066]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8067]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8068]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8069]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8070]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8071]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8072]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8073]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8074]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8075]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8076]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8077]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8078]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8079]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8080]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8081]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8082]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8083]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8084]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8085]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8086]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8087]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8088]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8089]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8090]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8091]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8092]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8093]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8094]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8095]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8096]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8097]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8098]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8099]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8100]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8101]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8102]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8103]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8104]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8105]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 10, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 11, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8106]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 12, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8107]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8108]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8109]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8110]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8111]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8112]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7715]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7716]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7717]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7718]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7719]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7720]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7721]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7722]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7723]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7724]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7725]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7726]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7727]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7728]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7729]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7730]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7731]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7732]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7733]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7734]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7735]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7736]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7737]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7738]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7739]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7740]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7741]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7742]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7743]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7744]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7745]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7746]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7747]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7748]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7749]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7750]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7751]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7752]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7753]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7754]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7755]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7756]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7757]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7758]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7759]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7760]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7761]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7762]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7763]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7764]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7765]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7766]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7767]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7768]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7769]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7770]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7771]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7772]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7773]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7774]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7775]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7776]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7777]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7778]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7779]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7780]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7781]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7782]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7783]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7784]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7785]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7786]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7787]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7788]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7789]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7790]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7791]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7792]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7793]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7794]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7795]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7796]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7797]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7798]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7799]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7800]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7801]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7802]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7803]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7804]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7805]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7806]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7807]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7808]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7809]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7810]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7811]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7812]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7813]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7814]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7815]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7816]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7817]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7818]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7819]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7820]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7821]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7822]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7823]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7824]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7825]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7826]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7827]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7828]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7829]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7830]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7831]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7832]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7833]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7834]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7835]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7836]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7837]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7838]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7839]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7840]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7841]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7842]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 17, 6, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "cen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9387]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 18, 6, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9388]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 5, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_branch/S011HD1P_X32Y2D128_BW", "if", "23-24");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9389]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 6, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_branch/S011HD1P_X32Y2D128_BW", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9390]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 22, 1, ".riscv_soc.core.i_cache.sram2_tag.sram", "v_line/S011HD1P_X32Y2D128_BW", "block", "22,26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 34, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 35, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 36, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 37, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 38, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 39, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 40, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 41, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 42, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cpu_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 43, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 44, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 45, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 46, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 47, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 48, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_b_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 49, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 50, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 51, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 52, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 53, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 54, 17, ".riscv_soc.core.d_cache", "v_toggle/Cache", "io_cache_bus_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 146, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 147, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 148, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 149, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 150, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 150, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 150, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 150, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 150, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 150, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 151, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_data_io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 152, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 153, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 154, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 155, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 156, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 157, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram1_tag_io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 158, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 159, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 160, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 161, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 162, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 163, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_data_io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 164, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 165, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 166, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 167, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 168, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 168, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 168, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 168, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 168, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 168, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 169, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "sram2_tag_io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 170, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Tag[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 171, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Index[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 171, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Index[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 171, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Index[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 171, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Index[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 171, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Index[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 171, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Index[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 172, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Offset[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 172, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Offset[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 172, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Offset[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 172, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "Offset[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 173, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_state[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 173, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_state[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 174, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 175, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 176, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 177, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_tag[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 178, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_index[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 178, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_index[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 178, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_index[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 178, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_index[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 178, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_index[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 178, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_index[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 179, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_offset[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 179, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_offset[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 179, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_offset[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 179, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_offset[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 180, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 181, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 182, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_write", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 183, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wstrb[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 184, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cache_wdata[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 185, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_chosen_tag", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 202, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask_lo[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 204, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_mask[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 208, 16, ".riscv_soc.core.d_cache", "v_toggle/Cache", "cache_wdata[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 217, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 218, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 219, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 220, 14, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 221, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 222, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 223, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_b_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 224, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 225, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 226, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "hit_1", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 227, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "hit_2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 228, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_valid_1", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 229, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_valid_2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 230, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_dirty_1", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 231, 9, ".riscv_soc.core.d_cache", "v_toggle/Cache", "tag_dirty_2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 232, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 233, 15, ".riscv_soc.core.d_cache", "v_toggle/Cache", "rdata2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 234, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 234, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 235, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 235, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 236, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 236, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 237, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_3[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 237, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_3[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 238, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_4[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 238, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_4[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 239, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_5[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 239, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_5[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 240, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_6[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 240, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_6[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 241, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_7[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 241, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_7[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 242, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_8[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 242, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_8[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 243, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_9[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 243, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_9[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 244, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_10[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 244, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_10[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 245, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_11[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 245, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_11[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 246, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_12[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 246, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_12[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 247, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_13[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 247, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_13[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 248, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_14[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 248, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_14[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 249, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_15[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 249, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_15[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 250, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_16[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 250, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_16[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 251, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_17[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 251, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_17[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 252, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_18[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 252, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_18[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 253, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_19[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 253, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_19[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 254, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_20[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 254, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_20[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 255, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_21[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 255, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_21[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 256, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_22[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 256, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_22[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 257, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_23[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 257, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_23[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 258, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_24[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 258, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_24[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 259, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_25[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 259, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_25[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 260, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_26[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 260, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_26[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 261, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_27[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 261, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_27[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 262, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_28[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 262, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_28[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 263, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_29[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 263, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_29[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 264, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_30[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 264, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_30[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 265, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_31[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 265, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_31[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 266, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_32[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 266, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_32[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 267, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_33[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 267, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_33[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 268, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_34[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 268, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_34[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 269, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_35[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 269, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_35[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 270, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_36[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 270, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_36[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 271, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_37[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 271, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_37[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 272, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_38[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 272, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_38[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 273, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_39[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 273, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_39[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 274, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_40[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 274, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_40[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 275, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_41[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 275, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_41[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 276, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_42[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 276, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_42[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 277, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_43[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 277, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_43[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 278, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_44[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 278, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_44[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 279, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_45[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 279, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_45[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 280, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_46[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 280, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_46[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 281, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_47[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 281, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_47[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 282, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_48[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 282, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_48[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 283, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_49[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 283, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_49[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 284, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_50[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 284, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_50[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 285, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_51[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 285, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_51[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 286, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_52[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 286, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_52[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 287, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_53[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 287, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_53[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 288, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_54[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 288, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_54[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 289, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_55[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 289, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_55[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 290, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_56[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 290, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_56[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 291, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_57[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 291, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_57[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 292, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_58[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 292, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_58[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 293, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_59[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 293, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_59[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 294, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_60[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 294, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_60[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 295, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_61[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 295, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_61[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 296, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_62[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 296, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_62[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 297, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_63[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 297, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_lru_63[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 298, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_start_operation", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 429, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cnt[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 429, 13, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_cnt[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 430, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_rbus_finish", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 431, 8, ".riscv_soc.core.d_cache", "v_toggle/Cache", "reg_wbus_finish", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 659, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "659-660");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 659, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "661-662");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 665, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "665-666");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 665, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "667-668");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 670, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "670-671");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 670, 15, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "672-673");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 664, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "664");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 658, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "658");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 656, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "656-657");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 678, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "678-679");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 678, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 677, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "677");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 677, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 675, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "675-676");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 685, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "685-686");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 685, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 684, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "684");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 684, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 682, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "682-683");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 692, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "692-693");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 692, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 691, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "691");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 691, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 689, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "689-690");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 699, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "699-700");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 699, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 698, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "698");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 698, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 696, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "696-697");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 706, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "706-707");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 706, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 705, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "705");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 705, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 703, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "703-704");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 713, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "713-714");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 713, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 712, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "712");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 712, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 710, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "710-711");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 722, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "722-723");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 722, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 725, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "725-726");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 725, 15, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "727-728");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 721, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "721");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 719, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "719-720");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 717, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "717-718");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 734, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "734-735");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 734, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 737, 16, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "737-738");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 737, 17, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 733, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "733");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 732, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "732");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 732, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 730, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "730-731");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 746, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "746-747");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 746, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 749, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "749-750");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 749, 15, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "751-752");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 745, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "745");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 743, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "743-744");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 741, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "741-742");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 758, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "758-759");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 758, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "760-761");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 763, 16, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "763-764");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 763, 17, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 757, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "757");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 756, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "756");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 756, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 754, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "754-755");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 771, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "771-772");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 771, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 774, 16, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "774-775");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 774, 17, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 770, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "770");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 769, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "769");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 769, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 767, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "767-768");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 782, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "782-783");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 782, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "784-785");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 781, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "781");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 781, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 780, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "780");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 780, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 778, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "778-779");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 795, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "795-796");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 795, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "797-798");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 800, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "800-801");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 800, 15, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "802-803");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 794, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "794");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 792, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "792-793");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 790, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "790-791");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 810, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "810-811");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 810, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 813, 16, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "813-814");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 813, 17, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 809, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "809");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 808, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "808");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 808, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 806, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "806-807");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 821, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "821-822");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 821, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 824, 16, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "824-825");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 824, 17, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 820, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "820");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 819, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "819");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 819, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 817, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "817-818");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 833, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "833-834");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 833, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 836, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "836-837");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 836, 15, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "838-839");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 832, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "832");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 830, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "830-831");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 828, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "828-829");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 846, 7, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "846-847");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 846, 8, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 849, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "849-850");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 849, 15, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "851-852");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 845, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "845");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 843, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "843-844");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 841, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "841-842");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 859, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "859-860");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 859, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "861-862");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 857, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "857-858");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 856, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "856");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 856, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 854, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "854-855");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 870, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "870-871");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 870, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "872-873");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 868, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "868-869");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 867, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "867");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 867, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 865, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "865-866");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 881, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "881-882");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 881, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "883-884");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 879, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "879-880");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 878, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "878");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 878, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 876, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "876-877");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 892, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "892-893");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 892, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "894-895");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 890, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "890-891");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 889, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "889");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 889, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 887, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "887-888");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 903, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "903-904");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 903, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "905-906");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 901, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "901-902");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 900, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "900");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 900, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 898, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "898-899");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 914, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "914-915");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 914, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "916-917");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 912, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "912-913");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 911, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "911");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 911, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 909, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "909-910");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 925, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "925-926");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 925, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "927-928");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 923, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "923-924");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 922, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "922");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 922, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 920, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "920-921");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 936, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "936-937");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 936, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "938-939");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 934, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "934-935");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 933, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "933");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 933, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 931, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "931-932");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 947, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "947-948");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 947, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "949-950");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 945, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "945-946");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 944, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "944");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 944, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 942, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "942-943");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 958, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "958-959");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 958, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "960-961");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 956, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "956-957");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 955, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "955");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 955, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 953, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "953-954");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 969, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "969-970");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 969, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "971-972");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 967, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "967-968");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 966, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "966");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 966, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 964, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "964-965");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 980, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "980-981");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 980, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "982-983");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 978, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "978-979");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 977, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "977");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 977, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 975, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "975-976");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 991, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "991-992");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 991, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "993-994");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 989, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "989-990");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 988, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "988");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 988, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 986, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "986-987");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1002, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1002-1003");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1002, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1004-1005");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1000, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1000-1001");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 999, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "999");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 999, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 997, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "997-998");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1013, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1013-1014");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1013, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1015-1016");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1011, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1011-1012");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1010, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1010");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1010, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1008, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1008-1009");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1024, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1024-1025");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1024, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1026-1027");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1022, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1022-1023");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1021, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1021");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1021, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1019, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1019-1020");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1035, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1035-1036");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1035, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1037-1038");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1033, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1033-1034");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1032, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1032");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1032, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1030, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1030-1031");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1046, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1046-1047");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1046, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1048-1049");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1044, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1044-1045");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1043, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1043");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1043, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1041, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1041-1042");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1057, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1057-1058");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1057, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1059-1060");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1055, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1055-1056");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1054, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1054");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1054, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1052, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1052-1053");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1068, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1068-1069");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1068, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1070-1071");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1066, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1066-1067");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1065, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1065");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1065, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1063, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1063-1064");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1079, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1079-1080");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1079, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1081-1082");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1077, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1077-1078");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1076, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1076");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1076, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1074, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1074-1075");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1090, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1090-1091");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1090, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1092-1093");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1088, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1088-1089");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1087, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1087");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1087, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1085, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1085-1086");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1101, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1101-1102");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1101, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1103-1104");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1099, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1099-1100");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1098, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1098");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1098, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1096, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1096-1097");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1112, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1112-1113");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1112, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1114-1115");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1110, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1110-1111");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1109, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1109");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1109, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1107, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1107-1108");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1123, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1123-1124");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1123, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1125-1126");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1121, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1121-1122");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1120, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1120");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1120, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1118, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1118-1119");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1134, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1134-1135");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1134, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1136-1137");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1132, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1132-1133");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1131, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1131");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1131, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1129, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1129-1130");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1145, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1145-1146");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1145, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1147-1148");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1143, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1143-1144");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1142, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1142");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1142, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1140, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1140-1141");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1156, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1156-1157");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1156, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1158-1159");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1154, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1154-1155");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1153, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1153");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1153, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1151, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1151-1152");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1167, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1167-1168");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1167, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1169-1170");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1165, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1165-1166");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1164, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1164");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1164, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1162, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1162-1163");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1178, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1178-1179");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1178, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1180-1181");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1176, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1176-1177");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1175, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1175");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1175, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1173, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1173-1174");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1189, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1189-1190");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1189, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1191-1192");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1187, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1187-1188");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1186, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1186");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1186, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1184, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1184-1185");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1200, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1200-1201");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1200, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1202-1203");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1198, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1198-1199");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1197, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1197");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1197, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1195, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1195-1196");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1211, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1211-1212");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1211, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1213-1214");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1209, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1209-1210");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1208, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1208");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1208, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1206, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1206-1207");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1222, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1222-1223");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1222, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1224-1225");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1220, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1220-1221");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1219, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1219");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1219, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1217, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1217-1218");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1233, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1233-1234");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1233, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1235-1236");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1231, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1231-1232");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1230, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1230");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1230, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1228, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1228-1229");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1244, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1244-1245");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1244, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1246-1247");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1242, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1242-1243");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1241, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1241");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1241, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1239, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1239-1240");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1255, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1255-1256");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1255, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1257-1258");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1253, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1253-1254");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1252, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1252");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1252, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1250, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1250-1251");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1266, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1266-1267");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1266, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1268-1269");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1264, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1264-1265");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1263, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1263");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1263, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1261, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1261-1262");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1277, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1277-1278");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1277, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1279-1280");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1275, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1275-1276");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1274, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1274");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1274, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1272, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1272-1273");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1288, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1288-1289");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1288, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1290-1291");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1286, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1286-1287");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1285, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1285");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1285, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1283, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1283-1284");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1299, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1299-1300");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1299, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1301-1302");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1297, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1297-1298");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1296, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1296");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1296, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1294, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1294-1295");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1310, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1310-1311");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1310, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1312-1313");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1308, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1308-1309");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1307, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1307");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1307, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1305, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1305-1306");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1321, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1321-1322");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1321, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1323-1324");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1319, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1319-1320");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1318, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1318");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1318, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1316, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1316-1317");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1332, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1332-1333");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1332, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1334-1335");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1330, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1330-1331");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1329, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1329");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1329, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1327, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1327-1328");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1343, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1343-1344");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1343, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1345-1346");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1341, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1341-1342");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1340, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1340");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1340, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1338, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1338-1339");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1354, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1354-1355");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1354, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1356-1357");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1352, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1352-1353");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1351, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1351");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1351, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1349, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1349-1350");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1365, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1365-1366");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1365, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1367-1368");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1363, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1363-1364");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1362, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1362");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1362, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1360, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1360-1361");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1376, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1376-1377");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1376, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1378-1379");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1374, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1374-1375");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1373, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1373");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1373, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1371, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1371-1372");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1387, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1387-1388");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1387, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1389-1390");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1385, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1385-1386");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1384, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1384");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1384, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1382, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1382-1383");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1398, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1398-1399");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1398, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1400-1401");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1396, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1396-1397");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1395, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1395");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1395, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1393, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1393-1394");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1409, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1409-1410");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1409, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1411-1412");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1407, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1407-1408");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1406, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1406");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1406, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1404, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1404-1405");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1420, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1420-1421");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1420, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1422-1423");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1418, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1418-1419");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1417, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1417");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1417, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1415, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1415-1416");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1431, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1431-1432");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1431, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1433-1434");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1429, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1429-1430");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1428, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1428");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1428, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1426, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1426-1427");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1442, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1442-1443");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1442, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1444-1445");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1440, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1440-1441");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1439, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1439");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1439, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1437, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1437-1438");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1453, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1453-1454");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1453, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1455-1456");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1451, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1451-1452");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1450, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1450");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1450, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1448, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1448-1449");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1464, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1464-1465");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1464, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1466-1467");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1462, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1462-1463");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1461, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1461");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1461, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1459, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1459-1460");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1475, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1475-1476");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1475, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1477-1478");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1473, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1473-1474");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1472, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1472");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1472, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1470, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1470-1471");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1486, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1486-1487");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1486, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1488-1489");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1484, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1484-1485");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1483, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1483");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1483, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1481, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1481-1482");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1497, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1497-1498");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1497, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1499-1500");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1495, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1495-1496");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1494, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1494");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1494, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1492, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1492-1493");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1508, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1508-1509");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1508, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1510-1511");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1506, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1506-1507");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1505, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1505");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1505, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1503, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1503-1504");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1519, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1519-1520");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1519, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1521-1522");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1517, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1517-1518");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1516, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1516");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1516, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1514, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1514-1515");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1530, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1530-1531");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1530, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1532-1533");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1528, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1528-1529");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1527, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1527");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1527, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1525, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1525-1526");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1541, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1541-1542");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1541, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1543-1544");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1539, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1539-1540");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1538, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1538");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1538, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1536, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1536-1537");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1552, 16, ".riscv_soc.core.d_cache", "v_line/Cache", "if", "1552-1553");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1552, 17, ".riscv_soc.core.d_cache", "v_line/Cache", "else", "1554-1555");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1550, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1550-1551");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1549, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1549");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1549, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1547, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1547-1548");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1562, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1562-1563");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1562, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1560, 14, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1560-1561");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1558, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1558-1559");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1569, 9, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1569-1570");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1569, 10, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1572, 16, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1572-1573");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1572, 17, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1568, 7, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1568");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1567, 14, ".riscv_soc.core.d_cache", "v_branch/Cache", "if", "1567");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1567, 15, ".riscv_soc.core.d_cache", "v_branch/Cache", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1565, 5, ".riscv_soc.core.d_cache", "v_line/Cache", "elsif", "1565-1566");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 655, 3, ".riscv_soc.core.d_cache", "v_line/Cache", "block", "655,789,805,1576-1577");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 9, 9, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 11, 9, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 12, 9, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_data", "v_toggle/SRAM", "sram_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9391]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9392]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9393]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9394]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9395]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9396]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9397]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9398]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9399]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9400]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9401]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9402]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9403]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9404]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9405]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9406]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9407]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9408]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9409]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9410]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9411]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9412]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9413]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9414]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9415]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9416]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9417]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9418]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9419]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9420]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9421]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9422]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9423]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9424]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9425]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9426]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9427]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9428]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9429]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9430]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9431]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9432]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9433]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9434]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9435]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9436]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9437]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9439]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9440]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9441]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9442]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9443]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9444]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9445]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9446]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9447]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9448]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9449]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9450]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9451]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9452]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9453]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9454]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9455]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9456]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9457]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9458]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9459]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9460]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9461]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9462]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9463]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9464]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9465]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9466]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9467]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9468]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9469]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9470]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9471]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9472]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9473]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9474]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9475]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9476]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9477]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9478]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9479]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9480]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9481]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9482]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9483]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9484]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9485]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9486]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9487]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9488]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9489]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9490]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9491]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9492]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9493]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9494]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9495]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9496]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9497]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9498]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9499]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9500]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9501]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9502]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9503]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9504]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9505]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9506]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9507]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9508]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9509]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9510]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9511]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9512]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9513]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9514]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9515]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9516]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9517]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9518]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 10, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 11, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9519]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 12, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9520]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9521]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9522]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9523]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9524]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9526]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9527]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9528]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9529]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9530]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9531]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9532]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9533]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9534]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9535]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9536]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9537]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9538]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9539]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9540]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9541]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9542]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9543]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9544]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9545]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9546]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9547]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9548]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9549]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9550]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9551]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9552]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9553]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9554]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9555]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9556]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9557]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9558]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9559]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9560]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9561]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9562]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9563]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9564]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9565]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9566]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9567]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9568]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9569]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9570]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9571]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9572]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9573]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9574]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9575]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9576]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9577]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9578]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9580]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9581]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9582]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9583]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9584]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9585]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9586]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9587]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9588]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9589]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9591]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9592]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9593]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9594]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9595]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9596]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9597]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9598]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9599]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9600]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9601]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9602]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9603]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9604]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9605]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9606]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9607]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9608]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9609]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9610]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9611]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9612]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9613]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9614]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9615]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9616]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9617]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9618]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9619]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9620]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9621]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9622]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9623]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9624]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9625]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9626]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9627]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9628]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9629]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9630]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9631]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9632]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9633]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9634]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9635]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9636]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9637]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9638]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9639]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9640]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9641]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9642]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9643]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9644]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9645]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9646]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9647]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9648]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9649]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9650]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9651]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9652]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9653]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9654]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9655]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9656]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9657]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9658]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9659]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9660]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9661]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9662]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9663]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9664]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9665]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9666]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9667]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9668]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9669]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9670]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9671]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9672]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9673]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9674]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9675]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9676]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9677]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9678]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9679]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9680]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9681]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9682]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9683]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9684]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9685]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9686]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9687]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9688]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9689]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9690]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9691]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9692]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9693]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9694]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9695]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9696]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9697]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9698]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9699]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9700]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9701]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9702]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9703]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9704]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9705]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9706]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9707]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9708]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9709]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9710]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9711]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9712]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9713]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9714]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9715]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9716]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9717]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9718]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9719]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9720]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9721]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9722]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9723]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9724]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9725]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9726]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9727]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9728]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9729]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9730]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9731]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9732]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9733]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9734]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9735]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9736]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9737]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9738]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9739]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9740]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 17, 6, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "cen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11577]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 18, 6, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10536]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10537]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10538]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10539]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10540]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10541]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10542]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10543]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10544]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10545]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10546]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10547]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10548]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10549]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10550]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10551]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10552]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10553]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10554]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10555]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10556]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10557]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10558]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10559]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10560]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10561]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10562]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10563]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10564]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10565]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10566]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10567]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10568]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10569]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10570]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10571]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10572]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10573]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10574]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10575]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10576]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10577]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10578]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10580]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10581]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10582]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10583]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10584]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10585]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10586]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10587]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10588]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10589]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10591]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10592]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10593]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10594]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10595]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10596]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10597]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10598]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10599]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10600]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10601]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10602]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10603]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10604]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10605]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10606]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10607]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10608]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10609]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10610]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10611]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10612]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10613]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10614]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10615]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10616]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10617]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10618]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10619]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10620]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10621]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10622]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10623]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10624]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10625]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10626]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10627]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10628]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10629]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10630]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10631]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10632]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10633]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10634]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10635]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10636]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10637]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10638]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10639]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10640]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10641]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10642]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10643]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10644]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10645]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10646]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10647]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10648]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10649]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10650]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10651]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10652]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10653]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10654]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10655]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10656]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10657]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10658]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10659]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10660]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10661]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10662]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10663]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11578]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 5, ".riscv_soc.core.d_cache.sram1_data.sram", "v_branch/S011HD1P_X32Y2D128_BW", "if", "23-24");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 6, ".riscv_soc.core.d_cache.sram1_data.sram", "v_branch/S011HD1P_X32Y2D128_BW", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11580]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 22, 1, ".riscv_soc.core.d_cache.sram1_data.sram", "v_line/S011HD1P_X32Y2D128_BW", "block", "22,26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 9, 9, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 11, 9, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 12, 9, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram1_tag", "v_toggle/SRAM", "sram_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9782]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9783]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9784]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9785]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9786]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9787]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9788]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9789]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9790]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9791]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9792]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9793]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9794]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9795]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9796]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9797]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9798]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9799]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9800]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9801]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9802]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9803]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9804]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9805]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9806]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9807]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9808]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9809]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9810]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9811]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9812]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9813]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9814]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9815]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9816]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9817]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9818]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9819]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9820]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9821]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9822]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9823]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9824]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9825]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9826]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9827]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9828]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9829]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9830]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9831]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9832]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9833]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9834]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9835]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9836]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9837]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9838]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9839]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9840]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9841]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9842]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9843]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9844]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9845]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9846]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9847]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9848]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9849]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9850]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9851]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9852]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9853]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9854]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9855]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9856]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9857]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9858]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9859]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9860]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9861]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9862]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9863]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9864]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9865]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9866]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9867]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9868]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9869]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9870]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9871]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9872]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9873]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9874]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9875]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9876]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9877]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9878]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9879]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9880]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9881]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9882]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9883]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9884]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9885]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9886]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9887]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9888]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9889]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9890]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9891]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9892]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9893]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9894]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9895]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9896]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9897]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9898]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9899]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9900]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9901]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9902]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9903]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9904]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9905]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9906]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9907]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9908]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9909]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 10, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 11, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9910]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 12, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9911]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9912]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9913]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9914]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9915]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9916]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9917]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9918]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9919]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9920]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9921]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9922]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9923]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9924]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9925]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9926]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9927]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9928]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9929]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9930]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9931]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9932]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9933]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9934]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9935]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9936]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9937]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9938]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9939]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9940]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9941]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9942]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9943]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9944]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9945]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9946]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9947]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9948]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9949]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9950]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9951]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9952]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9953]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9954]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9955]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9956]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9957]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9958]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9959]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9960]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9961]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9962]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9963]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9964]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9965]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9966]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9967]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9968]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9969]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9970]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9971]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9972]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9973]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9974]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9975]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9976]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9977]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9978]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9979]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9980]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9981]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9982]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9983]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9984]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9985]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9986]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9987]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9988]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9989]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9990]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9991]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9992]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9993]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9994]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9995]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9996]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9997]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9998]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9999]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10000]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10001]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10002]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10003]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10004]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10005]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10006]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10007]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10008]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10009]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10010]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10011]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10012]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10013]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10014]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10015]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10016]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10017]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10018]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10019]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10020]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10021]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10022]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10023]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10024]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10025]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10026]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10027]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10028]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10029]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10030]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10031]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10032]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10033]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10034]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10035]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10036]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10037]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10038]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10039]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10040]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10041]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10042]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10043]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10044]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 17, 6, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "cen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11581]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 18, 6, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11582]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 5, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_branch/S011HD1P_X32Y2D128_BW", "if", "23-24");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11583]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 6, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_branch/S011HD1P_X32Y2D128_BW", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11584]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 22, 1, ".riscv_soc.core.d_cache.sram1_tag.sram", "v_line/S011HD1P_X32Y2D128_BW", "block", "22,26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 9, 9, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 11, 9, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 12, 9, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_data", "v_toggle/SRAM", "sram_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10045]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10046]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10047]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10048]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10049]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10050]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10051]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10052]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10053]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10054]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10055]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10056]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10057]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10058]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10059]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10060]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10061]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10062]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10063]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10064]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10065]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10066]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10067]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10068]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10069]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10070]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10071]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10072]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10073]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10074]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10075]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10076]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10077]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10078]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10079]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10080]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10081]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10082]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10083]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10084]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10085]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10086]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10087]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10088]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10089]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10090]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10091]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10092]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10093]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10094]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10095]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10096]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10097]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10098]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10099]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10100]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10101]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10102]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10103]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10104]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10105]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10106]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10107]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10108]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10109]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10110]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10111]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10112]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10113]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10114]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10115]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10116]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10117]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10118]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10119]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10120]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10121]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10122]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10123]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10124]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10125]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10126]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10127]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10128]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10129]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10130]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10131]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10132]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10133]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10134]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10135]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10136]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10137]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10138]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10139]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10140]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10141]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10142]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10143]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10144]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10145]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10146]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10147]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10148]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10149]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10150]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10151]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10152]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10153]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10154]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10155]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10156]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10157]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10158]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10159]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10160]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10161]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10162]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10163]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10164]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10165]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10166]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10167]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10168]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10169]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10170]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10171]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10172]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 10, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 11, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10173]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 12, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9520]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9521]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9522]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9523]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9524]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9525]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9526]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9527]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9528]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9529]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9530]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9531]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9532]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9533]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9534]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9535]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9536]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9537]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9538]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9539]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9540]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9541]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9542]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9543]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9544]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9545]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9546]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9547]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9548]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9549]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9550]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9551]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9552]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9553]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9554]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9555]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9556]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9557]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9558]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9559]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9560]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9561]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9562]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9563]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9564]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9565]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9566]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9567]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9568]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9569]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9570]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9571]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9572]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9573]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9574]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9575]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9576]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9577]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9578]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9580]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9581]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9582]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9583]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9584]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9585]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9586]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9587]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9588]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9589]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9591]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9592]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9593]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9594]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9595]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9596]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9597]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9598]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9599]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9600]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9601]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9602]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9603]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9604]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9605]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9606]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9607]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9608]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9609]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9610]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9611]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9612]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9613]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9614]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9615]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9616]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9617]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9618]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9619]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9620]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9621]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9622]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9623]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9624]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9625]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9626]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9627]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9628]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9629]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9630]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9631]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9632]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9633]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9634]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9635]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9636]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9637]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9638]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9639]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9640]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9641]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9642]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9643]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9644]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9645]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9646]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9647]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10174]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10175]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10176]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10177]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10178]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10179]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9654]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9655]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9656]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9657]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9658]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9659]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9660]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9661]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9662]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9663]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9664]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9665]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9666]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9667]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9668]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9669]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9670]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9671]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9672]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9673]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9674]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9675]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9676]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9677]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9678]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9679]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9680]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9681]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9682]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9683]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9684]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9685]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9686]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9687]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9688]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9689]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9690]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9691]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9692]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9693]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9694]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9695]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9696]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9697]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9698]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9699]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9700]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9701]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9702]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9703]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9704]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9705]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9706]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9707]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9708]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9709]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9710]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9711]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9712]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9713]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9714]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9715]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9716]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9717]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9718]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9719]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9720]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9721]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9722]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9723]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9724]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9725]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9726]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9727]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9728]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9729]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9730]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9731]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9732]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9733]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9734]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9735]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9736]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9737]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9738]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9739]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9740]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9741]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9742]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9743]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9744]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9745]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9746]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9747]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9748]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9749]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9750]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9751]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9752]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9753]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9754]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9755]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9756]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9757]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9758]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9759]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9760]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9761]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9762]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9763]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9764]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9765]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9766]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9767]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9768]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9769]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9770]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9771]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9772]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9773]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9774]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9775]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9776]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9777]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9778]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9779]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9780]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9781]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 17, 6, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "cen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11585]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 18, 6, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10536]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10537]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10538]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10539]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10540]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10541]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10542]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10543]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10544]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10545]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10546]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10547]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10548]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10549]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10550]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10551]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10552]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10553]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10554]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10555]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10556]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10557]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10558]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10559]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10560]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10561]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10562]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10563]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10564]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10565]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10566]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10567]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10568]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10569]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10570]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10571]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10572]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10573]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10574]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10575]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10576]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10577]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10578]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10579]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10580]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10581]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10582]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10583]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10584]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10585]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10586]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10587]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10588]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10589]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10591]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10592]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10593]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10594]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10595]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10596]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10597]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10598]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10599]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10600]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10601]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10602]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10603]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10604]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10605]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10606]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10607]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10608]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10609]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10610]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10611]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10612]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10613]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10614]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10615]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10616]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10617]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10618]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10619]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10620]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10621]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10622]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10623]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10624]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10625]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10626]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10627]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10628]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10629]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10630]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10631]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10632]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10633]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10634]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10635]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10636]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10637]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10638]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10639]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10640]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10641]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10642]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10643]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10644]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10645]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10646]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10647]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10648]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10649]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10650]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10651]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10652]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10653]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10654]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10655]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10656]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10657]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10658]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10659]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10660]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10661]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10662]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10663]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_data.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11586]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 5, ".riscv_soc.core.d_cache.sram2_data.sram", "v_branch/S011HD1P_X32Y2D128_BW", "if", "23-24");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11587]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 6, ".riscv_soc.core.d_cache.sram2_data.sram", "v_branch/S011HD1P_X32Y2D128_BW", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11588]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 22, 1, ".riscv_soc.core.d_cache.sram2_data.sram", "v_line/S011HD1P_X32Y2D128_BW", "block", "22,26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 6, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 7, 18, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "io_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 9, 9, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 10, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 11, 9, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 12, 9, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 13, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 14, 14, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 15, 16, ".riscv_soc.core.d_cache.sram2_tag", "v_toggle/SRAM", "sram_D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10180]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10181]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10182]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10183]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10184]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10185]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10186]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10187]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10188]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10189]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10190]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10191]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10192]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10193]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10194]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10195]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10196]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10197]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10198]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10199]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10200]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10201]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10202]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10203]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10204]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10205]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10206]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10207]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10208]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10209]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10210]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10211]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10212]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10213]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10214]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10215]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10216]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10217]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10218]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10219]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10220]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10221]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10222]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10223]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10224]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10225]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10226]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10227]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10228]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10229]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10230]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10231]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10232]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10233]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10234]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10235]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10236]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10237]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10238]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10239]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10240]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10241]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10242]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10243]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10244]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10245]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10246]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10247]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10248]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10249]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10250]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10251]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10252]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10253]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10254]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10255]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10256]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10257]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10258]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10259]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10260]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10261]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10262]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10263]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10264]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10265]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10266]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10267]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10268]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10269]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10270]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10271]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10272]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10273]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10274]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10275]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10276]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10277]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10278]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10279]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10280]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10281]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10282]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10283]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10284]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10285]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10286]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10287]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10288]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10289]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10290]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10291]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10292]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10293]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10294]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10295]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10296]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10297]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10298]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10299]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10300]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10301]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10302]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10303]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10304]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10305]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10306]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10307]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 9, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "Q[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 10, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CLK", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 11, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "CEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10308]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 12, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "WEN", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 13, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "BWEN[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10309]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10310]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10311]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10312]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10313]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10314]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 14, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "A[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9917]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9918]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9919]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9920]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9921]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9922]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9923]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9924]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9925]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9926]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9927]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9928]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9929]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9930]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9931]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9932]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9933]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9934]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9935]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9936]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9937]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9938]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9939]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9940]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9941]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9942]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9943]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9944]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9945]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9946]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9947]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9948]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9949]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9950]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9951]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9952]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9953]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9954]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9955]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9956]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9957]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9958]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9959]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9960]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9961]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9962]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9963]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9964]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9965]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9966]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9967]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9968]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9969]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9970]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9971]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9972]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9973]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9974]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9975]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9976]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9977]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9978]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9979]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9980]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9981]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9982]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9983]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9984]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9985]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9986]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9987]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9988]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9989]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9990]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9991]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9992]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9993]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9994]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9995]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9996]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9997]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9998]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9999]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10000]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10001]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10002]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10003]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10004]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10005]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10006]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10007]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10008]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10009]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10010]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10011]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10012]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10013]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10014]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10015]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10016]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10017]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10018]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10019]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10020]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10021]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10022]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10023]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10024]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10025]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10026]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10027]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10028]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10029]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10030]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10031]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10032]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10033]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10034]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10035]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10036]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10037]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10038]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10039]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10040]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10041]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10042]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10043]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10044]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 15, 23, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "D[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 17, 6, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "cen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11589]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 18, 6, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 19, 22, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_toggle/S011HD1P_X32Y2D128_BW", "bwen[127]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11590]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 5, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_branch/S011HD1P_X32Y2D128_BW", "if", "23-24");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11591]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 23, 6, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_branch/S011HD1P_X32Y2D128_BW", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11592]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/S011HD1P_X32Y2D128_BW.v", 22, 1, ".riscv_soc.core.d_cache.sram2_tag.sram", "v_line/S011HD1P_X32Y2D128_BW", "block", "22,26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1800, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1801, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1802, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1803, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1804, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1805, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1806, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_ICache_bus_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1807, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1808, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1809, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1810, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1811, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1812, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1813, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1814, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1815, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1816, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1817, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_DCache_bus_r_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1818, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1819, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1820, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1821, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus1_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1822, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1823, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1824, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1825, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1826, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1826, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1826, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1826, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1826, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1826, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1826, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1826, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1827, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1828, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_bus2_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1829, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1830, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1831, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_aw_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1832, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1833, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1834, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1835, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1835, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1835, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1835, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1835, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1835, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1835, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1835, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1836, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1837, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_b_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1838, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1839, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1840, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1841, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1842, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1842, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1842, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1842, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1842, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1842, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1842, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1842, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_ar_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1843, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1844, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1845, 17, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "io_AXI_Bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1855, 13, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "reg_w_cnt[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1855, 13, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "reg_w_cnt[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1856, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "w_locked", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1857, 13, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "w_lockId[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1857, 13, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "w_lockId[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1861, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "w_chosen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1861, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "w_chosen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1865, 13, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "reg_r_cnt[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1865, 13, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "reg_r_cnt[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1866, 9, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "r_locked", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1867, 13, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "r_lockId[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1867, 13, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "r_lockId[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1875, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "r_chosen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1875, 14, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "r_chosen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1889, 8, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "reg_aw_ok", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1896, 8, ".riscv_soc.core.cross_bar", "v_toggle/Crossbar", "reg_ar_ok", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1933, 7, ".riscv_soc.core.cross_bar", "v_branch/Crossbar", "if", "1933-1934");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1933, 8, ".riscv_soc.core.cross_bar", "v_branch/Crossbar", "else", "1935-1936");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1940, 14, ".riscv_soc.core.cross_bar", "v_branch/Crossbar", "if", "1940-1941");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1940, 15, ".riscv_soc.core.cross_bar", "v_branch/Crossbar", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1938, 14, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "1938-1939");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1932, 14, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "1932");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1930, 5, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "1930-1931");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1945, 14, ".riscv_soc.core.cross_bar", "v_branch/Crossbar", "if", "1945-1946");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1945, 15, ".riscv_soc.core.cross_bar", "v_branch/Crossbar", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1943, 5, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "1943-1944");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1953, 16, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "if", "1953-1954");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1953, 17, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "else", "1955-1956");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1951, 7, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "1951-1952");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1960, 14, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "if", "1960-1961");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1960, 15, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "else", "1962-1963");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1958, 14, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "1958-1959");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1950, 14, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "1950");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1948, 5, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "1948-1949");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1970, 16, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "if", "1970-1971");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1970, 17, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "else", "1972-1973");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1968, 7, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "1968-1969");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1967, 14, ".riscv_soc.core.cross_bar", "v_branch/Crossbar", "if", "1967");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1967, 15, ".riscv_soc.core.cross_bar", "v_branch/Crossbar", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1965, 5, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "1965-1966");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1978, 14, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "if", "1978-1979");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1978, 15, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "else", "1980-1981");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1976, 5, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "1976-1977");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1985, 14, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "if", "1985-1986");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1985, 15, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "else", "1987-1988");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1983, 5, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "elsif", "1983-1984");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 1929, 3, ".riscv_soc.core.cross_bar", "v_line/Crossbar", "block", "1929");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2048, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2049, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2050, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2051, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_fetch_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2052, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2053, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2054, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2055, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2056, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2057, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2058, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_wb_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2059, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2060, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2061, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2062, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_ICache_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2063, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2064, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2065, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2066, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2067, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2067, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2067, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2067, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2067, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2067, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2067, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2067, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2068, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2069, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_DCache_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2070, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2071, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2072, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2073, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus1_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2074, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2075, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2076, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2077, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2078, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2079, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2080, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_bus2_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2081, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2082, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2083, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2084, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2085, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2086, 17, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "io_clint_bus_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2088, 9, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "fetch_low_address", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2090, 9, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "low_address", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2091, 9, ".riscv_soc.core.cross_bar_1", "v_toggle/Crossbar_1", "not_clint", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2119, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2120, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2121, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_de_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2122, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_wb_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2123, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_ex_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2124, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_next_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2125, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2126, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2127, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_pc_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2128, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_bits_inst[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2129, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_bus_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2130, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_pc_1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2131, 17, ".riscv_soc.core.fetch", "v_toggle/Fetch", "io_out_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2144, 9, ".riscv_soc.core.fetch", "v_toggle/Fetch", "stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2145, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2146, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_pc_1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2147, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2148, 8, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2149, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_pc_1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2150, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_temp_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2151, 8, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2152, 14, ".riscv_soc.core.fetch", "v_toggle/Fetch", "reg_next_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2153, 8, ".riscv_soc.core.fetch", "v_toggle/Fetch", "need_update", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2174, 16, ".riscv_soc.core.fetch", "v_line/Fetch", "if", "2174-2175");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2174, 17, ".riscv_soc.core.fetch", "v_line/Fetch", "else", "2176-2177");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2172, 7, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2172-2173");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2171, 14, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2171");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2171, 15, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2169, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2169-2170");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2185, 16, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2185-2186");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2185, 17, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2183, 7, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2183-2184");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2190, 14, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2190-2191");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2190, 15, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2188, 14, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2188-2189");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2182, 14, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2182");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2180, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2180-2181");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2198, 16, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2198-2199");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2198, 17, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2196, 7, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2196-2197");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2203, 14, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2203-2204");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2203, 15, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2201, 14, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2201-2202");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2195, 14, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2195");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2193, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2193-2194");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2210, 7, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2210-2211");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2210, 8, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2209, 14, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2209");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2209, 15, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2207, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2207-2208");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2218, 9, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2218-2219");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2218, 10, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "2220-2221");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2217, 7, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2217");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2217, 8, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2216, 14, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2216");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2216, 15, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2214, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2214-2215");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2227, 14, ".riscv_soc.core.fetch", "v_line/Fetch", "if", "2227-2228");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2227, 15, ".riscv_soc.core.fetch", "v_line/Fetch", "else", "2229-2230");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2225, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2225-2226");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2235, 7, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2235-2236");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2235, 8, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2234, 14, ".riscv_soc.core.fetch", "v_branch/Fetch", "if", "2234");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2234, 15, ".riscv_soc.core.fetch", "v_branch/Fetch", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2232, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2232-2233");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2243, 14, ".riscv_soc.core.fetch", "v_line/Fetch", "if", "2243-2244");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2243, 15, ".riscv_soc.core.fetch", "v_line/Fetch", "else", "2245-2246");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2241, 14, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2241-2242");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2239, 5, ".riscv_soc.core.fetch", "v_line/Fetch", "elsif", "2239-2240");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2168, 3, ".riscv_soc.core.fetch", "v_line/Fetch", "block", "2168,2206");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3411, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3412, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3413, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_opType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3413, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_opType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3413, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_opType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3414, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3414, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3414, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3414, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3414, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3414, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3415, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3415, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3415, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3415, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3415, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3416, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3417, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3417, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3417, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3417, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3417, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3418, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3424, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3425, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3426, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3426, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3426, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3426, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3426, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3427, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3428, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3428, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3428, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3428, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3428, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3428, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3428, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3428, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3428, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3428, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3428, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3428, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3429, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3430, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_wb_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3431, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3432, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3433, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3433, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3433, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3433, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3433, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3434, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3435, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3436, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3436, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3436, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3436, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3436, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3436, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3437, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3438, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3439, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3439, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3439, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3439, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3439, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3440, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3441, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3442, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_mem_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3443, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3444, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3444, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3444, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3444, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3444, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3444, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3444, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3444, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3444, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3444, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3444, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3444, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3445, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3446, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3447, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exception[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3447, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exception[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3447, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exception[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3447, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exception[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3447, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_exception[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3448, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_is_exception", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3449, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_is_mret", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3450, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_next_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3451, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3452, 17, ".riscv_soc.core.execute", "v_toggle/Exu", "io_out_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3464, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3465, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3466, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3467, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3467, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3467, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3467, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3467, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3467, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3468, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3469, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_data2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3470, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_imm[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3471, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_op_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3472, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3473, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_result_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_next_pc_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "alu_exu_io_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3478, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3481, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3481, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3481, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3481, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3481, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3481, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_address_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3487, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "lsu_exu_io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3490, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3493, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3493, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3493, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3493, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3493, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3493, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_in_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3499, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "mu_exu_io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3502, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3505, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3505, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3505, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3505, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3505, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3505, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_rd_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_csr_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "csr_exu_io_w_csr_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3514, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3517, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_is_mret", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3520, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_exception[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3520, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_exception[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3520, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_exception[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3520, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_exception[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3520, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_exception[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "abn_exu_io_is_exception", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "valid[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "valid[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "valid[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "valid[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "valid[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3532, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_valid[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3532, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_valid[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3532, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_valid[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3532, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_valid[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3532, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_valid[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 9, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 15, ".riscv_soc.core.execute", "v_toggle/Exu", "rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 13, ".riscv_soc.core.execute", "v_toggle/Exu", "reg_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3688, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3688-3689");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3688, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3686, 14, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3686-3687");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3684, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3684-3685");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3696, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3696-3697");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3696, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "3698-3699");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3695, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3695");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3695, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3693, 14, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3693-3694");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3691, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3691-3692");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3707, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3707-3708");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3707, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "3709-3710");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3706, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3706");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3706, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3704, 14, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3704-3705");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3702, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3702-3703");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3718, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3718-3719");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3718, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "3720-3721");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3717, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3717");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3717, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3715, 14, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3715-3716");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3713, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3713-3714");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3729, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3729-3730");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3729, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "3731-3732");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3728, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3728");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3728, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3726, 14, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3726-3727");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3724, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3724-3725");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3740, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3740-3741");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3740, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "3742-3743");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3739, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3739");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3739, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3737, 14, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3737-3738");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3735, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3735-3736");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3751, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3751-3752");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3751, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "3753-3754");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3750, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3750");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3750, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3748, 14, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3748-3749");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3746, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3746-3747");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3762, 7, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3762-3763");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3762, 8, ".riscv_soc.core.execute", "v_branch/Exu", "else", "3764-3765");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3761, 14, ".riscv_soc.core.execute", "v_branch/Exu", "if", "3761");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3761, 15, ".riscv_soc.core.execute", "v_branch/Exu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3759, 14, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3759-3760");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3757, 5, ".riscv_soc.core.execute", "v_line/Exu", "elsif", "3757-3758");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3683, 3, ".riscv_soc.core.execute", "v_line/Exu", "block", "3683");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2312, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2313, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2314, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2315, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2315, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2315, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2315, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2315, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2315, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2316, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data1[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2317, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_data2[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2318, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_imm[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2319, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_op_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2320, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2321, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2322, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2323, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_result_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2324, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_next_pc_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2325, 17, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "io_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "subresult[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 9, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "u_rs1_l_rs2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 9, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "s_rs1_l_rs2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sllw_temp[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2343, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "srlw_temp[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2346, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "sraw_temp[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2347, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "add_temp[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2401, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_data[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2402, 9, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2403, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2406, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc3[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2421, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "temp_result_pc[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2422, 9, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "next_pc_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2423, 15, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "result_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2424, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2425, 14, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_result_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2426, 8, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_next_pc_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2427, 8, ".riscv_soc.core.execute.alu_exu", "v_toggle/ALU_EXU", "reg_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2437, 14, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "if", "2437-2438");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2437, 15, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2435, 14, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2435-2436");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2433, 5, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2433-2434");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2444, 14, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "if", "2444-2445");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2444, 15, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2442, 14, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2442-2443");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2440, 5, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2440-2441");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2451, 14, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "if", "2451-2452");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2451, 15, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2449, 14, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2449-2450");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2447, 5, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2447-2448");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2458, 14, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "if", "2458-2459");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2458, 15, ".riscv_soc.core.execute.alu_exu", "v_branch/ALU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2456, 14, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2456-2457");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2454, 5, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "elsif", "2454-2455");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2432, 3, ".riscv_soc.core.execute.alu_exu", "v_line/ALU_EXU", "block", "2432");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2515, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2516, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2517, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2518, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2518, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2518, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2518, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2518, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2518, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2519, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2520, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_imm_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2521, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_address_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2522, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2523, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2524, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2525, 17, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2532, 14, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_address_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2533, 8, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2534, 8, ".riscv_soc.core.execute.lsu_exu", "v_toggle/LSU_EXU", "reg_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2544, 14, ".riscv_soc.core.execute.lsu_exu", "v_branch/LSU_EXU", "if", "2544-2545");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2544, 15, ".riscv_soc.core.execute.lsu_exu", "v_branch/LSU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2542, 14, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "elsif", "2542-2543");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2540, 5, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "elsif", "2540-2541");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2551, 14, ".riscv_soc.core.execute.lsu_exu", "v_branch/LSU_EXU", "if", "2551-2552");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2551, 15, ".riscv_soc.core.execute.lsu_exu", "v_branch/LSU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2549, 14, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "elsif", "2549-2550");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2547, 5, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "elsif", "2547-2548");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2558, 14, ".riscv_soc.core.execute.lsu_exu", "v_branch/LSU_EXU", "if", "2558-2559");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2558, 15, ".riscv_soc.core.execute.lsu_exu", "v_branch/LSU_EXU", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2556, 14, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "elsif", "2556-2557");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2554, 5, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "elsif", "2554-2555");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2539, 3, ".riscv_soc.core.execute.lsu_exu", "v_line/LSU_EXU", "block", "2539");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3102, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3103, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3104, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3105, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3106, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3107, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3108, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3109, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3110, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3111, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_in_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3112, 17, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "io_out_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3114, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3115, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3116, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_in_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3117, 9, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_in_flush", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3118, 15, ".riscv_soc.core.execute.mu_exu", "v_toggle/MU_EXU", "div_io_rs1_data[31]", "");
}
