#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Sep 14 08:52:15 2018
# Process ID: 12344
# Current directory: C:/hdl_projects/s7_tdm114
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6792 C:\hdl_projects\s7_tdm114\s7_tdm114.xpr
# Log file: C:/hdl_projects/s7_tdm114/vivado.log
# Journal file: C:/hdl_projects/s7_tdm114\vivado.jou
#-----------------------------------------------------------
WARNING: [Common 17-1271] The MYVIVADO environment variable specifies an invalid location 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado'
start_gui
open_project C:/hdl_projects/s7_tdm114/s7_tdm114.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aptay/Downloads/tdm114/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/digilent'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'avnet:avnet_hdmi:avnet_hdmi_out:3.1'. The one found in IP location 'c:/Users/aptay/Downloads/tdm114/IP/avnet_hdmi_out' will take precedence over the same IP in location c:/hdl_projects/digilent/avnet_hdmi_out
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'avnet.com:interface:avnet_ali3:1.0'. The one found in location 'c:/Users/aptay/Downloads/tdm114/IP/interfaces/avnet_ali3.xml' will take precedence over the same Interface in location 'c:/hdl_projects/digilent/interfaces/avnet_ali3.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'avnet.com:interface:onsemi_vita_cam:1.0'. The one found in location 'c:/Users/aptay/Downloads/tdm114/IP/interfaces/onsemi_vita_cam.xml' will take precedence over the same Interface in location 'c:/hdl_projects/digilent/interfaces/onsemi_vita_cam.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'avnet.com:interface:onsemi_vita_spi:1.0'. The one found in location 'c:/Users/aptay/Downloads/tdm114/IP/interfaces/onsemi_vita_spi.xml' will take precedence over the same Interface in location 'c:/hdl_projects/digilent/interfaces/onsemi_vita_spi.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'avnet.com:user:SF_SM_Master_Bus:1.0'. The one found in location 'c:/Users/aptay/Downloads/tdm114/IP/interfaces/SF_SM_Master_Bus.xml' will take precedence over the same Interface in location 'c:/hdl_projects/digilent/interfaces/SF_SM_Master_Bus.xml'
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1015.164 ; gain = 315.754
update_compile_order -fileset sources_1
archive_project C:/hdl_projects/s7_tdm114.xpr.zip -temp_dir C:/hdl_projects/s7_tdm114/.Xil/Vivado-12344-DESKTOP-HQKVQ13 -force -exclude_run_results -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/hdl_projects/s7_tdm114/.Xil/Vivado-12344-DESKTOP-HQKVQ13' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aptay/Downloads/tdm114/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/digilent'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'avnet:avnet_hdmi:avnet_hdmi_out:3.1'. The one found in IP location 'c:/Users/aptay/Downloads/tdm114/IP/avnet_hdmi_out' will take precedence over the same IP in location c:/hdl_projects/digilent/avnet_hdmi_out
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'avnet.com:interface:avnet_ali3:1.0'. The one found in location 'c:/Users/aptay/Downloads/tdm114/IP/interfaces/avnet_ali3.xml' will take precedence over the same Interface in location 'c:/hdl_projects/digilent/interfaces/avnet_ali3.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'avnet.com:interface:onsemi_vita_cam:1.0'. The one found in location 'c:/Users/aptay/Downloads/tdm114/IP/interfaces/onsemi_vita_cam.xml' will take precedence over the same Interface in location 'c:/hdl_projects/digilent/interfaces/onsemi_vita_cam.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'avnet.com:interface:onsemi_vita_spi:1.0'. The one found in location 'c:/Users/aptay/Downloads/tdm114/IP/interfaces/onsemi_vita_spi.xml' will take precedence over the same Interface in location 'c:/hdl_projects/digilent/interfaces/onsemi_vita_spi.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'avnet.com:user:SF_SM_Master_Bus:1.0'. The one found in location 'c:/Users/aptay/Downloads/tdm114/IP/interfaces/SF_SM_Master_Bus.xml' will take precedence over the same Interface in location 'c:/hdl_projects/digilent/interfaces/SF_SM_Master_Bus.xml'
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_v_tc_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tc_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_v_vid_in_axi4s_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_v_vid_in_axi4s_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_v_axi4s_vid_out_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_v_axi4s_vid_out_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_xbar_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_ila_3_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_3_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_ila_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_ila_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_zed_ali3_controller_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_zed_ali3_controller_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axis_data_fifo_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_data_fifo_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tc_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_vid_in_axi4s_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_3_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_zed_ali3_controller_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_data_fifo_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_data_fifo_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_data_fifo_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_3_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_3_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_tc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_tc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_zed_ali3_controller_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_zed_ali3_controller_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
