#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec 20 19:44:28 2020
# Process ID: 8916
# Current directory: F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6556 F:\Vivado\Downloads\Spec_sobel\activecore\designs\rtl\sigma\syn\syn_1stage\NEXYS4-DDR\NEXYS4_DDR.xpr
# Log file: F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/vivado.log
# Journal file: F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1035.066 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sys_clk'...
[Sun Dec 20 19:47:43 2020] Launched sys_clk_synth_1, synth_1...
Run output will be captured here:
sys_clk_synth_1: F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/sys_clk_synth_1/runme.log
synth_1: F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/runme.log
[Sun Dec 20 19:47:44 2020] Launched impl_1...
Run output will be captured here: F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.066 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Vivado/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'f:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscv_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto dbe4f722851248e3976cc912f1a3ff99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto dbe4f722851248e3976cc912f1a3ff99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 16 for port 'irq_debounced_bi' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:70]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'bus0_addr_bi' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv:454]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'bus1_addr_bi' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv:464]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 30 for port 'adr0_i' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual_memsplit.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 30 for port 'adr1_i' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual_memsplit.v:68]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 8 for port 'irq_fifo_genfifo_rdata_bi' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 20 for port 'adr0_i' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:149]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 20 for port 'adr1_i' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:177]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:70]
WARNING: [VRFC 10-3823] variable 'testmem_xif_addr_out' might have multiple concurrent drivers [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:289]
WARNING: [VRFC 10-3823] variable 'testmem_xif_wdata_out' might have multiple concurrent drivers [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:291]
WARNING: [VRFC 10-3823] variable 'testmem_xif_we_out' might have multiple concurrent drivers [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:293]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv:94]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v:55]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v:61]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v:120]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscv_tb_behav -key {Behavioral:sim_1:Functional:riscv_tb} -tclbatch {riscv_tb.tcl} -view {F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/riscv_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/riscv_tb_behav1.wcfg
source riscv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/sw/benchmarks/sobel_sw.riscv could not be opened
ERROR: File descriptor (0) passed to $fread in file F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v at line 54 is not valid.
Fatal: File F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/sw/benchmarks/sobel_sw.riscv not found!
Time: 0 ps  Iteration: 0  Process: /riscv_tb/sigma/sigma_tile/ram/ram_dual/Initial45_51  Scope: riscv_tb.sigma.sigma_tile.ram.ram_dual  File: F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v Line: 55
$finish called at time : 0 fs : File "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v" Line 55
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.238 ; gain = 8.234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1189.238 ; gain = 10.266
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1204.480 ; gain = 1.863
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Vivado/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'f:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/arb_1m2s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_1m2s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/arb_2m1s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m1s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/arb_2m3s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m3s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/cpu_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/irq_adapter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irq_adapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_1stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sfr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:297]
INFO: [VRFC 10-2458] undeclared symbol ready, assumed default net type wire [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:298]
INFO: [VRFC 10-2458] undeclared symbol idle, assumed default net type wire [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:299]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_tile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/tb/riscv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto dbe4f722851248e3976cc912f1a3ff99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto dbe4f722851248e3976cc912f1a3ff99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 16 for port 'irq_debounced_bi' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:70]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'bus0_addr_bi' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv:454]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'bus1_addr_bi' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv:464]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 30 for port 'adr0_i' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual_memsplit.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 30 for port 'adr1_i' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual_memsplit.v:68]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 8 for port 'irq_fifo_genfifo_rdata_bi' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 20 for port 'adr0_i' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:149]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 20 for port 'adr1_i' [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:177]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:70]
WARNING: [VRFC 10-3823] variable 'testmem_xif_addr_out' might have multiple concurrent drivers [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:289]
WARNING: [VRFC 10-3823] variable 'testmem_xif_wdata_out' might have multiple concurrent drivers [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:291]
WARNING: [VRFC 10-3823] variable 'testmem_xif_we_out' might have multiple concurrent drivers [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:293]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv:94]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v:55]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v:61]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v:120]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 55, File F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 61, File F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv" Line 12. Module sigma(CPU="riscv_1stage",UDM_RTX_EXTERNAL_OVERRIDE="YES",mem_data="F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/sw/benchmarks/sobel.riscv",mem_size=8192) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../../../../../sigma_tile/hw/sigma_tile.svh" Line 13. Module MemSplit32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../../../../../sigma_tile/hw/sigma_tile.svh" Line 13. Module MemSplit32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/debouncer/debouncer.v" Line 10. Module debouncer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv" Line 19. Module sigma_tile(mem_data="F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/sw/benchmarks/sobel.riscv",mem_size=8192,CPU="riscv_1stage") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../../../../../sigma_tile/hw/sigma_tile.svh" Line 13. Module MemSplit32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../../../../../sigma_tile/hw/sigma_tile.svh" Line 13. Module MemSplit32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../../../../../sigma_tile/hw/sigma_tile.svh" Line 13. Module MemSplit32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../../../../../sigma_tile/hw/sigma_tile.svh" Line 13. Module MemSplit32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/irq_adapter.sv" Line 10. Module irq_adapter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv" Line 9. Module riscv_1stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/arb_2m3s.sv" Line 12. Module arb_2m3s(SFR_BITSEL=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual_memsplit.v" Line 1. Module ram_dual_memsplit(mem_type="elf",mem_data="F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/sw/benchmarks/sobel.riscv",adr_width=30,mem_size=8192) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(mem_type="elf",mem_data="F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/sw/benchmarks/sobel.riscv",adr_width=30,mem_size=8192) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sfr.sv" Line 12. Module sfr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/udm/hdl/udm.v" Line 10. Module udm(BUS_TIMEOUT=104857600,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/udm/hdl/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/udm/hdl/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/udm/hdl/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=104857600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(mem_init="NO",mem_data="nodata.hex",adr_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(mem_init="NO",mem_data="nodata_out.hex",adr_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv" Line 12. Module sigma(CPU="riscv_1stage",UDM_RTX_EXTERNAL_OVERRIDE="YES",mem_data="F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/sw/benchmarks/sobel.riscv",mem_size=8192) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../../../../../sigma_tile/hw/sigma_tile.svh" Line 13. Module MemSplit32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../../../../../sigma_tile/hw/sigma_tile.svh" Line 13. Module MemSplit32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/debouncer/debouncer.v" Line 10. Module debouncer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv" Line 19. Module sigma_tile(mem_data="F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/sw/benchmarks/sobel.riscv",mem_size=8192,CPU="riscv_1stage") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../../../../../sigma_tile/hw/sigma_tile.svh" Line 13. Module MemSplit32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../../../../../sigma_tile/hw/sigma_tile.svh" Line 13. Module MemSplit32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../../../../../sigma_tile/hw/sigma_tile.svh" Line 13. Module MemSplit32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../../../../../sigma_tile/hw/sigma_tile.svh" Line 13. Module MemSplit32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/irq_adapter.sv" Line 10. Module irq_adapter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv" Line 9. Module riscv_1stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/arb_2m3s.sv" Line 12. Module arb_2m3s(SFR_BITSEL=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual_memsplit.v" Line 1. Module ram_dual_memsplit(mem_type="elf",mem_data="F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/sw/benchmarks/sobel.riscv",adr_width=30,mem_size=8192) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(mem_type="elf",mem_data="F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/sw/benchmarks/sobel.riscv",adr_width=30,mem_size=8192) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sfr.sv" Line 12. Module sfr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/udm/hdl/udm.v" Line 10. Module udm(BUS_TIMEOUT=104857600,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/udm/hdl/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/udm/hdl/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/udm/hdl/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=104857600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(mem_init="NO",mem_data="nodata.hex",adr_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(mem_init="NO",mem_data="nodata_out.hex",adr_width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_arb_1m2s_sv
Compiling module xil_defaultlib.MemSplit32
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.irq_adapter_default
Compiling module xil_defaultlib.riscv_1stage
Compiling module xil_defaultlib.arb_2m3s(SFR_BITSEL=20)
Compiling module xil_defaultlib.ram_dual(mem_type="elf",mem_data...
Compiling module xil_defaultlib.ram_dual_memsplit(mem_type="elf"...
Compiling module xil_defaultlib.sfr
Compiling module xil_defaultlib.sigma_tile(mem_data="F:/Vivado/D...
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=10485...
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=104857600,RTX_EX...
Compiling module xil_defaultlib.ram_dual(mem_init="NO",mem_data=...
Compiling module xil_defaultlib.ram_dual(mem_init="NO",mem_data=...
Compiling module xil_defaultlib.Block_proc
Compiling module xil_defaultlib.Array2Mat
Compiling module xil_defaultlib.Filter2D_k_buf_0_bkb_ram
Compiling module xil_defaultlib.Filter2D_k_buf_0_bkb(DataWidth=8...
Compiling module xil_defaultlib.Sobel_mux_32_8_1_1(ID=1,din0_WID...
Compiling module xil_defaultlib.Filter2D
Compiling module xil_defaultlib.Mat2Array
Compiling module xil_defaultlib.fifo_w5_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w5_d2_A
Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d2_A
Compiling module xil_defaultlib.start_for_Filter2eOg_shiftReg
Compiling module xil_defaultlib.start_for_Filter2eOg
Compiling module xil_defaultlib.Sobel
Compiling module xil_defaultlib.sigma(CPU="riscv_1stage",UDM_RTX...
Compiling module xil_defaultlib.riscv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/xsim.dir/riscv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/xsim.dir/riscv_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec 20 20:39:43 2020. For additional details about this file, please refer to the WebTalk help file at F:/Vivado/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 20 20:39:43 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1204.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscv_tb_behav -key {Behavioral:sim_1:Functional:riscv_tb} -tclbatch {riscv_tb.tcl} -view {F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/riscv_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/riscv_tb_behav1.wcfg
source riscv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Insufficient data from the input file for $fread

##################################
#### Loading elf file: F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/sw/benchmarks/sobel.riscv
e_phnum: 0x00000001
---- HEADER: 0 ----
p_type: 0x00000001
p_offset: 0x00000000
p_vaddr: 0x00000000
p_paddr: 0x00000000
p_filesz: 0x000005f0
p_memsz: 0x000005f0
p_flags: 0x00000007
p_align: 0x00001000
##################################

### SIMULATION STARTED ###
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 1204.480 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Insufficient data from the input file for $fread

##################################
#### Loading elf file: F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/sw/benchmarks/sobel.riscv
e_phnum: 0x00000001
---- HEADER: 0 ----
p_type: 0x00000001
p_offset: 0x00000000
p_vaddr: 0x00000000
p_paddr: 0x00000000
p_filesz: 0x000005f0
p_memsz: 0x000005f0
p_flags: 0x00000007
p_align: 0x00001000
##################################

### SIMULATION STARTED ###
### TEST PROCEDURE FINISHED ###
$stop called at time : 511645 ns : File "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/tb/riscv_tb.sv" Line 126
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1259.301 ; gain = 46.141
save_wave_config {F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/riscv_tb_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 21 10:08:34 2020...
