Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Sep  9 15:50:25 2024
| Host         : huiyi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VideoDMA_Top_control_sets_placed.rpt
| Design       : VideoDMA_Top
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   346 |
|    Minimum number of control sets                        |   346 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   926 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   346 |
| >= 0 to < 4        |    35 |
| >= 4 to < 6        |    82 |
| >= 6 to < 8        |    20 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |     6 |
| >= 16              |   138 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2997 |          850 |
| No           | No                    | Yes                    |             216 |           73 |
| No           | Yes                   | No                     |             973 |          355 |
| Yes          | No                    | No                     |            1856 |          555 |
| Yes          | No                    | Yes                    |             142 |           35 |
| Yes          | Yes                   | No                     |             906 |          273 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                   Clock Signal                                                                                  |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                                                  Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                              |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                     | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                     | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                       | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                              |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                              |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                         | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                          |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                      |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                            |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                           |                1 |              3 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                           |                1 |              3 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                           |                1 |              3 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                       | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                          |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__3_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__34_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                            | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                       | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/reset_in                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                          | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/tx_reset                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | rst_cnt_reg[8]                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                             |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_0                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_ID_REG                                                                                                               | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_ID_REG                                                                                                     | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                               | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                               | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/processing_system7_0/inst/S_AXI_HP0_BVALID                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | rst_cnt_reg[8]                                                                                                                                                                                                                                                   | rst_cnt0                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                            |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                        | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                               |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                            |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/fdma_wvalid                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/axi_wstart_locked1                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                               | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/fdma_rvalid                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/axi_rstart_locked1                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/wburst_len_req                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/wburst_len                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                        | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/rburst_len_req                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/rburst_len                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                             |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out                                                                                                            |                3 |             10 |         3.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG                                                                                                      | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                   | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                5 |             10 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                            |                2 |             10 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                       | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E_0                                                                                                         | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A_0                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_10M_SPEED_BIT_LOC_REG                                                                                                | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                          |                5 |             12 |         2.40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                            |                2 |             12 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E_0                                                                                                                                                | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A_0                                                                                                                                                               |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                            |                2 |             12 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                            |                                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                9 |             14 |         1.56 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                    |                                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                             |                                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_out                                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                                                                                                              | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                          |                6 |             15 |         2.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                            |                3 |             16 |         5.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG                                                                                                            | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                            |                3 |             16 |         5.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]         |                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/fdma_rvalid                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                       |                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/fdma_wleft_cnt[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/fdma_rleft_cnt[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                  |                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG                                                                                                             | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                        |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/fdma_wvalid                                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/fdma_wstart                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                           |                5 |             17 |         3.40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                           |                5 |             17 |         3.40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                       |                                                                                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                            |                5 |             18 |         3.60 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                          |                7 |             18 |         2.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                           |                4 |             18 |         4.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                            |                3 |             18 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                           |                3 |             18 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                         |                                                                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |             21 |         5.25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                    |                                                                                                                                                                                                                                                                                   |                4 |             21 |         5.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             24 |         1.85 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               10 |             25 |         2.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                9 |             25 |         2.78 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               10 |             25 |         2.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                9 |             25 |         2.78 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                9 |             25 |         2.78 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               10 |             25 |         2.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                9 |             25 |         2.78 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                             |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               10 |             25 |         2.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                9 |             25 |         2.78 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                9 |             25 |         2.78 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               11 |             25 |         2.27 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               10 |             25 |         2.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                      |                                                                                                                                                                                                                                                                                   |                6 |             28 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                   |                5 |             28 |         5.60 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                  |                                                                                                                                                                                                                                                                                   |                6 |             28 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                  |                                                                                                                                                                                                                                                                                   |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                           |                4 |             28 |         7.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                           |                4 |             28 |         7.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                            |               10 |             31 |         3.10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             31 |         3.44 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/axi_awaddr[31]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | t_data[31]_i_1_n_0                                                                                                                                                                                                                                               | rst_cnt_reg[8]                                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                                               | design_1_wrapper_i/design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[3]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/uiFDMA_0/inst/axi_araddr[31]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                       |                9 |             34 |         3.78 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                    |               26 |             36 |         1.38 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               13 |             36 |         2.77 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |               13 |             36 |         2.77 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | ila_VideoDMA_Top/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                       |               10 |             39 |         3.90 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               10 |             41 |         4.10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                           |               24 |             47 |         1.96 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |               21 |             48 |         2.29 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               17 |             49 |         2.88 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               15 |             49 |         3.27 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               13 |             49 |         3.77 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               16 |             49 |         3.06 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               16 |             57 |         3.56 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             57 |         3.56 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             57 |         3.80 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               16 |             57 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                         |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               31 |             65 |         2.10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |               46 |             98 |         2.13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | ila_VideoDMA_Top/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               27 |            103 |         3.81 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               25 |            103 |         4.12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                |               59 |            194 |         3.29 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                              |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |              797 |           3135 |         3.93 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


