/*
   This file was generated automatically by Alchitry Labs version 1.2.1.
   Do not edit this file directly. Instead edit the original Lucid source.
   This is a temporary file and any changes made to it will be destroyed.
*/

module delayer_5 (
    input clk,
    input rst,
    output reg [3:0] value
  );
  
  
  
  reg [28:0] M_flip_d, M_flip_q = 1'h0;
  
  wire [8-1:0] M_ctr_value;
  reg [1-1:0] M_ctr_clk;
  counter_13 ctr (
    .rst(rst),
    .clk(M_ctr_clk),
    .value(M_ctr_value)
  );
  
  always @* begin
    M_flip_d = M_flip_q;
    
    M_ctr_clk = M_flip_q[28+0-:1];
    M_flip_d = M_flip_q + 1'h1;
    value = M_ctr_value;
  end
  
  always @(posedge clk) begin
    if (rst == 1'b1) begin
      M_flip_q <= 1'h0;
    end else begin
      M_flip_q <= M_flip_d;
    end
  end
  
endmodule
