<module name="COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="A72SS_CLUSTER_ECC_REV" acronym="A72SS_CLUSTER_ECC_REV" offset="0x0" width="32" description="IP revision register.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x66A0EA00" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_VECTOR" acronym="A72SS_CLUSTER_ECC_VECTOR" offset="0x8" width="32" description="ECC vector register.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="" rwaccess="RW"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_STAT" acronym="A72SS_CLUSTER_ECC_STAT" offset="0xC" width="32" description="Misc status register.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x2A" description="Indicates the number of RAMs serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_SEC_EOI_REG" acronym="A72SS_CLUSTER_ECC_SEC_EOI_REG" offset="0x3C" width="32" description="SEC EOI register. The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI value" range="" rwaccess="RW1S"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_SEC_STATUS_REG0" acronym="A72SS_CLUSTER_ECC_SEC_STATUS_REG0" offset="0x40" width="32" description="SEC interrupt status register 0.">
    <bitfield id="L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt pending status for l2_incl_plru_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt pending status for l2_incl_plru_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt pending status for l2_dirty_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt pending status for l2_dirty_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK15_ECC_SVBUS_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank15_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK14_ECC_SVBUS_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank14_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK13_ECC_SVBUS_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank13_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK12_ECC_SVBUS_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank12_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK11_ECC_SVBUS_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank11_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK10_ECC_SVBUS_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank10_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK9_ECC_SVBUS_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank9_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK8_ECC_SVBUS_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank8_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK7_ECC_SVBUS_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank7_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK6_ECC_SVBUS_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank6_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK5_ECC_SVBUS_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank5_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK4_ECC_SVBUS_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank4_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK3_ECC_SVBUS_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK2_ECC_SVBUS_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK7_ECC_SVBUS_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank7_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK6_ECC_SVBUS_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank6_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK5_ECC_SVBUS_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank5_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK4_ECC_SVBUS_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank4_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK3_ECC_SVBUS_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK2_ECC_SVBUS_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt pending status for l2_snp_tag_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt pending status for l2_snp_tag_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt pending status for l2_snp_tag_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt pending status for l2_snp_tag_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_SEC_STATUS_REG1" acronym="A72SS_CLUSTER_ECC_SEC_STATUS_REG1" offset="0x44" width="32" description="SEC interrupt status register 1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VBUSP_CFG_DST_M2P_DST_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt pending status for vbusp_cfg_dst_m2p_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_M2M_M2M_VBUSS_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt pending status for vbusp_cfg_m2m_m2m_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_M2M_DST_VBUSS_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt pending status for vbusp_cfg_m2m_dst_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_DST_M2P_SRC_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt pending status for vbusp_cfg_dst_m2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt pending status for a72_j7_corepac_cbass_divh_clk2_clk_clk_edc_ctrl_cbass_int_divh_clk2_clk_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt pending status for a72_j7_corepac_cbass_scr1_scr_a72_j7_corepac_cbass_scr1_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt pending status for a72_j7_corepac_cbass_vbusp_ecc_corepac_p2p_bridge_vbusp_ecc_corepac_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt pending status for a72_j7_corepac_cbass_vbusp_ecc_core1_p2p_bridge_vbusp_ecc_core1_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt pending status for a72_j7_corepac_cbass_vbusp_ecc_core0_p2p_bridge_vbusp_ecc_core0_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ECCAGGR_COREPAC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt pending status for edc_ctrl_eccaggr_corepac_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_SEC_ENABLE_SET_REG0" acronym="A72SS_CLUSTER_ECC_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="SEC interrupt enable set register 0.">
    <bitfield id="L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt enable set for l2_incl_plru_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt enable set for l2_incl_plru_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt enable set for l2_dirty_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt enable set for l2_dirty_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK15_ECC_SVBUS_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank15_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK14_ECC_SVBUS_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank14_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK13_ECC_SVBUS_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank13_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK12_ECC_SVBUS_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank12_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK11_ECC_SVBUS_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank11_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK10_ECC_SVBUS_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank10_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK9_ECC_SVBUS_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank9_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK8_ECC_SVBUS_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank8_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK7_ECC_SVBUS_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank7_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK6_ECC_SVBUS_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank6_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK5_ECC_SVBUS_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank5_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK4_ECC_SVBUS_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank4_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK7_ECC_SVBUS_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank7_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK6_ECC_SVBUS_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank6_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK5_ECC_SVBUS_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank5_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK4_ECC_SVBUS_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank4_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable set for l2_snp_tag_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable set for l2_snp_tag_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set for l2_snp_tag_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable set for l2_snp_tag_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_SEC_ENABLE_SET_REG1" acronym="A72SS_CLUSTER_ECC_SEC_ENABLE_SET_REG1" offset="0x84" width="32" description="SEC interrupt enable set register 1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VBUSP_CFG_DST_M2P_DST_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable set for vbusp_cfg_dst_m2p_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_M2M_M2M_VBUSS_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable set for vbusp_cfg_m2m_m2m_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_M2M_DST_VBUSS_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable set for vbusp_cfg_m2m_dst_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_DST_M2P_SRC_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable set for vbusp_cfg_dst_m2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable set for a72_j7_corepac_cbass_divh_clk2_clk_clk_edc_ctrl_cbass_int_divh_clk2_clk_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable set for a72_j7_corepac_cbass_scr1_scr_a72_j7_corepac_cbass_scr1_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable set for a72_j7_corepac_cbass_vbusp_ecc_corepac_p2p_bridge_vbusp_ecc_corepac_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable set for a72_j7_corepac_cbass_vbusp_ecc_core1_p2p_bridge_vbusp_ecc_core1_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set for a72_j7_corepac_cbass_vbusp_ecc_core0_p2p_bridge_vbusp_ecc_core0_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ECCAGGR_COREPAC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable set for edc_ctrl_eccaggr_corepac_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_SEC_ENABLE_CLR_REG0" acronym="A72SS_CLUSTER_ECC_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="SEC interrupt enable clear register 0.">
    <bitfield id="L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt enable clear for l2_incl_plru_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt enable clear for l2_incl_plru_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt enable clear for l2_dirty_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt enable clear for l2_dirty_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK15_ECC_SVBUS_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank15_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK14_ECC_SVBUS_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank14_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK13_ECC_SVBUS_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank13_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK12_ECC_SVBUS_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank12_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK11_ECC_SVBUS_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank11_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK10_ECC_SVBUS_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank10_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK9_ECC_SVBUS_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank9_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK8_ECC_SVBUS_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank8_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK7_ECC_SVBUS_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank7_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK6_ECC_SVBUS_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank6_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK5_ECC_SVBUS_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank5_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK4_ECC_SVBUS_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank4_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK7_ECC_SVBUS_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank7_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK6_ECC_SVBUS_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank6_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK5_ECC_SVBUS_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank5_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK4_ECC_SVBUS_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank4_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable clear for l2_snp_tag_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable clear for l2_snp_tag_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear for l2_snp_tag_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear for l2_snp_tag_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_SEC_ENABLE_CLR_REG1" acronym="A72SS_CLUSTER_ECC_SEC_ENABLE_CLR_REG1" offset="0xC4" width="32" description="SEC interrupt enable clear register 1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VBUSP_CFG_DST_M2P_DST_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable clear for vbusp_cfg_dst_m2p_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_M2M_M2M_VBUSS_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable clear for vbusp_cfg_m2m_m2m_vbuss_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_M2M_DST_VBUSS_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable clear for vbusp_cfg_m2m_dst_vbuss_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_DST_M2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable clear for vbusp_cfg_dst_m2p_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable clear for a72_j7_corepac_cbass_divh_clk2_clk_clk_edc_ctrl_cbass_int_divh_clk2_clk_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable clear for a72_j7_corepac_cbass_scr1_scr_a72_j7_corepac_cbass_scr1_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable clear for a72_j7_corepac_cbass_vbusp_ecc_corepac_p2p_bridge_vbusp_ecc_corepac_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable clear for a72_j7_corepac_cbass_vbusp_ecc_core1_p2p_bridge_vbusp_ecc_core1_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear for a72_j7_corepac_cbass_vbusp_ecc_core0_p2p_bridge_vbusp_ecc_core0_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EDC_CTRL_ECCAGGR_COREPAC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear for edc_ctrl_eccaggr_corepac_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_DED_EOI_REG" acronym="A72SS_CLUSTER_ECC_DED_EOI_REG" offset="0x13C" width="32" description="DED EOI register. The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI value" range="" rwaccess="RW1S"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_DED_STATUS_REG0" acronym="A72SS_CLUSTER_ECC_DED_STATUS_REG0" offset="0x140" width="32" description="DED interrupt status register 0.">
    <bitfield id="L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt pending status for l2_incl_plru_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt pending status for l2_incl_plru_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt pending status for l2_dirty_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt pending status for l2_dirty_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK15_ECC_SVBUS_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank15_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK14_ECC_SVBUS_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank14_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK13_ECC_SVBUS_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank13_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK12_ECC_SVBUS_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank12_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK11_ECC_SVBUS_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank11_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK10_ECC_SVBUS_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank10_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK9_ECC_SVBUS_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank9_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK8_ECC_SVBUS_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank8_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK7_ECC_SVBUS_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank7_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK6_ECC_SVBUS_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank6_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK5_ECC_SVBUS_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank5_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK4_ECC_SVBUS_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank4_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK3_ECC_SVBUS_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK2_ECC_SVBUS_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt pending status for l2_tag_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK7_ECC_SVBUS_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank7_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK6_ECC_SVBUS_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank6_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK5_ECC_SVBUS_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank5_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK4_ECC_SVBUS_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank4_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK3_ECC_SVBUS_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK2_ECC_SVBUS_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt pending status for l2_data_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt pending status for l2_snp_tag_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt pending status for l2_snp_tag_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt pending status for l2_snp_tag_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt pending status for l2_snp_tag_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_DED_STATUS_REG1" acronym="A72SS_CLUSTER_ECC_DED_STATUS_REG1" offset="0x144" width="32" description="DED interrupt status register 1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VBUSP_CFG_DST_M2P_DST_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt pending status for vbusp_cfg_dst_m2p_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_M2M_M2M_VBUSS_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt pending status for vbusp_cfg_m2m_m2m_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_M2M_DST_VBUSS_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt pending status for vbusp_cfg_m2m_dst_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_DST_M2P_SRC_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt pending status for vbusp_cfg_dst_m2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt pending status for a72_j7_corepac_cbass_divh_clk2_clk_clk_edc_ctrl_cbass_int_divh_clk2_clk_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt pending status for a72_j7_corepac_cbass_scr1_scr_a72_j7_corepac_cbass_scr1_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt pending status for a72_j7_corepac_cbass_vbusp_ecc_corepac_p2p_bridge_vbusp_ecc_corepac_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt pending status for a72_j7_corepac_cbass_vbusp_ecc_core1_p2p_bridge_vbusp_ecc_core1_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt pending status for a72_j7_corepac_cbass_vbusp_ecc_core0_p2p_bridge_vbusp_ecc_core0_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ECCAGGR_COREPAC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt pending status for edc_ctrl_eccaggr_corepac_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_DED_ENABLE_SET_REG0" acronym="A72SS_CLUSTER_ECC_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="DED interrupt enable set register 0.">
    <bitfield id="L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt enable set for l2_incl_plru_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt enable set for l2_incl_plru_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt enable set for l2_dirty_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt enable set for l2_dirty_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK15_ECC_SVBUS_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank15_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK14_ECC_SVBUS_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank14_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK13_ECC_SVBUS_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank13_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK12_ECC_SVBUS_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank12_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK11_ECC_SVBUS_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank11_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK10_ECC_SVBUS_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank10_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK9_ECC_SVBUS_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank9_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK8_ECC_SVBUS_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank8_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK7_ECC_SVBUS_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank7_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK6_ECC_SVBUS_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank6_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK5_ECC_SVBUS_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank5_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK4_ECC_SVBUS_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank4_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt enable set for l2_tag_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK7_ECC_SVBUS_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank7_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK6_ECC_SVBUS_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank6_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK5_ECC_SVBUS_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank5_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK4_ECC_SVBUS_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank4_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_DATA_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable set for l2_data_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable set for l2_snp_tag_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable set for l2_snp_tag_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set for l2_snp_tag_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1S"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable set for l2_snp_tag_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_DED_ENABLE_SET_REG1" acronym="A72SS_CLUSTER_ECC_DED_ENABLE_SET_REG1" offset="0x184" width="32" description="DED interrupt enable set register 1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VBUSP_CFG_DST_M2P_DST_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable set for vbusp_cfg_dst_m2p_dst_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_M2M_M2M_VBUSS_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable set for vbusp_cfg_m2m_m2m_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_M2M_DST_VBUSS_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable set for vbusp_cfg_m2m_dst_vbuss_pend" range="" rwaccess="RW1S"/>
    <bitfield id="VBUSP_CFG_DST_M2P_SRC_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable set for vbusp_cfg_dst_m2p_src_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable set for a72_j7_corepac_cbass_divh_clk2_clk_clk_edc_ctrl_cbass_int_divh_clk2_clk_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable set for a72_j7_corepac_cbass_scr1_scr_a72_j7_corepac_cbass_scr1_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable set for a72_j7_corepac_cbass_vbusp_ecc_corepac_p2p_bridge_vbusp_ecc_corepac_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable set for a72_j7_corepac_cbass_vbusp_ecc_core1_p2p_bridge_vbusp_ecc_core1_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set for a72_j7_corepac_cbass_vbusp_ecc_core0_p2p_bridge_vbusp_ecc_core0_bridge_busecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ECCAGGR_COREPAC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for edc_ctrl_eccaggr_corepac_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_DED_ENABLE_CLR_REG0" acronym="A72SS_CLUSTER_ECC_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="DED interrupt enable clear register 0.">
    <bitfield id="L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt enable clear for l2_incl_plru_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt enable clear for l2_incl_plru_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt enable clear for l2_dirty_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt enable clear for l2_dirty_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK15_ECC_SVBUS_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank15_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK14_ECC_SVBUS_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank14_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK13_ECC_SVBUS_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank13_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK12_ECC_SVBUS_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank12_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK11_ECC_SVBUS_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank11_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK10_ECC_SVBUS_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank10_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK9_ECC_SVBUS_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank9_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK8_ECC_SVBUS_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank8_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK7_ECC_SVBUS_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank7_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK6_ECC_SVBUS_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank6_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK5_ECC_SVBUS_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank5_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK4_ECC_SVBUS_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank4_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt enable clear for l2_tag_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK7_ECC_SVBUS_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank7_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK6_ECC_SVBUS_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank6_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK5_ECC_SVBUS_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank5_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK4_ECC_SVBUS_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank4_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_DATA_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable clear for l2_data_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable clear for l2_snp_tag_spram_bank3_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable clear for l2_snp_tag_spram_bank2_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear for l2_snp_tag_spram_bank1_ecc_svbus_pend" range="" rwaccess="RW1C"/>
    <bitfield id="L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear for l2_snp_tag_spram_bank0_ecc_svbus_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_DED_ENABLE_CLR_REG1" acronym="A72SS_CLUSTER_ECC_DED_ENABLE_CLR_REG1" offset="0x1C4" width="32" description="DED interrupt enable clear register 1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VBUSP_CFG_DST_M2P_DST_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable clear for vbusp_cfg_dst_m2p_dst_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_M2M_M2M_VBUSS_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable clear for vbusp_cfg_m2m_m2m_vbuss_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_M2M_DST_VBUSS_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable clear for vbusp_cfg_m2m_dst_vbuss_pend" range="" rwaccess="RW1C"/>
    <bitfield id="VBUSP_CFG_DST_M2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable clear for vbusp_cfg_dst_m2p_src_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable clear for a72_j7_corepac_cbass_divh_clk2_clk_clk_edc_ctrl_cbass_int_divh_clk2_clk_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable clear for a72_j7_corepac_cbass_scr1_scr_a72_j7_corepac_cbass_scr1_scr_edc_ctrl_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable clear for a72_j7_corepac_cbass_vbusp_ecc_corepac_p2p_bridge_vbusp_ecc_corepac_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable clear for a72_j7_corepac_cbass_vbusp_ecc_core1_p2p_bridge_vbusp_ecc_core1_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear for a72_j7_corepac_cbass_vbusp_ecc_core0_p2p_bridge_vbusp_ecc_core0_bridge_busecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EDC_CTRL_ECCAGGR_COREPAC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear for edc_ctrl_eccaggr_corepac_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_AGGR_ENABLE_SET" acronym="A72SS_CLUSTER_ECC_AGGR_ENABLE_SET" offset="0x200" width="32" description="AGGR interrupt enable set register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set for svbus timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_AGGR_ENABLE_CLR" acronym="A72SS_CLUSTER_ECC_AGGR_ENABLE_CLR" offset="0x204" width="32" description="AGGR interrupt enable clear register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear for svbus timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_AGGR_STATUS_SET" acronym="A72SS_CLUSTER_ECC_AGGR_STATUS_SET" offset="0x208" width="32" description="AGGR interrupt status set register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="Interrupt status set for svbus timeout errors" range="" rwaccess="RWincr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="Interrupt status set for parity errors" range="" rwaccess="RWincr"/>
  </register>
  <register id="A72SS_CLUSTER_ECC_AGGR_STATUS_CLR" acronym="A72SS_CLUSTER_ECC_AGGR_STATUS_CLR" offset="0x20C" width="32" description="AGGR interrupt status clear register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="Interrupt status clear for svbus timeout errors" range="" rwaccess="RWdecr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="Interrupt status clear for parity errors" range="" rwaccess="RWdecr"/>
  </register>
</module>
