SIMLOG:: Cycle           4 PC: 00000000 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           5 PC: 00000000 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           6 PC: 00000000 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           7 PC: 00000000 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           8 PC: 00000000 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           9 PC: 00000000 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          10 PC: 00000000 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          11 PC: 00000000 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          12 PC: 00000000 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          13 PC: 00000000 I: 0000c07f R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          14 PC: 00000002 I: 0000c080 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          15 PC: 00000004 I: 0000c000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          16 PC: 00000006 I: 00000000 R: 0   0 00000000 M: 0 0 0000007f 00000000
SIMLOG:: Cycle          17 PC: 00000006 I: 0000c080 R: 1   0 0000007f M: 0 0 0000ff80 00000000
SIMLOG:: Cycle          18 PC: 00000008 I: 0000c0ff R: 1   0 0000ff80 M: 0 0 00000000 00000000
SIMLOG:: Cycle          19 PC: 0000000a I: 00000000 R: 1   0 00000000 M: 0 0 0000803f 0000007f
SIMLOG:: Cycle          20 PC: 0000000a I: 00000000 R: 0   0 0000803f M: 0 0 0000ff80 00000000
SIMLOG:: Cycle          21 PC: 0000000c I: 00000000 R: 1   0 0000ff80 M: 0 0 0000ffff 00000000
SIMLOG:: Cycle          22 PC: 0000000c I: 00000000 R: 1   0 0000ffff M: 0 0 00000000 00000000
SIMLOG:: Cycle          23 PC: 0000000c I: 00000000 R: 0   0 00000000 M: 0 0 0000ff80 0000ff80
SIMLOG:: Cycle          24 PC: 0000000c I: 00000000 R: 0   0 00000000 M: 0 0 0000ffff 0000ffff
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          24

SIMLOG:: inst_count           6

SIMLOG:: dcachehit_count           0

SIMLOG:: icachehit_count           0

SIMLOG:: dcachereq_count           0

SIMLOG:: icachereq_count           0

