
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104134                       # Number of seconds simulated
sim_ticks                                104133780015                       # Number of ticks simulated
final_tick                               631909156560                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167837                       # Simulator instruction rate (inst/s)
host_op_rate                                   210836                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1975688                       # Simulator tick rate (ticks/s)
host_mem_usage                               67334100                       # Number of bytes of host memory used
host_seconds                                 52707.59                       # Real time elapsed on the host
sim_insts                                  8846272156                       # Number of instructions simulated
sim_ops                                   11112668797                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1233920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1236096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1243264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1738752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2935808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2569728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1238528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1237376                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13473408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5249024                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5249024                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9640                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9657                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9713                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13584                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        22936                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        20076                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         9676                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         9667                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                105261                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           41008                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                41008                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11849373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11870269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11939104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16697291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47938                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     28192658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        47938                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     24677180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        45480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     11893624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11882561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               129385565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45480                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        47938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        45480                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             383507                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50406544                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50406544                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50406544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11849373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11870269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11939104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16697291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     28192658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        47938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     24677180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        45480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     11893624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11882561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              179792110                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               249721296                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20648475                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16895391                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2023943                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8694964                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8141461                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2135987                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92378                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199124085                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115398255                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20648475                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10277448                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24108264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5501406                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4241212                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12182463                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2025634                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230924776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.955960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206816512     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1130872      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1789828      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2420513      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2490293      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104107      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1173224      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1750524      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11248903      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230924776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082686                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462108                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197102678                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6279668                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24065492                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        26090                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3450843                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3397931                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141631703                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3450843                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197643175                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1330942                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3714026                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23558011                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1227774                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141579705                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          160                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        167229                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       535602                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197575805                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658610379                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658610379                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26030291                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35505                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18640                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3675561                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13267484                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84429                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1718121                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141410180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35626                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134411316                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18392                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15443992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36813224                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1617                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230924776                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582057                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.272663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174006744     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23433053     10.15%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11869329      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8925794      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7011090      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2833152      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790632      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931545      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       123437      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230924776                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25200     11.27%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81855     36.62%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116452     52.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113049452     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001329      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12182438      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7161235      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134411316                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.538245                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223507                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499989307                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156890346                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132384592                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134634823                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       272311                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2123202                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          550                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94335                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3450843                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1053115                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       119468                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141445947                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        52602                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13267484                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183939                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18643                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        101106                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          550                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1181110                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1131794                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2312904                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132545227                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462945                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1866089                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18623890                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18842642                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160945                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530773                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132384822                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132384592                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75996435                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204766271                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.530129                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371137                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048942                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18397056                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34009                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2049448                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227473933                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540936                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389639                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    176989609     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25025436     11.00%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9451821      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4502445      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3806620      1.67%     96.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2178648      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1900393      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       861237      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2757724      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227473933                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048942                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233886                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144282                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743910                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865555                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2757724                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366161518                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286342898                       # The number of ROB writes
system.switch_cpus0.timesIdled                3018876                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18796520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048942                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.497213                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.497213                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400446                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400446                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596571661                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184420418                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131285995                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33980                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus1.numCycles               249721296                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20642531                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16890092                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2023315                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8649632                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8136286                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2136482                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91970                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    199137418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115376769                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20642531                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10272768                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24097163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5499380                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4244519                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12181729                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2024863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230928916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.613682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.955852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       206831753     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1123393      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1786198      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2421394      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2489718      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2102750      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1175302      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1754636      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11243772      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230928916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082662                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462022                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       197117025                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6281784                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24054740                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25922                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3449440                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3397487                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     141611551                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1979                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3449440                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       197652643                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1327889                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3719867                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23551905                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1227167                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     141564843                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          161                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        166845                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       535439                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    197562031                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    658535459                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    658535459                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171562061                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25999970                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35544                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18678                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3674508                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13265386                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7184700                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84443                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1696990                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         141409360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134425423                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18372                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15422209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36756044                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1660                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230928916                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582107                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.272925                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174029692     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23409840     10.14%     85.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11858637      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8931145      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7019004      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2833445      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1792205      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       931181      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       123767      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230928916                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          25206     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81854     36.64%     47.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       116360     52.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113060959     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2001542      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16863      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12184675      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7161384      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134425423                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538302                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             223420                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    500021554                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156867787                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132398961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134648843                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       272278                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2120064                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          549                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94434                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3449440                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1050917                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       119361                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    141445174                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13265386                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7184700                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18681                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100965                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          549                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1181634                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1131070                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2312704                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132558830                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11463207                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1866593                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18624324                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18843579                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7161117                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.530827                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132399207                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132398961                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76001189                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204777169                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530187                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371141                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100009615                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123060713                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18384486                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34011                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2048822                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227479476                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540975                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.389987                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    177006572     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25013083     11.00%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9454802      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4499888      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3797456      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2179018      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1907313      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       861182      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2760162      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227479476                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100009615                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123060713                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18235588                       # Number of memory references committed
system.switch_cpus1.commit.loads             11145322                       # Number of loads committed
system.switch_cpus1.commit.membars              16968                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17745572                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110876170                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2534068                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2760162                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           366163824                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          286339896                       # The number of ROB writes
system.switch_cpus1.timesIdled                3019251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18792380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100009615                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123060713                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100009615                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.496973                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.496973                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400485                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400485                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       596632837                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      184441788                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      131265483                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33980                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus2.numCycles               249721296                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20645482                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16892272                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2023947                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8689202                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8141521                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2135599                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92389                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    199112182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115382538                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20645482                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10277120                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24102392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5499799                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4250033                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12181573                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2025365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230914218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.613742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.955869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       206811826     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1126771      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1787931      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2420418      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2489854      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2105323      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1176687      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1751655      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11243753      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230914218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082674                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462045                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       197088095                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6291191                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24059420                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        26271                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3449236                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3398267                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     141614787                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1976                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3449236                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       197627593                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1336025                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3718495                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23553031                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1229833                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     141563838                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          164                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        167862                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       536270                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    197543410                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    658538731                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    658538731                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    171526707                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26016685                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35533                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18672                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3677016                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13265743                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7184147                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        84505                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1646545                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         141399467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35657                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        134406786                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18317                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15443006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36790224                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1653                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230914218                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582064                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273103                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    174057895     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23362872     10.12%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11844810      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8943307      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7025467      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2836059      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1788033      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       932188      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       123587      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230914218                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          25243     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         81850     36.63%     47.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       116376     52.08%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113046886     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2001295      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16860      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12180752      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7160993      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     134406786                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538227                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             223469                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    499969576                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    156878671                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132382418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     134630255                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       271841                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2122693                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          544                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        95332                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3449236                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1058056                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       119252                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    141435268                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38017                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13265743                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7184147                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18673                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        100794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          544                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1181000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1131687                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2312687                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    132543251                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11461512                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1863535                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18622215                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18841805                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7160703                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.530765                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132382630                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132382418                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75992133                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        204762852                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530121                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371123                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99989025                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123035426                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18399885                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34004                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2049448                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    227464982                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540898                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.390425                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    177032915     77.83%     77.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24978003     10.98%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9453424      4.16%     92.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4502422      1.98%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3778289      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2177410      0.96%     97.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1918271      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       860507      0.38%     98.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2763741      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    227464982                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99989025                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123035426                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18231865                       # Number of memory references committed
system.switch_cpus2.commit.loads             11143050                       # Number of loads committed
system.switch_cpus2.commit.membars              16964                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17741959                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110853374                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2533553                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2763741                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           366135863                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          286319929                       # The number of ROB writes
system.switch_cpus2.timesIdled                3019010                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18807078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99989025                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123035426                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99989025                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.497487                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.497487                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400402                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400402                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       596561230                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      184411297                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      131268662                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33974                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               249721296                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20432287                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16753029                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1999479                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8413001                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7981850                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2097317                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89625                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    194991405                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             116163745                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20432287                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10079167                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25546405                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5682384                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5830895                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12011215                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1984415                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230020647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       204474242     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2770548      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3202045      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1760896      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2023192      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1114773      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          760131      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1980789      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11934031      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230020647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081820                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.465174                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       193403928                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7448033                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25333083                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       202331                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3633271                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3319473                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18671                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     141795184                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        92601                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3633271                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       193714654                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2783669                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3796857                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25237620                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       854567                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     141709239                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          225                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        217863                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       398971                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    196944422                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    659836718                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    659836718                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    168167778                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28776576                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36966                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20551                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2283344                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13520176                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7375304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       193367                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1640347                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         141502344                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37046                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133720393                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       187559                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17693235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     40921780                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4019                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230020647                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581341                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270742                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    173685670     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22653544      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12173303      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8432372      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7365977      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3768126      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       914118      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       586415      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       441122      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230020647                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35515     12.32%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        123140     42.70%     55.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129718     44.98%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111922005     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2091992      1.56%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16377      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12368176      9.25%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7321843      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133720393                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535479                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             288373                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002157                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    497937365                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    159233902                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131498513                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     134008766                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       335423                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2376990                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          811                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1278                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       165404                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8187                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3633271                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2288969                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       146882                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    141539512                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        56456                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13520176                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7375304                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20552                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        104250                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1278                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1159425                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1121990                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2281415                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131747882                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11612135                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1972511                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18932265                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18432739                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7320130                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527580                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131500614                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131498513                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         78150223                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        204698034                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526581                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381783                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98753262                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    121158431                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20382247                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33027                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2010944                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226387376                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.535182                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354320                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    176896354     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22948764     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9617547      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5781819      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3999054      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2586966      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1338507      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1079892      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2138473      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226387376                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98753262                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     121158431                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18353066                       # Number of memory references committed
system.switch_cpus3.commit.loads             11143171                       # Number of loads committed
system.switch_cpus3.commit.membars              16478                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17339914                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        109229180                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2464993                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2138473                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           365788918                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          286714770                       # The number of ROB writes
system.switch_cpus3.timesIdled                2985905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19700649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98753262                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            121158431                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98753262                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.528740                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.528740                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395454                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395454                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       594319512                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182502588                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      132346879                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32996                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus4.numCycles               249721296                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19510271                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17606742                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1023153                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7348868                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         6973984                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1079089                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        45249                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    206763669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             122776130                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19510271                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      8053073                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24274105                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3207467                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4533059                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11869006                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1028456                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    237729650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.934547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       213455545     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          864440      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1772840      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          738991      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         4036628      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3588957      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          696360      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1457675      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11118214      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    237729650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078128                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491653                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       205656670                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5652625                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24184427                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        77607                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2158316                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1710859                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          502                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     143978587                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2795                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2158316                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       205862926                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3951291                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1048845                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24066560                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       641705                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     143904284                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          103                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        272204                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       233811                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         3105                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    168957785                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    677835197                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    677835197                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    149970943                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        18986819                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16681                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8404                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1622697                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     33958935                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     17180534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       156623                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       834135                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143622903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16733                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        138144218                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        69260                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     10994605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     26308271                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    237729650                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581098                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.378784                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    188692701     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     14642517      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12059765      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5216642      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6607018      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      6407643      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      3637287      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       286380      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       179697      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    237729650                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         349209     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       2729913     86.44%     97.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        79183      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     86660852     62.73%     62.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1206437      0.87%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8274      0.01%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     33124094     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     17144561     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     138144218                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.553194                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3158305                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022862                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    517245645                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    154637752                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    136967950                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     141302523                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       247755                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1293920                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          566                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         3520                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       100826                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        12233                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2158316                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3596545                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       178488                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143639716                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     33958935                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     17180534                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8407                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        121716                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           69                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         3520                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       596489                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       604525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1201014                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    137174734                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     33011398                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       969478                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   80                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            50154660                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17973259                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          17143262                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549311                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             136972348                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            136967950                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         73965706                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        145717814                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.548483                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507595                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    111313516                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    130812208                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     12841507                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16678                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1045577                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    235571334                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.555298                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.379171                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    188167276     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     17274263      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8113890      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      8028267      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2182555      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      9346131      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       699146      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       508835      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1250971      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    235571334                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    111313516                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     130812208                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              49744708                       # Number of memory references committed
system.switch_cpus4.commit.loads             32665005                       # Number of loads committed
system.switch_cpus4.commit.membars               8326                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17274595                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        116323660                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1267210                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1250971                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           377973740                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          289465990                       # The number of ROB writes
system.switch_cpus4.timesIdled                4540394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               11991646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          111313516                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            130812208                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    111313516                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.243405                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.243405                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.445751                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.445751                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       678167333                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      159060971                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      171464228                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16652                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus5.numCycles               249721296                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20363738                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16654316                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1985581                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8392383                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8027925                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2093642                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        88151                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    197534565                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             115582282                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20363738                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10121567                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24221327                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5777813                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3342886                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         12146161                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2001984                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    228847503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.969111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       204626176     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1317630      0.58%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2073176      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3305276      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1365080      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1521915      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1631006      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1062264      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11944980      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    228847503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081546                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462845                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       195756086                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5135731                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24145361                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        62076                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3748245                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3339047                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          460                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     141145824                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2969                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3748245                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       196055118                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1631042                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2656018                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23912528                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       844548                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     141067453                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        16900                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        243130                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       322242                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        26102                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    195850227                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    656258098                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    656258098                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    167154534                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28695661                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35914                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19746                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2578306                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13437422                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7224894                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       218708                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1645923                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         140873260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        36004                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        133281945                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       163715                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17926579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     40018217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3404                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    228847503                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582405                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.274266                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    172666199     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22538654      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12324473      5.39%     90.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8412599      3.68%     94.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7869867      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2260335      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1764885      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       597833      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       412658      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    228847503                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31007     12.38%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         97871     39.08%     51.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       121530     48.53%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    111650617     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2110105      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16161      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12314333      9.24%     94.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7190729      5.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     133281945                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533723                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             250408                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001879                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    495825515                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    158837286                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    131140010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     133532353                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       402439                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2405116                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          321                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1469                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       211724                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8306                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3748245                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1130246                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       118286                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    140909403                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        54936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13437422                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7224894                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19722                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         86840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1469                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1160428                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1134790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2295218                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    131385723                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11581440                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1896221                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  139                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18770455                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18485390                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7189015                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.526129                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             131141023                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            131140010                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         76676760                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        200366920                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.525145                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382682                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     98185462                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    120350119                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20559470                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        32600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2027680                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    225099258                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534654                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.388412                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    176241620     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23665158     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9210800      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4958043      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3718305      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2073226      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1281213      0.57%     98.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1144540      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2806353      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    225099258                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     98185462                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     120350119                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18045473                       # Number of memory references committed
system.switch_cpus5.commit.loads             11032303                       # Number of loads committed
system.switch_cpus5.commit.membars              16264                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17275720                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        108444389                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2444820                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2806353                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           363201831                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          285567661                       # The number of ROB writes
system.switch_cpus5.timesIdled                3180382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               20873793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           98185462                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            120350119                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     98185462                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.543363                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.543363                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393180                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393180                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       592464764                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      181781591                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      131639538                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         32570                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus6.numCycles               249721296                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20644267                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16891058                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2023339                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8670061                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8141560                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2136277                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        92312                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    199142762                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             115380313                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20644267                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10277837                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24101284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5497683                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4243463                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12182328                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2025009                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    230935613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.613668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.955785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       206834329     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1126946      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1787373      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2421226      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2489697      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         2102587      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1176425      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1754025      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11243005      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    230935613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082669                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462036                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       197122674                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6280453                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24058669                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        26084                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3447728                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3398285                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     141611905                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1987                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3447728                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       197660524                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1329792                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3715212                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23553582                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1228770                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     141562805                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        167955                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       535584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    197550389                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    658529513                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    658529513                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    171555879                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        25994499                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        35433                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        18566                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          3674327                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13264458                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7184429                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        84748                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1656467                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         141401041                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        35558                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        134418923                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18296                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     15425491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36741018                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1547                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    230935613                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582062                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273023                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    174066388     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     23372602     10.12%     85.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11849489      5.13%     90.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8944032      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7023520      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2834405      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1790670      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       930934      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       123573      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    230935613                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          25229     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         81857     36.65%     47.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       116288     52.06%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    113056156     84.11%     84.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2001369      1.49%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16863      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12182939      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7161596      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     134418923                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.538276                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             223374                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    500015128                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    156862628                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    132393710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     134642297                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       271114                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2119528                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          132                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          541                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        94400                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3447728                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1052306                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       119182                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    141436741                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        31335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13264458                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7184429                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        18570                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        100854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          541                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1181796                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1130511                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2312307                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    132554085                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11462598                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1864837                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18623925                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18843042                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7161327                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.530808                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             132393953                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            132393710                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         76000403                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        204775252                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.530166                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371141                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    100006074                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    123056334                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18380436                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        34011                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2048846                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    227487885                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.540936                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.390412                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    177043317     77.83%     77.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     24986693     10.98%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9455597      4.16%     92.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4500724      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3781465      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2178614      0.96%     97.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1916694      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       861067      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2763714      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    227487885                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    100006074                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     123056334                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18234959                       # Number of memory references committed
system.switch_cpus6.commit.loads             11144930                       # Number of loads committed
system.switch_cpus6.commit.membars              16968                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17744933                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        110872249                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2533984                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2763714                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           366160252                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          286321334                       # The number of ROB writes
system.switch_cpus6.timesIdled                3018839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               18785683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          100006074                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            123056334                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    100006074                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.497061                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.497061                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.400471                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.400471                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       596612011                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      184429776                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      131268238                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         33980                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus7.numCycles               249721293                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20641314                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16888859                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2024295                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8670562                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8140908                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2134755                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        92248                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    199126878                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             115364640                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20641314                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10275663                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24096668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5499972                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4242986                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12181969                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2025843                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    230915962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.955736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       206819294     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1124650      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1785821      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2419729      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2490485      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2103575      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1179460      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1753642      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11239306      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    230915962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082657                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461974                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       197106045                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6280976                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24053800                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        26084                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3449052                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3397523                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     141594465                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1992                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3449052                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       197643724                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1330695                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3713728                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23549149                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1229609                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     141546205                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        167390                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       536391                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    197518548                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    658450546                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    658450546                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171516322                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26002226                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35495                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18635                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3675790                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13264504                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7182834                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        84466                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1644669                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         141387145                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        134395774                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18381                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15434548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36779765                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1613                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    230915962                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582012                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273052                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    174068425     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23355106     10.11%     85.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11842097      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8944065      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7028018      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2835014      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1788444      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       931871      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       122922      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    230915962                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25121     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         81827     36.65%     47.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       116313     52.10%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    113038463     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2000815      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16859      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12179895      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7159742      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     134395774                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538183                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             223261                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    499949152                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    156857862                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132374508                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     134619035                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       272348                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2122137                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          152                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          554                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        94448                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3449052                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1053790                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       119133                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    141422905                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        23513                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13264504                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7182834                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18636                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        100695                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          554                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1182454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1131102                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2313556                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    132534483                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11460306                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1861291                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18619775                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18838994                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7159469                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530730                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132374727                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132374508                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         75982974                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        204745212                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530089                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371110                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     99982994                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    123027940                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18395006                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34004                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2049797                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    227466910                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540861                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.390467                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    177042349     77.83%     77.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     24971717     10.98%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9456348      4.16%     92.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4498372      1.98%     94.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3775427      1.66%     96.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2177276      0.96%     97.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1921354      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       860337      0.38%     98.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2763730      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    227466910                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     99982994                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     123027940                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18230753                       # Number of memory references committed
system.switch_cpus7.commit.loads             11142367                       # Number of loads committed
system.switch_cpus7.commit.membars              16964                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17740850                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        110846649                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2533394                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2763730                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           366125437                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          286294992                       # The number of ROB writes
system.switch_cpus7.timesIdled                3019492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               18805331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           99982994                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            123027940                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     99982994                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.497638                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.497638                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400378                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400378                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       596523758                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      184399961                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      131249362                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         33974                       # number of misc regfile writes
system.l2.replacements                         105288                       # number of replacements
system.l2.tagsinuse                      32763.924713                       # Cycle average of tags in use
system.l2.total_refs                          2530041                       # Total number of references to valid blocks.
system.l2.sampled_refs                         138056                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.326194                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           342.822543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.288646                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2131.664050                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.196852                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2144.083484                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.194219                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2145.751309                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.501315                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2940.239277                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      9.737874                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   5065.806432                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     10.207669                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3779.570216                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.864478                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2150.813812                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.249488                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2154.426417                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1045.956404                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1032.147175                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1023.801828                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1433.964527                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1601.754109                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1600.605680                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1041.879967                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1054.396944                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010462                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000283                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.065053                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000311                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.065432                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000281                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.065483                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.089729                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000297                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.154596                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000312                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.115343                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.065638                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000252                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.065748                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.031920                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.031499                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.031244                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.043761                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.048882                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.048847                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.031796                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.032178                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999876                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        31075                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31074                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        31005                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41783                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        56784                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        51329                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        31041                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        31048                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  305157                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           107428                       # number of Writeback hits
system.l2.Writeback_hits::total                107428                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1122                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        31229                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31222                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        31154                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41936                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        56862                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        51463                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        31195                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        31200                       # number of demand (read+write) hits
system.l2.demand_hits::total                   306279                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        31229                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31222                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        31154                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41936                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        56862                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        51463                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        31195                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        31200                       # number of overall hits
system.l2.overall_hits::total                  306279                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9640                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9657                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9713                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        13576                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        22936                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        20076                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         9676                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         9667                       # number of ReadReq misses
system.l2.ReadReq_misses::total                105253                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   8                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9640                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9657                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9713                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        13584                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        22936                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        20076                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9676                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         9667                       # number of demand (read+write) misses
system.l2.demand_misses::total                 105261                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9640                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9657                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9713                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        13584                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        22936                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        20076                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9676                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         9667                       # number of overall misses
system.l2.overall_misses::total                105261                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6285087                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1588016827                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6219516                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1593183182                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6421911                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1599064799                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5740314                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2247695024                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5866698                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   3747734979                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5883793                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3304349909                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5742287                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1589597359                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6164165                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1594580782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17312546632                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1201236                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1201236                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6285087                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1588016827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6219516                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1593183182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6421911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1599064799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5740314                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2248896260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5866698                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   3747734979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5883793                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3304349909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5742287                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1589597359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6164165                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1594580782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17313747868                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6285087                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1588016827                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6219516                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1593183182                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6421911                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1599064799                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5740314                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2248896260                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5866698                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   3747734979                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5883793                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3304349909                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5742287                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1589597359                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6164165                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1594580782                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17313747868                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        40715                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        40731                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        40718                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        55359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        79720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        71405                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        40717                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        40715                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              410410                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       107428                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            107428                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1130                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        40869                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        40879                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        40867                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        55520                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        79798                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        71539                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        40871                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        40867                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               411540                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        40869                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        40879                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        40867                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        55520                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        79798                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        71539                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        40871                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        40867                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              411540                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.236768                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.237092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.238543                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.245236                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.287707                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.281157                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.925000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.237640                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.237431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.256458                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.049689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.007080                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.235876                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.236234                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.237673                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.244669                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.287426                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.280630                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.925000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.236745                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.236548                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.255773                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.235876                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.236234                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.237673                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.244669                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.287426                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.280630                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.925000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.236745                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.236548                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.255773                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 157127.175000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164732.035996                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155487.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164977.030341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 160547.775000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164631.401112                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 155143.621622                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165563.864467                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150428.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 163399.676448                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150866.487179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164592.045676                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 155196.945946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 164282.488528                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 154104.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164950.944657                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164485.065813                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 150154.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150154.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 157127.175000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164732.035996                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155487.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164977.030341                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 160547.775000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164631.401112                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 155143.621622                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165554.789458                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150428.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 163399.676448                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150866.487179                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164592.045676                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 155196.945946                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 164282.488528                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 154104.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164950.944657                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164483.976668                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 157127.175000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164732.035996                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155487.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164977.030341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 160547.775000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164631.401112                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 155143.621622                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165554.789458                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150428.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 163399.676448                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150866.487179                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164592.045676                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 155196.945946                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 164282.488528                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 154104.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164950.944657                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164483.976668                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                41008                       # number of writebacks
system.l2.writebacks::total                     41008                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9640                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9657                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9713                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        13576                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        22936                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        20076                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         9676                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         9667                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           105253                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              8                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        13584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        22936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        20076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         9676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         9667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            105261                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        13584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        22936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        20076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         9676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         9667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           105261                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3960825                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1026626037                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3896279                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1030751270                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4098499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1033328772                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3584442                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1456869276                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3592186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   2412151870                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3611557                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2135035315                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3593165                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1026025026                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3841110                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1031563623                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11182529252                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       737157                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       737157                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3960825                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1026626037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3896279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1030751270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4098499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1033328772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3584442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1457606433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3592186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   2412151870                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3611557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2135035315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3593165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1026025026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3841110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1031563623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11183266409                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3960825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1026626037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3896279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1030751270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4098499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1033328772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3584442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1457606433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3592186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   2412151870                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3611557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2135035315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3593165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1026025026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3841110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1031563623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11183266409                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.236768                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.237092                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238543                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.245236                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.287707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.281157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.925000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.237640                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.237431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.256458                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.049689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.007080                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.235876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.236234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.237673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.244669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.287426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.280630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.925000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.236745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.236548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.255773                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.235876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.236234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.237673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.244669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.287426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.280630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.925000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.236745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.236548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.255773                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99020.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106496.476867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97406.975000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106736.177902                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 102462.475000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106386.159992                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 96876.810811                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107312.115203                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92107.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 105168.811911                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92604.025641                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106347.644700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 97112.567568                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 106038.138280                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 96027.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106709.798593                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106244.280467                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 92144.625000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92144.625000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99020.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106496.476867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97406.975000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106736.177902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 102462.475000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106386.159992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 96876.810811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107303.182641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92107.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 105168.811911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92604.025641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106347.644700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 97112.567568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 106038.138280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 96027.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106709.798593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106243.208871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99020.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106496.476867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97406.975000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106736.177902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 102462.475000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106386.159992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 96876.810811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107303.182641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92107.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 105168.811911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92604.025641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106347.644700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 97112.567568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 106038.138280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 96027.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106709.798593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106243.208871                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               517.097270                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012190506                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1954035.725869                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.097270                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067464                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.828682                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12182410                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12182410                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12182410                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12182410                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12182410                       # number of overall hits
system.cpu0.icache.overall_hits::total       12182410                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9724663                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9724663                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9724663                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9724663                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9724663                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9724663                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12182463                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12182463                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12182463                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12182463                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12182463                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12182463                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 183484.207547                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 183484.207547                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 183484.207547                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 183484.207547                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 183484.207547                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 183484.207547                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7970693                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7970693                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7970693                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7970693                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7970693                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7970693                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 185364.953488                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 185364.953488                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 185364.953488                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 185364.953488                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 185364.953488                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 185364.953488                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40869                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568382                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41125                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.295003                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.144699                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.855301                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910721                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089279                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382432                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382432                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056050                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056050                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18517                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18517                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16990                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16990                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438482                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438482                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438482                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438482                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130818                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130818                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          912                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          912                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131730                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131730                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131730                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131730                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14831371155                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14831371155                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     79568505                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     79568505                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14910939660                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14910939660                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14910939660                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14910939660                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16990                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16990                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570212                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570212                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570212                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570212                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015366                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000129                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008460                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008460                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008460                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008460                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113374.085791                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113374.085791                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87246.167763                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87246.167763                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113193.195627                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113193.195627                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113193.195627                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113193.195627                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9816                       # number of writebacks
system.cpu0.dcache.writebacks::total             9816                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90103                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90103                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          758                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          758                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90861                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90861                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90861                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90861                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          154                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40869                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40869                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40869                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40869                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3732049283                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3732049283                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     10389936                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10389936                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3742439219                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3742439219                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3742439219                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3742439219                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91662.760236                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91662.760236                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 67467.116883                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67467.116883                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91571.587732                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91571.587732                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91571.587732                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91571.587732                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.059726                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012189773                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1954034.310811                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.059726                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067403                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828621                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12181677                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12181677                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12181677                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12181677                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12181677                       # number of overall hits
system.cpu1.icache.overall_hits::total       12181677                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10063961                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10063961                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10063961                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10063961                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10063961                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10063961                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12181729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12181729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12181729                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12181729                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12181729                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12181729                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 193537.711538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 193537.711538                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 193537.711538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 193537.711538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 193537.711538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 193537.711538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8385334                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8385334                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8385334                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8385334                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8385334                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8385334                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 195007.767442                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 195007.767442                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 195007.767442                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 195007.767442                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 195007.767442                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 195007.767442                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40879                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166569329                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41135                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4049.333390                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.145331                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.854669                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910724                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089276                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8382630                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8382630                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7056763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7056763                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18553                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18553                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16990                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16990                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15439393                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15439393                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15439393                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15439393                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       130632                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       130632                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          860                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          860                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       131492                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        131492                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       131492                       # number of overall misses
system.cpu1.dcache.overall_misses::total       131492                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14805161709                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14805161709                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     72619438                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     72619438                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14877781147                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14877781147                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14877781147                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14877781147                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8513262                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8513262                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7057623                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7057623                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15570885                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15570885                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15570885                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15570885                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015345                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015345                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000122                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008445                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008445                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008445                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008445                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113334.877434                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113334.877434                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84441.206977                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84441.206977                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113145.903530                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113145.903530                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113145.903530                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113145.903530                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9754                       # number of writebacks
system.cpu1.dcache.writebacks::total             9754                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        89901                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        89901                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          712                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        90613                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        90613                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        90613                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        90613                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40731                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40731                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          148                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          148                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40879                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40879                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3735059311                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3735059311                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9640346                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9640346                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3744699657                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3744699657                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3744699657                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3744699657                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91700.653335                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91700.653335                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65137.472973                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65137.472973                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91604.482913                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91604.482913                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91604.482913                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91604.482913                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.887860                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012189619                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1954034.013514                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.887860                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.067128                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.828346                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12181523                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12181523                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12181523                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12181523                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12181523                       # number of overall hits
system.cpu2.icache.overall_hits::total       12181523                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      9389540                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9389540                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      9389540                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9389540                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      9389540                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9389540                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12181573                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12181573                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12181573                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12181573                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12181573                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12181573                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 187790.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 187790.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 187790.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 187790.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 187790.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 187790.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8116156                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8116156                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8116156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8116156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8116156                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8116156                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 188747.813953                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 188747.813953                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 188747.813953                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 188747.813953                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 188747.813953                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 188747.813953                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40867                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166566981                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41123                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4050.457919                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.144380                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.855620                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910720                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089280                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8381748                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8381748                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7055308                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7055308                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18545                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18545                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16987                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16987                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15437056                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15437056                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15437056                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15437056                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       130795                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       130795                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          870                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          870                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       131665                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        131665                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       131665                       # number of overall misses
system.cpu2.dcache.overall_misses::total       131665                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14835570386                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14835570386                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     75110088                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     75110088                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14910680474                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14910680474                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14910680474                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14910680474                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8512543                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8512543                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7056178                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7056178                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16987                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16987                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15568721                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15568721                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15568721                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15568721                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015365                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015365                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000123                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000123                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008457                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008457                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008457                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008457                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113426.127803                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113426.127803                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86333.434483                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86333.434483                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113247.107994                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113247.107994                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113247.107994                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113247.107994                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9708                       # number of writebacks
system.cpu2.dcache.writebacks::total             9708                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        90077                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        90077                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          721                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          721                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        90798                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        90798                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        90798                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        90798                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40718                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40718                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40867                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40867                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40867                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40867                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3740703465                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3740703465                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9984641                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9984641                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3750688106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3750688106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3750688106                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3750688106                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002625                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002625                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91868.546220                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91868.546220                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 67011.013423                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67011.013423                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91777.916314                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91777.916314                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91777.916314                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91777.916314                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.394889                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013335319                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1948721.767308                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.394889                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.058325                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.830761                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12011168                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12011168                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12011168                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12011168                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12011168                       # number of overall hits
system.cpu3.icache.overall_hits::total       12011168                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7532309                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7532309                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7532309                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7532309                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7532309                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7532309                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12011215                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12011215                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12011215                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12011215                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12011215                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12011215                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160261.893617                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160261.893617                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160261.893617                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160261.893617                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160261.893617                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160261.893617                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6253393                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6253393                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6253393                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6253393                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6253393                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6253393                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 164562.973684                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 164562.973684                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 164562.973684                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 164562.973684                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 164562.973684                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 164562.973684                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55519                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172671304                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55775                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3095.854845                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.987248                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.012752                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914013                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085987                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8478490                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8478490                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7170770                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7170770                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17506                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17506                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16498                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16498                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15649260                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15649260                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15649260                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15649260                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       189948                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       189948                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3777                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3777                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       193725                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        193725                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       193725                       # number of overall misses
system.cpu3.dcache.overall_misses::total       193725                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22709018522                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22709018522                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    483650289                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    483650289                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23192668811                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23192668811                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23192668811                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23192668811                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8668438                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8668438                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7174547                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7174547                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16498                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16498                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15842985                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15842985                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15842985                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15842985                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021913                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021913                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000526                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000526                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012228                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012228                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012228                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012228                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 119553.870122                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 119553.870122                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 128051.440032                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 128051.440032                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 119719.544772                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 119719.544772                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 119719.544772                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 119719.544772                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22309                       # number of writebacks
system.cpu3.dcache.writebacks::total            22309                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       134589                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       134589                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3616                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3616                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       138205                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       138205                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       138205                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       138205                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55359                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55359                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          161                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55520                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55520                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55520                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55520                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5149414238                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5149414238                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11408803                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11408803                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5160823041                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5160823041                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5160823041                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5160823041                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003504                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003504                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003504                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003504                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93018.555935                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93018.555935                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 70862.130435                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 70862.130435                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92954.305494                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92954.305494                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92954.305494                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92954.305494                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               579.256874                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1042825718                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1788723.358491                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.244804                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.012070                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061290                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867007                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.928296                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11868953                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11868953                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11868953                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11868953                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11868953                       # number of overall hits
system.cpu4.icache.overall_hits::total       11868953                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           53                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           53                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           53                       # number of overall misses
system.cpu4.icache.overall_misses::total           53                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8095694                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8095694                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8095694                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8095694                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8095694                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8095694                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11869006                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11869006                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11869006                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11869006                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11869006                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11869006                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 152748.943396                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 152748.943396                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 152748.943396                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 152748.943396                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 152748.943396                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 152748.943396                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6378726                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6378726                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6378726                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6378726                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6378726                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6378726                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159468.150000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159468.150000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159468.150000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159468.150000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159468.150000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159468.150000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 79798                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               450376596                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 80054                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5625.909961                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.898520                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.101480                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437104                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562896                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     31158910                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       31158910                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     17062549                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      17062549                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8335                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8335                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8326                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8326                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     48221459                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        48221459                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     48221459                       # number of overall hits
system.cpu4.dcache.overall_hits::total       48221459                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       279203                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       279203                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          259                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       279462                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        279462                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       279462                       # number of overall misses
system.cpu4.dcache.overall_misses::total       279462                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  30518572907                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  30518572907                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     22524715                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     22524715                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  30541097622                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  30541097622                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  30541097622                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  30541097622                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     31438113                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     31438113                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     17062808                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     17062808                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8326                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8326                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     48500921                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     48500921                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     48500921                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     48500921                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008881                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008881                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005762                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005762                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005762                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005762                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109306.035061                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109306.035061                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86968.011583                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86968.011583                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109285.332611                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109285.332611                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109285.332611                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109285.332611                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        23728                       # number of writebacks
system.cpu4.dcache.writebacks::total            23728                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       199483                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       199483                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          181                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       199664                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       199664                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       199664                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       199664                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        79720                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        79720                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           78                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        79798                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        79798                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        79798                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        79798                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   7893356782                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7893356782                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5444001                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5444001                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   7898800783                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7898800783                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   7898800783                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7898800783                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001645                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001645                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001645                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001645                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 99013.507050                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 99013.507050                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69794.884615                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69794.884615                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 98984.946778                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 98984.946778                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 98984.946778                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 98984.946778                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               528.494171                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1017921436                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1920606.483019                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.494171                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061689                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.846946                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12146111                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12146111                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12146111                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12146111                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12146111                       # number of overall hits
system.cpu5.icache.overall_hits::total       12146111                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7685924                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7685924                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7685924                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7685924                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7685924                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7685924                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12146161                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12146161                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12146161                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12146161                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12146161                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12146161                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 153718.480000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 153718.480000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 153718.480000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 153718.480000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 153718.480000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 153718.480000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6369129                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6369129                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6369129                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6369129                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6369129                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6369129                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 159228.225000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 159228.225000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 159228.225000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 159228.225000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 159228.225000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 159228.225000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 71539                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               181299717                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 71795                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2525.241549                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.157301                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.842699                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914677                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085323                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8422226                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8422226                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6979462                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6979462                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19512                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19512                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16285                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16285                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15401688                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15401688                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15401688                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15401688                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       180812                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       180812                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          803                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          803                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       181615                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        181615                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       181615                       # number of overall misses
system.cpu5.dcache.overall_misses::total       181615                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20090071304                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20090071304                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     68357344                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     68357344                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20158428648                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20158428648                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20158428648                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20158428648                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8603038                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8603038                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6980265                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6980265                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16285                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16285                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15583303                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15583303                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15583303                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15583303                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021017                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021017                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011654                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011654                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011654                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011654                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111110.276442                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111110.276442                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85127.452055                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85127.452055                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 110995.394918                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 110995.394918                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 110995.394918                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 110995.394918                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13159                       # number of writebacks
system.cpu5.dcache.writebacks::total            13159                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       109407                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       109407                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          669                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          669                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       110076                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       110076                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       110076                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       110076                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        71405                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        71405                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          134                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        71539                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        71539                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        71539                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        71539                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   6893267478                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6893267478                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8822495                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8822495                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   6902089973                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   6902089973                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   6902089973                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   6902089973                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004591                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004591                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004591                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004591                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96537.602101                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 96537.602101                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65839.514925                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65839.514925                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 96480.101385                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 96480.101385                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 96480.101385                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 96480.101385                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               514.237677                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1012190375                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1965418.203883                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.237677                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062881                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.824099                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12182279                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12182279                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12182279                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12182279                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12182279                       # number of overall hits
system.cpu6.icache.overall_hits::total       12182279                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8893680                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8893680                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8893680                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8893680                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8893680                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8893680                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12182328                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12182328                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12182328                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12182328                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12182328                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12182328                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 181503.673469                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 181503.673469                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 181503.673469                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 181503.673469                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 181503.673469                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 181503.673469                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7470160                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7470160                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7470160                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7470160                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7470160                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7470160                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       186754                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total       186754                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst       186754                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total       186754                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst       186754                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total       186754                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 40871                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               166569481                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 41127                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4050.124760                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.145825                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.854175                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.910726                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.089274                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8383184                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8383184                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7056476                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7056476                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18438                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18438                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16990                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16990                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15439660                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15439660                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15439660                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15439660                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       130866                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       130866                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          910                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          910                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       131776                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        131776                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       131776                       # number of overall misses
system.cpu6.dcache.overall_misses::total       131776                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  14827791056                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  14827791056                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     79118957                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     79118957                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  14906910013                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  14906910013                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  14906910013                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  14906910013                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8514050                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8514050                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7057386                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7057386                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16990                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16990                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15571436                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15571436                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15571436                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15571436                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015371                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015371                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000129                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008463                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008463                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008463                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008463                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113305.144621                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113305.144621                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86943.908791                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86943.908791                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113123.102940                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113123.102940                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113123.102940                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113123.102940                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9435                       # number of writebacks
system.cpu6.dcache.writebacks::total             9435                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        90149                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        90149                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          756                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          756                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        90905                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        90905                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        90905                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        90905                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        40717                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        40717                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          154                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        40871                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        40871                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        40871                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        40871                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   3729168778                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3729168778                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10316902                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10316902                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   3739485680                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3739485680                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   3739485680                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3739485680                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002625                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002625                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91587.513275                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 91587.513275                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66992.870130                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66992.870130                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 91494.841819                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 91494.841819                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 91494.841819                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 91494.841819                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               517.002138                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1012190013                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1954034.774131                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    42.002138                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067311                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828529                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12181917                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12181917                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12181917                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12181917                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12181917                       # number of overall hits
system.cpu7.icache.overall_hits::total       12181917                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      9845639                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9845639                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      9845639                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9845639                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      9845639                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9845639                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12181969                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12181969                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12181969                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12181969                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12181969                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12181969                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 189339.211538                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 189339.211538                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 189339.211538                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 189339.211538                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 189339.211538                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 189339.211538                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      8199477                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      8199477                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      8199477                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      8199477                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      8199477                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      8199477                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 190685.511628                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 190685.511628                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 190685.511628                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 190685.511628                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 190685.511628                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 190685.511628                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 40867                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166565080                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41123                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4050.411692                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.144706                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.855294                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.910722                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.089278                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8380341                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8380341                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7054852                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7054852                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18507                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18507                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16987                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16987                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15435193                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15435193                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15435193                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15435193                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       130703                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       130703                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          898                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          898                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       131601                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        131601                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       131601                       # number of overall misses
system.cpu7.dcache.overall_misses::total       131601                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  14843158188                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  14843158188                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     77047904                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     77047904                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  14920206092                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  14920206092                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  14920206092                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  14920206092                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8511044                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8511044                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7055750                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7055750                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18507                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18507                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16987                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16987                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15566794                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15566794                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15566794                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15566794                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015357                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015357                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000127                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008454                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008454                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008454                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008454                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113564.020627                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113564.020627                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85799.447661                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85799.447661                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113374.564722                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113374.564722                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113374.564722                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113374.564722                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9519                       # number of writebacks
system.cpu7.dcache.writebacks::total             9519                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        89988                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        89988                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          746                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          746                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        90734                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        90734                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        90734                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        90734                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        40715                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        40715                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          152                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        40867                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        40867                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        40867                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        40867                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3736058932                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3736058932                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10159562                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10159562                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3746218494                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3746218494                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3746218494                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3746218494                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002625                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002625                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91761.241115                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91761.241115                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66839.223684                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66839.223684                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91668.546602                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91668.546602                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91668.546602                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91668.546602                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
