Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Nov  3 10:49:04 2022
| Host              : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file example_ibert_ultrascale_gth_0_timing_summary_routed.rpt -pb example_ibert_ultrascale_gth_0_timing_summary_routed.pb -rpx example_ibert_ultrascale_gth_0_timing_summary_routed.rpx -warn_on_violation
| Design            : example_ibert_ultrascale_gth_0
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.289        0.000                      0                28989        0.012        0.000                      0                28973        0.276        0.000                       0                 16559  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
D_CLK                                                                                       {0.000 2.500}          5.000           200.000         
  USE_DIVIDER.dclk_mmcm                                                                     {0.000 5.000}          10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
gth_refclk0_3                                                                               {0.000 5.000}          10.000          100.000         
  qpll0outclk_o                                                                             {0.000 0.100}          0.200           5000.001        
    rxoutclk_o                                                                              {0.000 2.000}          4.000           250.000         
      rxoutclk_o[0]                                                                         {0.000 2.000}          4.000           250.000         
      rxusrclk2_i[0]                                                                        {0.000 2.000}          4.000           250.000         
    rxoutclk_o_1                                                                            {0.000 2.000}          4.000           250.000         
      rxoutclk_o[1]                                                                         {0.000 2.000}          4.000           250.000         
      rxusrclk2_i__0[1]                                                                     {0.000 2.000}          4.000           250.000         
    rxoutclk_o_2                                                                            {0.000 2.000}          4.000           250.000         
      rxoutclk_o[2]                                                                         {0.000 2.000}          4.000           250.000         
      rxusrclk2_i[2]                                                                        {0.000 2.000}          4.000           250.000         
    rxoutclk_o_3                                                                            {0.000 2.000}          4.000           250.000         
      rxoutclk_o[3]                                                                         {0.000 2.000}          4.000           250.000         
      rxusrclk2_i__0[3]                                                                     {0.000 2.000}          4.000           250.000         
    txoutclk_o                                                                              {0.000 2.000}          4.000           250.000         
      txoutclk_o[0]                                                                         {0.000 2.000}          4.000           250.000         
      txusrclk2_i[0]                                                                        {0.000 2.000}          4.000           250.000         
    txoutclk_o_1                                                                            {0.000 2.000}          4.000           250.000         
      txoutclk_o[1]                                                                         {0.000 2.000}          4.000           250.000         
      txusrclk2_i__0[1]                                                                     {0.000 2.000}          4.000           250.000         
    txoutclk_o_2                                                                            {0.000 2.000}          4.000           250.000         
      txoutclk_o[2]                                                                         {0.000 2.000}          4.000           250.000         
      txusrclk2_i[2]                                                                        {0.000 2.000}          4.000           250.000         
    txoutclk_o_3                                                                            {0.000 2.000}          4.000           250.000         
      txoutclk_o[3]                                                                         {0.000 2.000}          4.000           250.000         
      txusrclk2_i__0[3]                                                                     {0.000 2.000}          4.000           250.000         
  qpll0outrefclk_o                                                                          {0.000 5.000}          10.000          100.000         
  refclkoutmonitor0_com                                                                     {0.000 5.000}          10.000          100.000         
gth_refclk1_3                                                                               {0.000 5.000}          10.000          100.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]                {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]                {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]                {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]                {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
D_CLK                                                                                                                                                                                                                                         0.750        0.000                       0                     1  
  USE_DIVIDER.dclk_mmcm                                                                           4.401        0.000                      0                19251        0.012        0.000                      0                19251        3.200        0.000                       0                 10919  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.848        0.000                      0                  988        0.034        0.000                      0                  988       15.832        0.000                       0                   507  
    rxoutclk_o                                                                                                                                                                                                                                2.621        0.000                       0                     2  
      rxoutclk_o[0]                                                                               2.607        0.000                      0                   57        0.062        0.000                      0                   57        0.404        0.000                       0                    23  
      rxusrclk2_i[0]                                                                              1.532        0.000                      0                 1028        0.016        0.000                      0                 1028        0.576        0.000                       0                   748  
    rxoutclk_o_1                                                                                                                                                                                                                              2.621        0.000                       0                     2  
      rxoutclk_o[1]                                                                               2.911        0.000                      0                   57        0.054        0.000                      0                   57        0.348        0.000                       0                    23  
      rxusrclk2_i__0[1]                                                                           1.536        0.000                      0                 1028        0.034        0.000                      0                 1028        0.763        0.000                       0                   748  
    rxoutclk_o_2                                                                                                                                                                                                                              2.621        0.000                       0                     2  
      rxoutclk_o[2]                                                                               2.471        0.000                      0                   57        0.057        0.000                      0                   57        0.333        0.000                       0                    23  
      rxusrclk2_i[2]                                                                              1.525        0.000                      0                 1028        0.022        0.000                      0                 1028        0.774        0.000                       0                   748  
    rxoutclk_o_3                                                                                                                                                                                                                              2.621        0.000                       0                     2  
      rxoutclk_o[3]                                                                               2.849        0.000                      0                   57        0.079        0.000                      0                   57        0.276        0.000                       0                    23  
      rxusrclk2_i__0[3]                                                                           1.483        0.000                      0                 1028        0.028        0.000                      0                 1028        0.691        0.000                       0                   748  
    txoutclk_o                                                                                                                                                                                                                                2.621        0.000                       0                     2  
      txoutclk_o[0]                                                                               2.568        0.000                      0                   57        0.062        0.000                      0                   57        0.313        0.000                       0                    23  
      txusrclk2_i[0]                                                                              1.820        0.000                      0                  636        0.027        0.000                      0                  636        0.420        0.000                       0                   408  
    txoutclk_o_1                                                                                                                                                                                                                              2.621        0.000                       0                     2  
      txoutclk_o[1]                                                                               2.494        0.000                      0                   57        0.060        0.000                      0                   57        0.334        0.000                       0                    23  
      txusrclk2_i__0[1]                                                                           1.289        0.000                      0                  636        0.047        0.000                      0                  636        0.402        0.000                       0                   408  
    txoutclk_o_2                                                                                                                                                                                                                              2.621        0.000                       0                     2  
      txoutclk_o[2]                                                                               2.594        0.000                      0                   57        0.073        0.000                      0                   57        0.328        0.000                       0                    23  
      txusrclk2_i[2]                                                                              1.717        0.000                      0                  636        0.027        0.000                      0                  636        0.411        0.000                       0                   408  
    txoutclk_o_3                                                                                                                                                                                                                              2.621        0.000                       0                     2  
      txoutclk_o[3]                                                                               2.825        0.000                      0                   57        0.073        0.000                      0                   57        0.334        0.000                       0                    23  
      txusrclk2_i__0[3]                                                                           1.889        0.000                      0                  636        0.039        0.000                      0                  636        0.402        0.000                       0                   408  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]                      1.632        0.000                      0                  227        0.064        0.000                      0                  227        1.332        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]                      1.831        0.000                      0                  227        0.066        0.000                      0                  227        1.332        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]                      1.983        0.000                      0                  227        0.048        0.000                      0                  227        1.332        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]                      1.744        0.000                      0                  227        0.055        0.000                      0                  227        1.332        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  USE_DIVIDER.dclk_mmcm                                                                            32.156        0.000                      0                    8                                                                        
USE_DIVIDER.dclk_mmcm                                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.802        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           USE_DIVIDER.dclk_mmcm                                                                       USE_DIVIDER.dclk_mmcm                                                                             7.863        0.000                      0                  462        0.099        0.000                      0                  462  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.786        0.000                      0                  100        0.115        0.000                      0                  100  
**async_default**                                                                           u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]                u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.902        0.000                      0                   38        0.152        0.000                      0                   38  
**async_default**                                                                           u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]                u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.899        0.000                      0                   38        0.176        0.000                      0                   38  
**async_default**                                                                           u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]                u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.981        0.000                      0                   38        0.153        0.000                      0                   38  
**async_default**                                                                           u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]                u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.892        0.000                      0                   38        0.112        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  D_CLK
  To Clock:  D_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { gth_sysclkp_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.957ns (17.334%)  route 4.564ns (82.666%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 14.473 - 10.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.815ns (routing 1.287ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.571ns (routing 1.184ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.815     4.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X78Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     4.658 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=433, routed)         3.045     7.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_223/I_EN_STAT_EQ1.U_STAT/s_daddr_o[1]
    SLICE_X97Y142        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     7.876 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_223/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_32/O
                         net (fo=1, routed)           0.264     8.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_7_0
    SLICE_X97Y142        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.175     8.315 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_18/O
                         net (fo=1, routed)           0.810     9.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_18_n_341
    SLICE_X85Y140        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     9.313 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_7/O
                         net (fo=1, routed)           0.268     9.581    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[13]
    SLICE_X85Y140        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     9.753 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_3/O
                         net (fo=1, routed)           0.151     9.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[13]_0
    SLICE_X85Y142        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132    10.036 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[13]_i_1/O
                         net (fo=1, routed)           0.026    10.062    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203_n_364
    SLICE_X85Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.571    14.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X85Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]/C
                         clock pessimism             -0.003    14.471    
                         clock uncertainty           -0.066    14.405    
    SLICE_X85Y142        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    14.463    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.786ns (14.725%)  route 4.552ns (85.275%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 14.483 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.851ns (routing 1.287ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.581ns (routing 1.184ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.851     4.577    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X76Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y159        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=433, routed)         3.530     8.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/s_daddr_o[1]
    SLICE_X89Y175        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     8.409 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_35/O
                         net (fo=1, routed)           0.000     8.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_35_n_341
    SLICE_X89Y175        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058     8.467 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[13]_i_24/O
                         net (fo=1, routed)           0.000     8.467    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[13]_i_4_0
    SLICE_X89Y175        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059     8.526 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[13]_i_9/O
                         net (fo=1, routed)           0.363     8.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[13]_i_9_n_341
    SLICE_X90Y173        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     9.004 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[13]_i_4/O
                         net (fo=1, routed)           0.000     9.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[13]_i_4_n_341
    SLICE_X90Y173        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     9.071 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[13]_i_2/O
                         net (fo=1, routed)           0.630     9.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[13]_i_2_n_341
    SLICE_X87Y169        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     9.886 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[13]_i_1/O
                         net (fo=1, routed)           0.029     9.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203_n_364
    SLICE_X87Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.581    14.483    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X87Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]/C
                         clock pessimism             -0.003    14.480    
                         clock uncertainty           -0.066    14.414    
    SLICE_X87Y169        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    14.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 0.961ns (20.058%)  route 3.830ns (79.942%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 14.365 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.742ns (routing 1.287ns, distribution 1.455ns)
  Clock Net Delay (Destination): 2.463ns (routing 1.184ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.742     4.468    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/s_dclk_o
    SLICE_X63Y154        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.553     5.135    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X67Y153        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     5.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     5.347    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_5
    SLICE_X67Y153        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.340     5.687 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     5.781    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X67Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.108     5.889 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=19, routed)          1.267     7.156    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux/dlmb_M_ABus[0]
    SLICE_X60Y156        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     7.343 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          1.916     9.259    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/ADDRARDADDR[5]
    RAMB36_X7Y27         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.463    14.365    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/s_dclk_o
    RAMB36_X7Y27         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/CLKARDCLK
                         clock pessimism             -0.015    14.351    
                         clock uncertainty           -0.066    14.285    
    RAMB36_X7Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.410    13.875    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.993ns (20.888%)  route 3.761ns (79.112%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 14.365 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.742ns (routing 1.287ns, distribution 1.455ns)
  Clock Net Delay (Destination): 2.463ns (routing 1.184ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.742     4.468    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/s_dclk_o
    SLICE_X63Y154        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.553     5.135    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X67Y153        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     5.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     5.347    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_5
    SLICE_X67Y153        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.340     5.687 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     5.781    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X67Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.142     5.923 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=19, routed)          1.259     7.182    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/NewPC_Mux/dlmb_M_ABus[0]
    SLICE_X60Y156        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     7.367 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          1.855     9.222    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/ADDRARDADDR[6]
    RAMB36_X7Y27         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.463    14.365    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/s_dclk_o
    RAMB36_X7Y27         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/CLKARDCLK
                         clock pessimism             -0.015    14.351    
                         clock uncertainty           -0.066    14.285    
    RAMB36_X7Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.423    13.862    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1
  -------------------------------------------------------------------
                         required time                         13.862    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.889ns (18.855%)  route 3.826ns (81.145%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 14.365 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.742ns (routing 1.287ns, distribution 1.455ns)
  Clock Net Delay (Destination): 2.463ns (routing 1.184ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.742     4.468    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/s_dclk_o
    SLICE_X63Y154        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.553     5.135    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X67Y153        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     5.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     5.347    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_5
    SLICE_X67Y153        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.340     5.687 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     5.781    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X67Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.183     5.964 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=19, routed)          1.748     7.712    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/NewPC_Mux/dlmb_M_ABus[0]
    SLICE_X60Y159        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.752 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          1.431     9.183    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/ADDRARDADDR[10]
    RAMB36_X7Y27         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.463    14.365    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/s_dclk_o
    RAMB36_X7Y27         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/CLKARDCLK
                         clock pessimism             -0.015    14.351    
                         clock uncertainty           -0.066    14.285    
    RAMB36_X7Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.439    13.846    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[4].RAMB36_I1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.720ns (15.241%)  route 4.004ns (84.759%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.742ns (routing 1.287ns, distribution 1.455ns)
  Clock Net Delay (Destination): 2.455ns (routing 1.184ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.742     4.468    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/s_dclk_o
    SLICE_X63Y154        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.553     5.135    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X67Y153        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     5.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     5.347    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_5
    SLICE_X67Y153        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[5])
                                                      0.279     5.626 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[5]
                         net (fo=19, routed)          1.743     7.369    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[27].PC_Bit_I/NewPC_Mux/dlmb_M_ABus[0]
    SLICE_X60Y156        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     7.484 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[27].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          1.708     9.192    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/ADDRARDADDR[2]
    RAMB36_X7Y30         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[4].RAMB36_I1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.455    14.357    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/s_dclk_o
    RAMB36_X7Y30         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[4].RAMB36_I1/CLKARDCLK
                         clock pessimism             -0.015    14.343    
                         clock uncertainty           -0.066    14.277    
    RAMB36_X7Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.370    13.907    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[4].RAMB36_I1
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.811ns (15.587%)  route 4.392ns (84.413%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 14.472 - 10.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.815ns (routing 1.287ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.570ns (routing 1.184ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.815     4.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X78Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.658 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=433, routed)         3.083     7.741    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X95Y145        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     7.873 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/regSlaveDo[8]_i_23/O
                         net (fo=1, routed)           0.207     8.080    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/regSlaveDo[8]_i_23_n_341
    SLICE_X95Y145        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     8.268 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/regSlaveDo[8]_i_10/O
                         net (fo=1, routed)           0.368     8.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[8]_i_2_0
    SLICE_X91Y143        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     8.768 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[8]_i_4/O
                         net (fo=1, routed)           0.000     8.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[8]_i_4_n_341
    SLICE_X91Y143        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     8.835 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[8]_i_2/O
                         net (fo=1, routed)           0.707     9.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[8]_i_2_n_341
    SLICE_X86Y143        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     9.717 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[8]_i_1/O
                         net (fo=1, routed)           0.027     9.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203_n_359
    SLICE_X86Y143        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.570    14.472    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X86Y143        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[8]/C
                         clock pessimism             -0.003    14.470    
                         clock uncertainty           -0.066    14.404    
    SLICE_X86Y143        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    14.463    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[8]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 0.993ns (21.373%)  route 3.653ns (78.627%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 14.367 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.742ns (routing 1.287ns, distribution 1.455ns)
  Clock Net Delay (Destination): 2.465ns (routing 1.184ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.742     4.468    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/s_dclk_o
    SLICE_X63Y154        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.553     5.135    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X67Y153        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     5.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     5.347    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_5
    SLICE_X67Y153        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.340     5.687 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     5.781    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X67Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.142     5.923 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=19, routed)          1.259     7.182    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/NewPC_Mux/dlmb_M_ABus[0]
    SLICE_X60Y156        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     7.367 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          1.747     9.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/ADDRARDADDR[6]
    RAMB36_X7Y28         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.465    14.367    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/s_dclk_o
    RAMB36_X7Y28         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/CLKARDCLK
                         clock pessimism             -0.015    14.353    
                         clock uncertainty           -0.066    14.287    
    RAMB36_X7Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.423    13.864    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.957ns (18.475%)  route 4.223ns (81.525%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.466 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 1.287ns, distribution 1.473ns)
  Clock Net Delay (Destination): 2.564ns (routing 1.184ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.760     4.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X72Y155        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y155        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.600 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=432, routed)         2.572     7.172    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_223/I_EN_STAT_EQ1.U_STAT/s_daddr_o[1]
    SLICE_X100Y152       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     7.309 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_223/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_33/O
                         net (fo=1, routed)           0.159     7.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_7_0
    SLICE_X100Y153       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.177     7.645 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_18/O
                         net (fo=1, routed)           0.608     8.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_18_n_341
    SLICE_X88Y149        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.425 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_7/O
                         net (fo=1, routed)           0.288     8.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[11]
    SLICE_X88Y149        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     8.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_3/O
                         net (fo=1, routed)           0.567     9.452    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[11]_0
    SLICE_X87Y151        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     9.637 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[11]_i_1/O
                         net (fo=1, routed)           0.029     9.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203_n_362
    SLICE_X87Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.564    14.466    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X87Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/C
                         clock pessimism             -0.016    14.451    
                         clock uncertainty           -0.066    14.385    
    SLICE_X87Y151        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    14.444    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.889ns (19.322%)  route 3.712ns (80.678%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 14.367 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.742ns (routing 1.287ns, distribution 1.455ns)
  Clock Net Delay (Destination): 2.465ns (routing 1.184ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.742     4.468    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/s_dclk_o
    SLICE_X63Y154        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.553     5.135    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X67Y153        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     5.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     5.347    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_5
    SLICE_X67Y153        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.340     5.687 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.094     5.781    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X67Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.183     5.964 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=19, routed)          1.748     7.712    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/NewPC_Mux/dlmb_M_ABus[0]
    SLICE_X60Y159        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.752 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          1.317     9.069    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/ADDRARDADDR[10]
    RAMB36_X7Y28         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.465    14.367    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/s_dclk_o
    RAMB36_X7Y28         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/CLKARDCLK
                         clock pessimism             -0.015    14.353    
                         clock uncertainty           -0.066    14.287    
    RAMB36_X7Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.439    13.848    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  4.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.025ns
  Clock Net Delay (Source):      1.224ns (routing 0.650ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.723ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.224     2.316    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF/s_dclk_o
    SLICE_X60Y156        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y156        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.365 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.175     2.540    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/pc_I
    SLICE_X62Y157        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.444     2.433    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/s_dclk_o
    SLICE_X62Y157        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/CLK
                         clock pessimism             -0.025     2.408    
    SLICE_X62Y157        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     2.528    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.079ns (36.916%)  route 0.135ns (63.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.246ns (routing 0.650ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.723ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.246     2.338    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X74Y140        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y140        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O_reg[0]/Q
                         net (fo=2, routed)           0.120     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport1_i[0]
    SLICE_X77Y140        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.030     2.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_i_1/O
                         net (fo=1, routed)           0.015     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_i_1_n_0
    SLICE_X77Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.503     2.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/CLK
    SLICE_X77Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                         clock pessimism             -0.024     2.468    
    SLICE_X77Y140        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/pllreset_tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/qpll1reset_o_reg/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Net Delay (Source):      1.344ns (routing 0.650ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.723ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.344     2.436    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/s_dclk_i
    SLICE_X88Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/pllreset_tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y171        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/pllreset_tx_out_reg/Q
                         net (fo=4, routed)           0.080     2.565    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/gtwiz_reset_pllreset_tx_int
    SLICE_X89Y171        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030     2.595 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/qpll1reset_o_i_1/O
                         net (fo=1, routed)           0.015     2.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/qpll1reset_o0
    SLICE_X89Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/qpll1reset_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.568     2.557    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/s_dclk_i
    SLICE_X89Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/qpll1reset_o_reg/C
                         clock pessimism             -0.032     2.525    
    SLICE_X89Y171        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.581    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/qpll1reset_o_reg
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/pllreset_tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/cpllreset_o_reg/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.079ns (45.143%)  route 0.096ns (54.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Net Delay (Source):      1.344ns (routing 0.650ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.723ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.344     2.436    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/s_dclk_i
    SLICE_X88Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/pllreset_tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y171        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/pllreset_tx_out_reg/Q
                         net (fo=4, routed)           0.080     2.565    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/gtwiz_reset_pllreset_tx_int
    SLICE_X89Y171        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     2.595 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/cpllreset_o_i_1/O
                         net (fo=1, routed)           0.016     2.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/cpllreset_o0
    SLICE_X89Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/cpllreset_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.568     2.557    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/s_dclk_i
    SLICE_X89Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/cpllreset_o_reg/C
                         clock pessimism             -0.032     2.525    
    SLICE_X89Y171        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.581    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/cpllreset_o_reg
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/pllreset_tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/qpll0reset_o_reg/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.079ns (45.143%)  route 0.096ns (54.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Net Delay (Source):      1.344ns (routing 0.650ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.723ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.344     2.436    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/s_dclk_i
    SLICE_X88Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/pllreset_tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y171        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/pllreset_tx_out_reg/Q
                         net (fo=4, routed)           0.080     2.565    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/gtwiz_reset_pllreset_tx_int
    SLICE_X89Y171        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     2.595 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/qpll0reset_o_i_1/O
                         net (fo=1, routed)           0.016     2.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/qpll0reset_o0
    SLICE_X89Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/qpll0reset_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.568     2.557    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/s_dclk_i
    SLICE_X89Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/qpll0reset_o_reg/C
                         clock pessimism             -0.032     2.525    
    SLICE_X89Y171        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.581    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/qpll0reset_o_reg
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DO_USR_O_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.078ns (46.429%)  route 0.090ns (53.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.278ns (routing 0.650ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.723ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.278     2.370    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X78Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DO_USR_O_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     2.418 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DO_USR_O_reg[26]/Q
                         net (fo=1, routed)           0.074     2.492    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/do_i[10]
    SLICE_X77Y146        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     2.522 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o[10]_i_1/O
                         net (fo=1, routed)           0.016     2.538    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o[10]_i_1_n_341
    SLICE_X77Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.495     2.484    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/clk_i
    SLICE_X77Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[10]/C
                         clock pessimism             -0.033     2.451    
    SLICE_X77Y146        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.507    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.049ns (20.165%)  route 0.194ns (79.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.025ns
  Clock Net Delay (Source):      1.226ns (routing 0.650ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.723ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.226     2.318    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF/s_dclk_o
    SLICE_X60Y156        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y156        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.367 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.194     2.561    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/pc_I
    SLICE_X62Y157        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.444     2.433    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/s_dclk_o
    SLICE_X62Y157        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/CLK
                         clock pessimism             -0.025     2.408    
    SLICE_X62Y157        SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.120     2.528    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/u_arb/drp_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.286ns (routing 0.650ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.723ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.286     2.378    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X81Y152        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y152        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     2.426 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/Q
                         net (fo=3, routed)           0.074     2.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/u_arb/DRDY_I
    SLICE_X80Y152        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031     2.531 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/u_arb/drp_state[2]_i_1/O
                         net (fo=1, routed)           0.016     2.547    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/u_arb/drp_state[2]
    SLICE_X80Y152        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/u_arb/drp_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.500     2.489    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X80Y152        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/u_arb/drp_state_reg[2]/C
                         clock pessimism             -0.033     2.456    
    SLICE_X80Y152        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.512    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/u_arb/drp_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DO_USR_O_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.063ns (43.448%)  route 0.082ns (56.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      1.281ns (routing 0.650ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.723ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.281     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X77Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DO_USR_O_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y147        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     2.421 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DO_USR_O_reg[21]/Q
                         net (fo=1, routed)           0.070     2.491    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/do_i[5]
    SLICE_X77Y146        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.015     2.506 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o[5]_i_1/O
                         net (fo=1, routed)           0.012     2.518    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o[5]_i_1_n_341
    SLICE_X77Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.495     2.484    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/clk_i
    SLICE_X77Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[5]/C
                         clock pessimism             -0.060     2.424    
    SLICE_X77Y146        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.480    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.094ns (41.964%)  route 0.130ns (58.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.244ns (routing 0.650ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.723ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.244     2.336    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X75Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y142        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.385 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]/Q
                         net (fo=1, routed)           0.114     2.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg_n_341_[4]
    SLICE_X76Y143        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.045     2.544 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[4]_i_1/O
                         net (fo=1, routed)           0.016     2.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/p_0_in[4]
    SLICE_X76Y143        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.501     2.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X76Y143        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/C
                         clock pessimism             -0.024     2.466    
    SLICE_X76Y143        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.522    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USE_DIVIDER.dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_COMMON/DRPCLK   n/a            4.000         10.000      6.000      GTHE3_COMMON_X0Y2    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y8   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y9   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         10.000      8.039      RAMB36_X7Y28         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.961         10.000      8.039      RAMB36_X7Y28         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         10.000      8.039      RAMB36_X7Y27         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.961         10.000      8.039      RAMB36_X7Y27         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         10.000      8.039      RAMB36_X6Y27         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[15].RAMB36_I1/CLKARDCLK
Low Pulse Width   Fast    GTHE3_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE3_COMMON_X0Y2    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y8   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Slow    GTHE3_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE3_COMMON_X0Y2    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y8   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y9   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y9   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y8   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y9   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE3_COMMON_X0Y2    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
High Pulse Width  Fast    GTHE3_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE3_COMMON_X0Y2    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y8   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y9   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.724ns (25.996%)  route 2.061ns (74.004%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 36.631 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.679ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.219     5.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y179        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.658     6.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y139        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.275     6.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y138        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.500     7.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.923    36.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.490    37.121    
                         clock uncertainty           -0.035    37.086    
    SLICE_X82Y142        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084    37.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.002    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 29.848    

Slack (MET) :             29.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.724ns (25.996%)  route 2.061ns (74.004%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 36.631 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.679ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.219     5.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y179        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.658     6.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y139        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.275     6.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y138        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.500     7.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.923    36.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.490    37.121    
                         clock uncertainty           -0.035    37.086    
    SLICE_X82Y142        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084    37.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.002    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 29.848    

Slack (MET) :             29.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.724ns (25.996%)  route 2.061ns (74.004%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 36.631 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.679ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.219     5.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y179        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.658     6.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y139        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.275     6.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y138        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.500     7.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.923    36.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.490    37.121    
                         clock uncertainty           -0.035    37.086    
    SLICE_X82Y142        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084    37.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.002    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 29.848    

Slack (MET) :             29.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.724ns (25.996%)  route 2.061ns (74.004%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 36.631 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.679ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.219     5.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y179        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.658     6.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y139        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.275     6.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y138        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.500     7.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.923    36.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.490    37.121    
                         clock uncertainty           -0.035    37.086    
    SLICE_X82Y142        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.082    37.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.004    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 29.850    

Slack (MET) :             29.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.724ns (25.996%)  route 2.061ns (74.004%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 36.631 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.679ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.219     5.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y179        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.658     6.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y139        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.275     6.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y138        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.500     7.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.923    36.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.490    37.121    
                         clock uncertainty           -0.035    37.086    
    SLICE_X82Y142        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082    37.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.004    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 29.850    

Slack (MET) :             29.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.724ns (25.996%)  route 2.061ns (74.004%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 36.631 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.679ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.219     5.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y179        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.658     6.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y139        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.275     6.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y138        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     6.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.500     7.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.923    36.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.490    37.121    
                         clock uncertainty           -0.035    37.086    
    SLICE_X82Y142        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.082    37.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.004    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 29.850    

Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.257ns (10.000%)  route 2.313ns (90.000%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 36.626 - 33.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 0.737ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.679ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.172     4.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     4.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.793     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X83Y137        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.687     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X88Y138        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.833     6.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.918    36.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.550    37.176    
                         clock uncertainty           -0.035    37.140    
    SLICE_X82Y141        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         36.736    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                 29.854    

Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.257ns (10.000%)  route 2.313ns (90.000%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 36.626 - 33.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 0.737ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.679ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.172     4.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     4.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.793     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X83Y137        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.687     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X88Y138        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.833     6.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.918    36.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.550    37.176    
                         clock uncertainty           -0.035    37.140    
    SLICE_X82Y141        RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         36.736    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                 29.854    

Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.257ns (10.000%)  route 2.313ns (90.000%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 36.626 - 33.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 0.737ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.679ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.172     4.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     4.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.793     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X83Y137        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.687     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X88Y138        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.833     6.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.918    36.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.550    37.176    
                         clock uncertainty           -0.035    37.140    
    SLICE_X82Y141        RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         36.736    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                 29.854    

Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.257ns (10.000%)  route 2.313ns (90.000%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 36.626 - 33.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 0.737ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.679ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.172     4.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X79Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     4.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.793     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X83Y137        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.687     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X88Y138        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.833     6.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.918    36.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.550    37.176    
                         clock uncertainty           -0.035    37.140    
    SLICE_X82Y141        RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         36.736    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                 29.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.078ns (48.148%)  route 0.084ns (51.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.917ns (routing 0.347ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.383ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.917     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X84Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]/Q
                         net (fo=1, routed)           0.068     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[1]
    SLICE_X83Y132        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     2.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.016     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1_n_0
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.080     2.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X83Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
                         clock pessimism             -0.448     1.995    
    SLICE_X83Y132        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.048ns (34.286%)  route 0.092ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.919ns (routing 0.347ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.383ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.919     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X82Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y140        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.092     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID0
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.078     2.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -0.478     1.963    
    SLICE_X82Y141        RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.065     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.049ns (35.000%)  route 0.091ns (65.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.920ns (routing 0.347ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.383ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.920     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X82Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y140        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.091     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.078     2.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism             -0.478     1.963    
    SLICE_X82Y141        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.065     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Net Delay (Source):      0.954ns (routing 0.347ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.383ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.954     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y184        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/Q
                         net (fo=1, routed)           0.067     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[3]
    SLICE_X83Y183        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     2.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[2]_i_1/O
                         net (fo=1, routed)           0.016     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[2]_i_1_n_0
    SLICE_X83Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.128     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/C
                         clock pessimism             -0.479     2.012    
    SLICE_X83Y183        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.959ns (routing 0.347ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.383ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.959     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y182        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/Q
                         net (fo=3, routed)           0.070     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]
    SLICE_X84Y183        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     2.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1/O
                         net (fo=1, routed)           0.016     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1_n_0
    SLICE_X84Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.131     2.494    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
                         clock pessimism             -0.478     2.016    
    SLICE_X84Y183        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.920ns (routing 0.347ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.383ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.920     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X82Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y140        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.097     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.078     2.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y141        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.478     1.963    
    SLICE_X82Y141        RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.065     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.048ns (30.573%)  route 0.109ns (69.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.958ns (routing 0.347ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.383ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.958     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y183        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/Q
                         net (fo=2, routed)           0.109     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]
    SLICE_X85Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.132     2.495    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                         clock pessimism             -0.478     2.017    
    SLICE_X85Y182        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.063ns (34.239%)  route 0.121ns (65.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.918ns (routing 0.347ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.383ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.918     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X84Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/Q
                         net (fo=1, routed)           0.105     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[2]
    SLICE_X83Y130        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     2.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1/O
                         net (fo=1, routed)           0.016     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1_n_0
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.089     2.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -0.448     2.004    
    SLICE_X83Y130        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Net Delay (Source):      0.951ns (routing 0.347ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.383ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.951     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y185        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y185        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/Q
                         net (fo=1, routed)           0.031     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[20]
    SLICE_X84Y185        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     2.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[19]_i_1/O
                         net (fo=1, routed)           0.015     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[19]_i_1_n_0
    SLICE_X84Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.115     2.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
                         clock pessimism             -0.516     1.962    
    SLICE_X84Y185        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Net Delay (Source):      0.951ns (routing 0.347ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.383ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.951     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y184        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/Q
                         net (fo=1, routed)           0.031     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[24]
    SLICE_X84Y184        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     2.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[23]_i_1/O
                         net (fo=1, routed)           0.015     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[23]_i_1_n_0
    SLICE_X84Y184        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.115     2.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y184        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/C
                         clock pessimism             -0.516     1.962    
    SLICE_X84Y184        FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o
  To Clock:  rxoutclk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y67  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y66  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[0]
  To Clock:  rxoutclk_o[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.294ns (23.633%)  route 0.950ns (76.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 5.956 - 4.000 ) 
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.853ns (routing 0.410ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.369ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.853     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.368 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X62Y132        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     3.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.480     3.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.627     5.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.227     6.183    
                         clock uncertainty           -0.035     6.148    
    SLICE_X62Y134        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     6.101    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          6.101    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.294ns (23.633%)  route 0.950ns (76.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 5.956 - 4.000 ) 
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.853ns (routing 0.410ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.369ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.853     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.368 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X62Y132        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     3.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.480     3.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.627     5.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.227     6.183    
                         clock uncertainty           -0.035     6.148    
    SLICE_X62Y134        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     6.101    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.101    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.294ns (23.633%)  route 0.950ns (76.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 5.956 - 4.000 ) 
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.853ns (routing 0.410ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.369ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.853     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.368 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X62Y132        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     3.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.480     3.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.627     5.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.227     6.183    
                         clock uncertainty           -0.035     6.148    
    SLICE_X62Y134        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     6.101    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.101    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.294ns (23.844%)  route 0.939ns (76.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.957 - 4.000 ) 
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.853ns (routing 0.410ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.369ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.853     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.368 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X62Y132        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     3.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.469     3.483    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.628     5.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.227     6.184    
                         clock uncertainty           -0.035     6.149    
    SLICE_X62Y133        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     6.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.294ns (23.844%)  route 0.939ns (76.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.957 - 4.000 ) 
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.853ns (routing 0.410ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.369ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.853     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.368 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X62Y132        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     3.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.469     3.483    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.628     5.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.227     6.184    
                         clock uncertainty           -0.035     6.149    
    SLICE_X62Y133        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     6.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.294ns (23.844%)  route 0.939ns (76.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.957 - 4.000 ) 
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.853ns (routing 0.410ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.369ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.853     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.368 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X62Y132        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     3.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.469     3.483    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.628     5.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.227     6.184    
                         clock uncertainty           -0.035     6.149    
    SLICE_X62Y133        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     6.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.294ns (23.844%)  route 0.939ns (76.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.957 - 4.000 ) 
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.853ns (routing 0.410ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.369ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.853     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.368 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X62Y132        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     3.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.469     3.483    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.628     5.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.227     6.184    
                         clock uncertainty           -0.035     6.149    
    SLICE_X62Y133        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     6.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.294ns (24.831%)  route 0.890ns (75.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.957 - 4.000 ) 
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.853ns (routing 0.410ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.369ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.853     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.368 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X62Y132        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     3.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.420     3.434    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.628     5.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.227     6.184    
                         clock uncertainty           -0.035     6.149    
    SLICE_X62Y134        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     6.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.294ns (24.831%)  route 0.890ns (75.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.957 - 4.000 ) 
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.853ns (routing 0.410ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.369ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.853     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.368 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X62Y132        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     3.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.420     3.434    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.628     5.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.227     6.184    
                         clock uncertainty           -0.035     6.149    
    SLICE_X62Y134        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     6.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.294ns (24.831%)  route 0.890ns (75.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 5.957 - 4.000 ) 
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.853ns (routing 0.410ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.369ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.853     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.368 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X62Y132        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     3.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.420     3.434    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.628     5.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.227     6.184    
                         clock uncertainty           -0.035     6.149    
    SLICE_X62Y134        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     6.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.064ns (52.459%)  route 0.058ns (47.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      0.847ns (routing 0.220ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.254ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.847     0.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.013 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.042     1.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X62Y132        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     1.071 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     1.087    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[0]
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.010     1.175    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.206     0.969    
    SLICE_X62Y132        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.025    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.847ns (routing 0.220ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.254ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.847     0.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y134        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     1.063    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X62Y134        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     1.095 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     1.105    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.010     1.175    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.205     0.970    
    SLICE_X62Y134        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.846ns (routing 0.220ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.254ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.846     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y134        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     1.066    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X62Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     1.098 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     1.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.008     1.173    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.205     0.968    
    SLICE_X62Y134        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      0.846ns (routing 0.220ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.254ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.846     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y133        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     1.066    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X62Y133        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     1.098 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     1.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[5]
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.009     1.174    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.206     0.968    
    SLICE_X62Y133        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.847ns (routing 0.220ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.254ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.847     0.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y134        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     1.067    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X62Y134        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     1.099 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     1.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.010     1.175    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.205     0.970    
    SLICE_X62Y134        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      0.847ns (routing 0.220ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.254ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.847     0.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y133        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     1.067    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X62Y133        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     1.099 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     1.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.011     1.176    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.206     0.970    
    SLICE_X62Y133        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.847ns (routing 0.220ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.254ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.847     0.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y134        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     1.068    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X62Y134        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     1.100 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     1.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.010     1.175    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.205     0.970    
    SLICE_X62Y134        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      0.847ns (routing 0.220ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.254ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.847     0.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y133        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     1.068    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X62Y133        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     1.100 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     1.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.011     1.176    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.206     0.970    
    SLICE_X62Y133        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.846ns (routing 0.220ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.254ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.846     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y134        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.057     1.070    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X62Y134        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     1.103 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     1.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.008     1.173    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.205     0.968    
    SLICE_X62Y134        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      0.846ns (routing 0.220ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.254ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.846     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y133        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.057     1.070    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X62Y133        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     1.103 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     1.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[6]
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.009     1.174    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.206     0.968    
    SLICE_X62Y133        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y132       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y132       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.115       0.404      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.099       0.417      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i[0]
  To Clock:  rxusrclk2_i[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 1.057ns (40.267%)  route 1.568ns (59.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 6.094 - 4.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.411ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.370ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.731     2.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[8])
                                                      1.057     3.185 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[8]
                         net (fo=1, routed)           1.568     4.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[10]
    SLICE_X71Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.765     6.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X71Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/C
                         clock pessimism              0.168     6.262    
                         clock uncertainty           -0.035     6.226    
    SLICE_X71Y123        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.285    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.285    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 1.085ns (41.908%)  route 1.504ns (58.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.108ns = ( 6.108 - 4.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.411ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.370ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.731     2.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[7])
                                                      1.085     3.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[7]
                         net (fo=1, routed)           1.504     4.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[7]
    SLICE_X69Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.779     6.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/C
                         clock pessimism              0.167     6.275    
                         clock uncertainty           -0.035     6.240    
    SLICE_X69Y124        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.300    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]
  -------------------------------------------------------------------
                         required time                          6.300    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 1.109ns (42.968%)  route 1.472ns (57.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 6.120 - 4.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.411ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.370ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.731     2.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[17])
                                                      1.109     3.237 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[17]
                         net (fo=1, routed)           1.472     4.709    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[21]
    SLICE_X68Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.791     6.120    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/C
                         clock pessimism              0.167     6.287    
                         clock uncertainty           -0.035     6.252    
    SLICE_X68Y127        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     6.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.311    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.053ns (41.327%)  route 1.495ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 6.102 - 4.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.411ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.370ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.731     2.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[14])
                                                      1.053     3.181 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[14]
                         net (fo=1, routed)           1.495     4.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[16]
    SLICE_X69Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.773     6.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]/C
                         clock pessimism              0.167     6.270    
                         clock uncertainty           -0.035     6.234    
    SLICE_X69Y123        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.294    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.073ns (42.111%)  route 1.475ns (57.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.108ns = ( 6.108 - 4.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.411ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.370ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.731     2.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[19])
                                                      1.073     3.201 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[19]
                         net (fo=1, routed)           1.475     4.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[23]
    SLICE_X70Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.779     6.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X70Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]/C
                         clock pessimism              0.167     6.275    
                         clock uncertainty           -0.035     6.240    
    SLICE_X70Y124        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.300    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]
  -------------------------------------------------------------------
                         required time                          6.300    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 1.098ns (43.382%)  route 1.433ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 6.094 - 4.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.411ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.370ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.731     2.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[10])
                                                      1.098     3.226 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[10]
                         net (fo=1, routed)           1.433     4.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[12]
    SLICE_X71Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.765     6.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X71Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/C
                         clock pessimism              0.168     6.262    
                         clock uncertainty           -0.035     6.226    
    SLICE_X71Y123        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     6.284    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]
  -------------------------------------------------------------------
                         required time                          6.284    
                         arrival time                          -4.659    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 1.144ns (45.110%)  route 1.392ns (54.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 6.100 - 4.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.411ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.370ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.731     2.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[31])
                                                      1.144     3.272 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[31]
                         net (fo=1, routed)           1.392     4.664    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[37]
    SLICE_X68Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.771     6.100    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/C
                         clock pessimism              0.168     6.268    
                         clock uncertainty           -0.035     6.232    
    SLICE_X68Y128        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     6.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.100ns (43.341%)  route 1.438ns (56.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 6.121 - 4.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.411ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.370ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.731     2.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[26])
                                                      1.100     3.228 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[26]
                         net (fo=1, routed)           1.438     4.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[32]
    SLICE_X68Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.792     6.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/C
                         clock pessimism              0.167     6.288    
                         clock uncertainty           -0.035     6.253    
    SLICE_X68Y126        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]
  -------------------------------------------------------------------
                         required time                          6.315    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 1.146ns (45.404%)  route 1.378ns (54.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 6.114 - 4.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.411ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.370ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.731     2.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[3])
                                                      1.146     3.274 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[3]
                         net (fo=1, routed)           1.378     4.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[3]
    SLICE_X70Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.785     6.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X70Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/C
                         clock pessimism              0.167     6.281    
                         clock uncertainty           -0.035     6.246    
    SLICE_X70Y125        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     6.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.305    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 1.088ns (43.416%)  route 1.418ns (56.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 6.103 - 4.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.411ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.370ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.731     2.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[18])
                                                      1.088     3.216 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[18]
                         net (fo=1, routed)           1.418     4.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[22]
    SLICE_X69Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.774     6.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[22]/C
                         clock pessimism              0.167     6.270    
                         clock uncertainty           -0.035     6.235    
    SLICE_X69Y123        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.294    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[22]
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  1.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.914ns (routing 0.220ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.253ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.914     1.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X66Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[3]/Q
                         net (fo=4, routed)           0.074     1.155    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in15_in
    SLICE_X65Y121        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     1.185 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[12]_i_1__3/O
                         net (fo=1, routed)           0.016     1.201    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[12]_i_1__3_n_341
    SLICE_X65Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.105     1.270    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X65Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[12]/C
                         clock pessimism             -0.141     1.129    
    SLICE_X65Y121        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.185    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.078ns (45.882%)  route 0.092ns (54.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.912ns (routing 0.220ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.253ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.912     1.030    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.078 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[14]/Q
                         net (fo=3, routed)           0.078     1.156    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/Q[14]
    SLICE_X64Y125        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.030     1.186 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[14]_i_2__0/O
                         net (fo=1, routed)           0.014     1.200    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[14]_i_2__0_n_341
    SLICE_X64Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.103     1.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X64Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[14]/C
                         clock pessimism             -0.141     1.127    
    SLICE_X64Y125        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.183    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.078ns (46.154%)  route 0.091ns (53.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.924ns (routing 0.220ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.253ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.924     1.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X62Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.090 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[5]/Q
                         net (fo=5, routed)           0.079     1.169    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_1_in17_in
    SLICE_X64Y121        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.030     1.199 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[9]_i_1__4/O
                         net (fo=1, routed)           0.012     1.211    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[9]_i_1__4_n_341
    SLICE_X64Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.104     1.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X64Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[9]/C
                         clock pessimism             -0.141     1.128    
    SLICE_X64Y121        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.184    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.049ns (20.417%)  route 0.191ns (79.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.914ns (routing 0.220ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.253ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.914     1.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[36]/Q
                         net (fo=2, routed)           0.191     1.272    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[36]
    SLICE_X66Y127        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.098     1.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y127        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/CLK
                         clock pessimism             -0.141     1.122    
    SLICE_X66Y127        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.120     1.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.912ns (routing 0.220ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.253ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.912     1.030    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.078 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[25]/Q
                         net (fo=1, routed)           0.071     1.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[25]
    SLICE_X67Y126        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.015     1.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[25]_i_1/O
                         net (fo=1, routed)           0.016     1.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[25]_i_1_n_341
    SLICE_X67Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.096     1.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[25]/C
                         clock pessimism             -0.174     1.087    
    SLICE_X67Y126        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.143    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.064ns (34.783%)  route 0.120ns (65.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.913ns (routing 0.220ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.253ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.913     1.031    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[31]/Q
                         net (fo=1, routed)           0.108     1.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_expected[31]
    SLICE_X67Y126        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     1.203 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[31]_i_1/O
                         net (fo=1, routed)           0.012     1.215    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[31]_i_1_n_341
    SLICE_X67Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.096     1.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[31]/C
                         clock pessimism             -0.141     1.120    
    SLICE_X67Y126        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.176    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.048ns (25.000%)  route 0.144ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.913ns (routing 0.220ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.253ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.913     1.031    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.079 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[31]/Q
                         net (fo=1, routed)           0.144     1.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r2[31]
    SLICE_X64Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.103     1.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X64Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[8]/C
                         clock pessimism             -0.141     1.127    
    SLICE_X64Y125        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     1.183    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.048ns (24.242%)  route 0.150ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.900ns (routing 0.220ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.253ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.900     1.018    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X71Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y125        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.066 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/Q
                         net (fo=4, routed)           0.150     1.216    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[6]
    SLICE_X68Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.095     1.260    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[6]/C
                         clock pessimism             -0.141     1.119    
    SLICE_X68Y125        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.175    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.048ns (24.365%)  route 0.149ns (75.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.914ns (routing 0.220ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.253ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.914     1.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[3]/Q
                         net (fo=1, routed)           0.149     1.229    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/Q[3]
    SLICE_X65Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.104     1.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X65Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[3]/C
                         clock pessimism             -0.141     1.128    
    SLICE_X65Y125        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.184    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      0.922ns (routing 0.220ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.253ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.922     1.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X63Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.089 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[2]/Q
                         net (fo=5, routed)           0.036     1.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_1_in13_in
    SLICE_X63Y121        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     1.170 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o[33]_i_1__4/O
                         net (fo=1, routed)           0.016     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/i_6
    SLICE_X63Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.106     1.271    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X63Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[33]/C
                         clock pessimism             -0.187     1.084    
    SLICE_X63Y121        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X12Y50      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X15Y50      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y124       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y124       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y124       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[18]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y124       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y124       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[20]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y124       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[21]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y124       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[22]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y124       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[23]_srl3/CLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.429       0.576      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.258       0.624      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_1
  To Clock:  rxoutclk_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y64  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y63  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[1]
  To Clock:  rxoutclk_o[1]

Setup :            0  Failing Endpoints,  Worst Slack        2.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.639ns (60.857%)  route 0.411ns (39.143%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 5.130 - 4.000 ) 
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.109ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.932     1.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.444 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.346     1.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X77Y134        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.140 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.167    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     2.341 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.379    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.801     5.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.137     5.267    
                         clock uncertainty           -0.035     5.231    
    SLICE_X77Y135        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.290    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.603ns (59.292%)  route 0.414ns (40.708%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.109ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.932     1.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.444 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.346     1.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X77Y134        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.140 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.167    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     2.305 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     2.346    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.137     5.269    
                         clock uncertainty           -0.035     5.233    
    SLICE_X77Y135        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.292    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.606ns (59.763%)  route 0.408ns (40.237%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 5.130 - 4.000 ) 
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.109ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.932     1.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.444 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.346     1.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X77Y134        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.140 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.167    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     2.308 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.035     2.343    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.801     5.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.137     5.267    
                         clock uncertainty           -0.035     5.231    
    SLICE_X77Y135        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.291    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.291    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.601ns (59.329%)  route 0.412ns (40.671%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 5.130 - 4.000 ) 
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.109ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.932     1.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.444 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.346     1.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X77Y134        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.140 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.167    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     2.303 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.039     2.342    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[15]
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.801     5.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.137     5.267    
                         clock uncertainty           -0.035     5.231    
    SLICE_X77Y135        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.291    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.291    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.598ns (59.091%)  route 0.414ns (40.909%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.109ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.932     1.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.444 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.346     1.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X77Y134        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.140 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.167    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.300 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.041     2.341    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.137     5.269    
                         clock uncertainty           -0.035     5.233    
    SLICE_X77Y135        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.291    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.291    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.306ns (34.537%)  route 0.580ns (65.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 5.130 - 4.000 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.920     1.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y133        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     1.435 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.218     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X77Y133        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     1.841 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.362     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.801     5.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.137     5.267    
                         clock uncertainty           -0.035     5.232    
    SLICE_X77Y134        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.185    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.185    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.306ns (34.537%)  route 0.580ns (65.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 5.130 - 4.000 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.920     1.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y133        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     1.435 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.218     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X77Y133        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     1.841 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.362     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.801     5.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.137     5.267    
                         clock uncertainty           -0.035     5.232    
    SLICE_X77Y134        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.185    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.185    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.306ns (34.537%)  route 0.580ns (65.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 5.130 - 4.000 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.920     1.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y133        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     1.435 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.218     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X77Y133        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     1.841 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.362     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.801     5.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.137     5.267    
                         clock uncertainty           -0.035     5.232    
    SLICE_X77Y134        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     5.185    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.185    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.306ns (34.537%)  route 0.580ns (65.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 5.130 - 4.000 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.920     1.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y133        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     1.435 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.218     1.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X77Y133        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     1.841 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.362     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.801     5.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.137     5.267    
                         clock uncertainty           -0.035     5.232    
    SLICE_X77Y134        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     5.185    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.185    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.564ns (57.906%)  route 0.410ns (42.094%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.109ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.932     1.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.444 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.346     1.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X77Y134        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.140 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.167    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.266 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.037     2.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.137     5.269    
                         clock uncertainty           -0.035     5.233    
    SLICE_X77Y135        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.292    
                         arrival time                          -2.303    
  -------------------------------------------------------------------
                         slack                                  2.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.648ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.403ns (routing 0.059ns, distribution 0.344ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.075ns, distribution 0.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.403     0.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y133        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.570 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.035     0.605    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X77Y133        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     0.620 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     0.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[0]
    SLICE_X77Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.483     0.648    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.122     0.526    
    SLICE_X77Y133        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.582    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.075ns, distribution 0.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.406     0.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.051     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X77Y135        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     0.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.490     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.126     0.529    
    SLICE_X77Y135        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.404ns (routing 0.059ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.075ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.404     0.522    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.571 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.051     0.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X77Y135        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.654 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.664    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.487     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.126     0.526    
    SLICE_X77Y135        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.582    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.405ns (routing 0.059ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.075ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.405     0.523    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.051     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X77Y134        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.655 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[5]
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.487     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.125     0.527    
    SLICE_X77Y134        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.583    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.075ns, distribution 0.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.406     0.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X77Y135        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.655 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.490     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.126     0.529    
    SLICE_X77Y135        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.075ns, distribution 0.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.407     0.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X77Y134        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.490     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.125     0.530    
    SLICE_X77Y134        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.075ns, distribution 0.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.406     0.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.050     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X77Y135        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.655 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.490     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.126     0.529    
    SLICE_X77Y135        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.075ns, distribution 0.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.407     0.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.050     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X77Y134        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.490     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.125     0.530    
    SLICE_X77Y134        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.404ns (routing 0.059ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.075ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.404     0.522    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.571 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.053     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X77Y135        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     0.657 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.487     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.126     0.526    
    SLICE_X77Y135        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.582    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.405ns (routing 0.059ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.075ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.405     0.523    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.053     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X77Y134        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     0.658 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[6]
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.487     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.125     0.527    
    SLICE_X77Y134        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.583    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[1]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X77Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X77Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X77Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X78Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X78Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X77Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.168       0.348      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.101       0.418      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i__0[1]
  To Clock:  rxusrclk2_i__0[1]

Setup :            0  Failing Endpoints,  Worst Slack        1.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.763ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 1.077ns (40.413%)  route 1.588ns (59.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 5.292 - 4.000 ) 
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.109ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.093ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.805     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[0])
                                                      1.077     2.279 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[0]
                         net (fo=1, routed)           1.588     3.867    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[0]
    SLICE_X69Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.963     5.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/C
                         clock pessimism              0.086     5.378    
                         clock uncertainty           -0.035     5.343    
    SLICE_X69Y147        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     5.403    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.403    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.106ns (43.018%)  route 1.465ns (56.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 5.309 - 4.000 ) 
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.109ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.093ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.805     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[25])
                                                      1.106     2.308 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[25]
                         net (fo=1, routed)           1.465     3.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[31]
    SLICE_X68Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.980     5.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]/C
                         clock pessimism              0.086     5.395    
                         clock uncertainty           -0.035     5.359    
    SLICE_X68Y146        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.419    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]
  -------------------------------------------------------------------
                         required time                          5.419    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 1.158ns (45.252%)  route 1.401ns (54.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 5.320 - 4.000 ) 
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.109ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.093ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.805     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[6])
                                                      1.158     2.360 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[6]
                         net (fo=1, routed)           1.401     3.761    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[6]
    SLICE_X68Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.991     5.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/C
                         clock pessimism              0.086     5.406    
                         clock uncertainty           -0.035     5.370    
    SLICE_X68Y142        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.151ns (45.458%)  route 1.381ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 5.310 - 4.000 ) 
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.109ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.093ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.805     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[24])
                                                      1.151     2.353 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[24]
                         net (fo=1, routed)           1.381     3.734    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[30]
    SLICE_X68Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.981     5.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]/C
                         clock pessimism              0.086     5.396    
                         clock uncertainty           -0.035     5.360    
    SLICE_X68Y145        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]
  -------------------------------------------------------------------
                         required time                          5.420    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.061ns (42.440%)  route 1.439ns (57.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 5.303 - 4.000 ) 
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.109ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.093ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.805     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[5])
                                                      1.061     2.263 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[5]
                         net (fo=1, routed)           1.439     3.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[5]
    SLICE_X69Y143        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.974     5.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y143        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[5]/C
                         clock pessimism              0.086     5.389    
                         clock uncertainty           -0.035     5.353    
    SLICE_X69Y143        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     5.412    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.072ns (42.897%)  route 1.427ns (57.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 5.318 - 4.000 ) 
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.109ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.093ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.805     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[16])
                                                      1.072     2.274 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[16]
                         net (fo=1, routed)           1.427     3.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[20]
    SLICE_X68Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.989     5.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/C
                         clock pessimism              0.086     5.404    
                         clock uncertainty           -0.035     5.368    
    SLICE_X68Y144        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.427    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]
  -------------------------------------------------------------------
                         required time                          5.427    
                         arrival time                          -3.701    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 1.144ns (45.944%)  route 1.346ns (54.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 5.309 - 4.000 ) 
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.109ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.093ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.805     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[31])
                                                      1.144     2.346 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[31]
                         net (fo=1, routed)           1.346     3.692    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[37]
    SLICE_X68Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.980     5.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/C
                         clock pessimism              0.086     5.395    
                         clock uncertainty           -0.035     5.359    
    SLICE_X68Y146        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.418    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]
  -------------------------------------------------------------------
                         required time                          5.418    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 1.095ns (44.135%)  route 1.386ns (55.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 5.321 - 4.000 ) 
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.109ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.093ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.805     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[13])
                                                      1.095     2.297 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[13]
                         net (fo=1, routed)           1.386     3.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[15]
    SLICE_X68Y143        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.992     5.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y143        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]/C
                         clock pessimism              0.086     5.407    
                         clock uncertainty           -0.035     5.371    
    SLICE_X68Y143        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.683    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 1.078ns (43.538%)  route 1.398ns (56.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 5.322 - 4.000 ) 
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.109ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.093ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.805     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[21])
                                                      1.078     2.280 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[21]
                         net (fo=1, routed)           1.398     3.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[25]
    SLICE_X67Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.993     5.322    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[25]/C
                         clock pessimism              0.086     5.408    
                         clock uncertainty           -0.035     5.372    
    SLICE_X67Y144        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     5.431    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[25]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.031ns (41.741%)  route 1.439ns (58.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 5.316 - 4.000 ) 
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.109ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.093ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.805     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[28])
                                                      1.031     2.233 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[28]
                         net (fo=1, routed)           1.439     3.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[34]
    SLICE_X67Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.987     5.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[34]/C
                         clock pessimism              0.086     5.402    
                         clock uncertainty           -0.035     5.366    
    SLICE_X67Y145        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     5.427    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[34]
  -------------------------------------------------------------------
                         required time                          5.427    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  1.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.513ns (routing 0.059ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.600ns (routing 0.075ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.513     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.680 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[5]/Q
                         net (fo=2, routed)           0.174     0.854    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[5]
    SLICE_X66Y147        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.600     0.765    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y147        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[5]_srl3/CLK
                         clock pessimism             -0.065     0.700    
    SLICE_X66Y147        SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.120     0.820    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[5]_srl3
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[37]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.506ns (routing 0.059ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.598ns (routing 0.075ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.506     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y148        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.673 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[37]/Q
                         net (fo=2, routed)           0.180     0.853    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[37]
    SLICE_X66Y148        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[37]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.598     0.763    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y148        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[37]_srl3/CLK
                         clock pessimism             -0.065     0.698    
    SLICE_X66Y148        SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.120     0.818    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[37]_srl3
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.511ns (routing 0.059ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.600ns (routing 0.075ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.511     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.678 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[1]/Q
                         net (fo=2, routed)           0.179     0.857    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[1]
    SLICE_X66Y147        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.600     0.765    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y147        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
                         clock pessimism             -0.065     0.700    
    SLICE_X66Y147        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     0.820    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.063ns (43.151%)  route 0.083ns (56.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.525ns (routing 0.059ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.629ns (routing 0.075ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.525     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X65Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.691 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]/Q
                         net (fo=5, routed)           0.071     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/Q[8]
    SLICE_X65Y140        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.777 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[8]_i_1__3/O
                         net (fo=1, routed)           0.012     0.789    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[8]_i_1__3_n_341
    SLICE_X65Y140        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.629     0.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X65Y140        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]/C
                         clock pessimism             -0.099     0.695    
    SLICE_X65Y140        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.514ns (routing 0.059ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.596ns (routing 0.075ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.514     0.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y147        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.681 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[19]/Q
                         net (fo=2, routed)           0.175     0.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[19]
    SLICE_X66Y149        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.596     0.761    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y149        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3/CLK
                         clock pessimism             -0.065     0.696    
    SLICE_X66Y149        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.063ns (42.857%)  route 0.084ns (57.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.527ns (routing 0.059ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.629ns (routing 0.075ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.527     0.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X65Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.693 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[14]/Q
                         net (fo=1, routed)           0.068     0.761    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[37]_1[4]
    SLICE_X65Y142        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     0.776 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o[14]_i_1__4/O
                         net (fo=1, routed)           0.016     0.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[14]
    SLICE_X65Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.629     0.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X65Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[14]/C
                         clock pessimism             -0.099     0.695    
    SLICE_X65Y142        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.064ns (44.138%)  route 0.081ns (55.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.522ns (routing 0.059ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.622ns (routing 0.075ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.522     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X67Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.689 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[26]/Q
                         net (fo=6, routed)           0.069     0.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in6_in
    SLICE_X67Y142        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     0.773 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[4]_i_1__4/O
                         net (fo=1, routed)           0.012     0.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[4]_i_1__4_n_341
    SLICE_X67Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.622     0.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X67Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[4]/C
                         clock pessimism             -0.099     0.688    
    SLICE_X67Y142        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.064ns (42.953%)  route 0.085ns (57.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.525ns (routing 0.059ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.627ns (routing 0.075ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.525     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X65Y140        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[0]/Q
                         net (fo=6, routed)           0.073     0.765    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg_n_341_[0]
    SLICE_X65Y141        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.015     0.780 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[17]_i_1__2/O
                         net (fo=1, routed)           0.012     0.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[17]_i_1__2_n_341
    SLICE_X65Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.627     0.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X65Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[17]/C
                         clock pessimism             -0.099     0.693    
    SLICE_X65Y141        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.521ns (routing 0.059ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.624ns (routing 0.075ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.521     0.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X67Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y142        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     0.687 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[17]/Q
                         net (fo=2, routed)           0.073     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/Q[17]
    SLICE_X67Y140        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     0.775 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[17]_i_1__1/O
                         net (fo=1, routed)           0.016     0.791    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[17]_i_1__1_n_341
    SLICE_X67Y140        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.624     0.789    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X67Y140        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]/C
                         clock pessimism             -0.099     0.690    
    SLICE_X67Y140        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.063ns (34.615%)  route 0.119ns (65.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.519ns (routing 0.059ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.075ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.519     0.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X66Y139        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     0.685 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[6]/Q
                         net (fo=1, routed)           0.107     0.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_2[2]
    SLICE_X67Y139        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     0.807 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[6]_i_1__5/O
                         net (fo=1, routed)           0.012     0.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[6]
    SLICE_X67Y139        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.617     0.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X67Y139        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[6]/C
                         clock pessimism             -0.064     0.718    
    SLICE_X67Y139        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i__0[1]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X14Y58      u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X15Y60      u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y148       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y148       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y148       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y148       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y148       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[34]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y148       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[34]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y148       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[35]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y148       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[35]_srl3/CLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X66Y149       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.119       0.763      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.186       0.819      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_2
  To Clock:  rxoutclk_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y61  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y60  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[2]
  To Clock:  rxoutclk_o[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.290ns (20.908%)  route 1.097ns (79.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 5.327 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.093ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.670 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.449     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y164        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.648     2.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.998     5.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.165     5.492    
                         clock uncertainty           -0.035     5.457    
    SLICE_X62Y164        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     5.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.410    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.290ns (20.908%)  route 1.097ns (79.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 5.327 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.093ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.670 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.449     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y164        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.648     2.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.998     5.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.165     5.492    
                         clock uncertainty           -0.035     5.457    
    SLICE_X62Y164        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     5.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.410    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.290ns (20.908%)  route 1.097ns (79.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 5.327 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.093ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.670 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.449     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y164        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.648     2.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.998     5.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.165     5.492    
                         clock uncertainty           -0.035     5.457    
    SLICE_X62Y164        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     5.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.410    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.290ns (20.908%)  route 1.097ns (79.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 5.327 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.093ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.670 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.449     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y164        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.648     2.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.998     5.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.165     5.492    
                         clock uncertainty           -0.035     5.457    
    SLICE_X62Y164        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     5.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.410    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.290ns (20.908%)  route 1.097ns (79.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 5.323 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.093ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.670 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.449     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y164        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.648     2.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.994     5.323    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.228     5.551    
                         clock uncertainty           -0.035     5.516    
    SLICE_X63Y164        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     5.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.469    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.290ns (23.927%)  route 0.922ns (76.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 5.315 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.093ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.670 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.449     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y164        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.473     2.764    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.986     5.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.149     5.464    
                         clock uncertainty           -0.035     5.428    
    SLICE_X62Y165        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     5.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.381    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.290ns (23.927%)  route 0.922ns (76.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 5.315 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.093ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.670 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.449     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y164        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.473     2.764    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.986     5.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.149     5.464    
                         clock uncertainty           -0.035     5.428    
    SLICE_X62Y165        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     5.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.381    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.290ns (23.927%)  route 0.922ns (76.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 5.315 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.093ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.670 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.449     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y164        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.473     2.764    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.986     5.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.149     5.464    
                         clock uncertainty           -0.035     5.428    
    SLICE_X62Y165        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     5.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.381    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.290ns (25.350%)  route 0.854ns (74.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 5.317 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.093ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.670 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.449     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y164        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.405     2.696    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.988     5.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.149     5.466    
                         clock uncertainty           -0.035     5.430    
    SLICE_X62Y165        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     5.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.383    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.290ns (25.350%)  route 0.854ns (74.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 5.317 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.093ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.670 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.449     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y164        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.405     2.696    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.988     5.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.149     5.466    
                         clock uncertainty           -0.035     5.430    
    SLICE_X62Y165        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     5.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.383    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  2.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.063ns (53.846%)  route 0.054ns (46.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.520ns (routing 0.059ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.622ns (routing 0.075ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.520     0.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.686 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.038     0.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X63Y164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.739 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     0.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[0]
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.622     0.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.145     0.642    
    SLICE_X63Y164        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.516ns (routing 0.059ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.609ns (routing 0.075ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.516     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y165        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X62Y165        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.609     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.135     0.639    
    SLICE_X62Y165        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.522ns (routing 0.059ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.625ns (routing 0.075ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.522     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.689 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.096     0.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.625     0.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X63Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.145     0.645    
    SLICE_X63Y164        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.515ns (routing 0.059ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.607ns (routing 0.075ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.515     0.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y165        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.682 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     0.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X62Y165        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.767 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.607     0.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.135     0.637    
    SLICE_X62Y165        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.522ns (routing 0.059ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.622ns (routing 0.075ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.522     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.689 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     0.742    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X62Y164        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.774 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[5]
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.622     0.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.143     0.644    
    SLICE_X62Y164        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.516ns (routing 0.059ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.609ns (routing 0.075ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.516     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y165        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     0.736    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X62Y165        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.768 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.781    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.609     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.135     0.639    
    SLICE_X62Y165        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.523ns (routing 0.059ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.624ns (routing 0.075ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.523     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.690 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.743    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X62Y164        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.775 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.788    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.624     0.789    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.143     0.646    
    SLICE_X62Y164        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.516ns (routing 0.059ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.609ns (routing 0.075ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.516     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y165        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X62Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.769 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.783    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.609     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.135     0.639    
    SLICE_X62Y165        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.523ns (routing 0.059ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.624ns (routing 0.075ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.523     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.690 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     0.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X62Y164        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.776 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.624     0.789    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.143     0.646    
    SLICE_X62Y164        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.515ns (routing 0.059ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.607ns (routing 0.075ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.515     0.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y165        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.682 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.057     0.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X62Y165        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.772 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.607     0.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X62Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.135     0.637    
    SLICE_X62Y165        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[2]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X63Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Slow    FDSE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Low Pulse Width   Fast    FDSE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.183       0.333      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.115       0.404      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i[2]
  To Clock:  rxusrclk2_i[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.774ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 1.109ns (41.242%)  route 1.580ns (58.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 5.303 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.093ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[17])
                                                      1.109     2.307 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[17]
                         net (fo=1, routed)           1.580     3.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[21]
    SLICE_X60Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.974     5.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X60Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/C
                         clock pessimism              0.085     5.388    
                         clock uncertainty           -0.035     5.352    
    SLICE_X60Y159        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.412    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.898ns (35.452%)  route 1.635ns (64.548%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 5.312 - 4.000 ) 
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.930ns (routing 0.109ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.093ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.930     1.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X78Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y160        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     1.444 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/Q
                         net (fo=5, routed)           1.149     2.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[9]
    SLICE_X59Y161        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.188     2.781 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.781    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_5_n_341
    SLICE_X59Y161        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     3.105 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry/CO[7]
                         net (fo=1, routed)           0.027     3.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_n_341
    SLICE_X59Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     3.246 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0/CO[5]
                         net (fo=2, routed)           0.310     3.556    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero15_in
    SLICE_X60Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.596 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_2/O
                         net (fo=1, routed)           0.122     3.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_2_n_341
    SLICE_X60Y160        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.833 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.027     3.860    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero0
    SLICE_X60Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.983     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X60Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/C
                         clock pessimism              0.085     5.397    
                         clock uncertainty           -0.035     5.361    
    SLICE_X60Y160        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          5.420    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 1.100ns (41.682%)  route 1.539ns (58.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 5.313 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[26])
                                                      1.100     2.298 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[26]
                         net (fo=1, routed)           1.539     3.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[32]
    SLICE_X60Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.984     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X60Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/C
                         clock pessimism              0.085     5.398    
                         clock uncertainty           -0.035     5.362    
    SLICE_X60Y161        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]
  -------------------------------------------------------------------
                         required time                          5.420    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 1.073ns (40.845%)  route 1.554ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 5.313 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[19])
                                                      1.073     2.271 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[19]
                         net (fo=1, routed)           1.554     3.825    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[23]
    SLICE_X60Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.984     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X60Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]/C
                         clock pessimism              0.085     5.398    
                         clock uncertainty           -0.035     5.362    
    SLICE_X60Y161        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     5.423    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]
  -------------------------------------------------------------------
                         required time                          5.423    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 1.072ns (40.947%)  route 1.546ns (59.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 5.313 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[16])
                                                      1.072     2.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[16]
                         net (fo=1, routed)           1.546     3.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[20]
    SLICE_X60Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.984     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X60Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/C
                         clock pessimism              0.085     5.398    
                         clock uncertainty           -0.035     5.362    
    SLICE_X60Y161        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.421    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]
  -------------------------------------------------------------------
                         required time                          5.421    
                         arrival time                          -3.816    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 1.144ns (44.051%)  route 1.453ns (55.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 5.310 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.093ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[31])
                                                      1.144     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[31]
                         net (fo=1, routed)           1.453     3.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[37]
    SLICE_X60Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.981     5.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X60Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/C
                         clock pessimism              0.085     5.395    
                         clock uncertainty           -0.035     5.359    
    SLICE_X60Y160        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.419    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]
  -------------------------------------------------------------------
                         required time                          5.419    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.086ns (41.850%)  route 1.509ns (58.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 5.308 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.093ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[30])
                                                      1.086     2.284 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[30]
                         net (fo=1, routed)           1.509     3.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[36]
    SLICE_X59Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.979     5.308    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X59Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[36]/C
                         clock pessimism              0.085     5.393    
                         clock uncertainty           -0.035     5.357    
    SLICE_X59Y158        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.417    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[36]
  -------------------------------------------------------------------
                         required time                          5.417    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 1.076ns (41.609%)  route 1.510ns (58.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 5.303 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.093ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[22])
                                                      1.076     2.274 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[22]
                         net (fo=1, routed)           1.510     3.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[26]
    SLICE_X60Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.974     5.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X60Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/C
                         clock pessimism              0.085     5.388    
                         clock uncertainty           -0.035     5.352    
    SLICE_X60Y159        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     5.413    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]
  -------------------------------------------------------------------
                         required time                          5.413    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 1.188ns (49.152%)  route 1.229ns (50.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 5.127 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.093ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[4])
                                                      1.188     2.386 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[4]
                         net (fo=1, routed)           1.229     3.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[4]
    SLICE_X78Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.798     5.127    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X78Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/C
                         clock pessimism              0.092     5.219    
                         clock uncertainty           -0.035     5.184    
    SLICE_X78Y160        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.245    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.146ns (47.532%)  route 1.265ns (52.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 5.127 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.093ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[3])
                                                      1.146     2.344 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[3]
                         net (fo=1, routed)           1.265     3.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[3]
    SLICE_X78Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.798     5.127    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X78Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/C
                         clock pessimism              0.092     5.219    
                         clock uncertainty           -0.035     5.184    
    SLICE_X78Y160        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     5.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                  1.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.063ns (39.130%)  route 0.098ns (60.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.522ns (routing 0.059ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.621ns (routing 0.075ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.522     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X58Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.688 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[29]/Q
                         net (fo=5, routed)           0.086     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in11_in
    SLICE_X57Y168        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     0.789 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[10]_i_1__3/O
                         net (fo=1, routed)           0.012     0.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[10]_i_1__3_n_341
    SLICE_X57Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.621     0.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X57Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[10]/C
                         clock pessimism             -0.063     0.723    
    SLICE_X57Y168        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.048ns (19.512%)  route 0.198ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.510ns (routing 0.059ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.627ns (routing 0.075ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.510     0.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X60Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.676 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[4]/Q
                         net (fo=2, routed)           0.198     0.874    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[4]
    SLICE_X58Y162        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.627     0.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X58Y162        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[4]_srl3/CLK
                         clock pessimism             -0.063     0.729    
    SLICE_X58Y162        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.120     0.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.048ns (24.121%)  route 0.151ns (75.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.529ns (routing 0.059ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.075ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.529     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X59Y163        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y163        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[33]/Q
                         net (fo=2, routed)           0.151     0.846    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[33]
    SLICE_X58Y163        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.644     0.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X58Y163        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/CLK
                         clock pessimism             -0.110     0.699    
    SLICE_X58Y163        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     0.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.063ns (40.127%)  route 0.094ns (59.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.532ns (routing 0.059ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.621ns (routing 0.075ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.532     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X55Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y169        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.698 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]/Q
                         net (fo=5, routed)           0.080     0.778    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_1_in16_in
    SLICE_X54Y169        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     0.793 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[21]_i_1__2/O
                         net (fo=1, routed)           0.014     0.807    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[21]_i_1__2_n_341
    SLICE_X54Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.621     0.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X54Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[21]/C
                         clock pessimism             -0.063     0.723    
    SLICE_X54Y169        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.094ns (51.087%)  route 0.090ns (48.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.527ns (routing 0.059ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.075ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.527     0.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X54Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.694 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[3]/Q
                         net (fo=5, routed)           0.078     0.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_1_in15_in
    SLICE_X55Y170        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.045     0.817 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[7]_i_1__6/O
                         net (fo=1, routed)           0.012     0.829    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[7]_i_1__6_n_341
    SLICE_X55Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.637     0.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X55Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[7]/C
                         clock pessimism             -0.063     0.739    
    SLICE_X55Y170        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.079ns (45.930%)  route 0.093ns (54.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.522ns (routing 0.059ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.075ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.522     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X57Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.689 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[2]/Q
                         net (fo=4, routed)           0.077     0.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/Q[2]
    SLICE_X56Y162        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.030     0.796 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_a[0]_i_1/O
                         net (fo=1, routed)           0.016     0.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_a[0]_i_1_n_341
    SLICE_X56Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.617     0.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/rx_clk_i
    SLICE_X56Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_a_reg[0]/C
                         clock pessimism             -0.063     0.719    
    SLICE_X56Y162        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.101ns (52.604%)  route 0.091ns (47.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.524ns (routing 0.059ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.075ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.524     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X57Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y167        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.690 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[11]/Q
                         net (fo=3, routed)           0.075     0.765    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/Q[11]
    SLICE_X56Y167        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     0.818 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[11]_i_1__3/O
                         net (fo=1, routed)           0.016     0.834    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[11]_i_1__3_n_341
    SLICE_X56Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.637     0.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X56Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]/C
                         clock pessimism             -0.063     0.739    
    SLICE_X56Y167        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.094ns (49.215%)  route 0.097ns (50.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.526ns (routing 0.059ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.075ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.526     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X54Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y167        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.693 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[18]/Q
                         net (fo=6, routed)           0.085     0.778    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_1_in3_in
    SLICE_X56Y167        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.045     0.823 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_2__0/O
                         net (fo=1, routed)           0.012     0.835    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_2__0_n_341
    SLICE_X56Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.637     0.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X56Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[30]/C
                         clock pessimism             -0.063     0.739    
    SLICE_X56Y167        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.078ns (45.882%)  route 0.092ns (54.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.532ns (routing 0.059ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.621ns (routing 0.075ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.532     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X55Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y169        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.698 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]/Q
                         net (fo=5, routed)           0.080     0.778    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_1_in16_in
    SLICE_X54Y169        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     0.808 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[8]_i_1__4/O
                         net (fo=1, routed)           0.012     0.820    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[8]_i_1__4_n_341
    SLICE_X54Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.621     0.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X54Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]/C
                         clock pessimism             -0.063     0.723    
    SLICE_X54Y169        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.532ns (routing 0.059ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.075ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.532     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X56Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.699 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]/Q
                         net (fo=4, routed)           0.070     0.769    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in23_in
    SLICE_X56Y168        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     0.784 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[20]_i_1__1/O
                         net (fo=1, routed)           0.016     0.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[20]_i_1__1_n_341
    SLICE_X56Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.637     0.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X56Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[20]/C
                         clock pessimism             -0.099     0.703    
    SLICE_X56Y168        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i[2]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X14Y64       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X15Y66       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X58Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.108       0.774      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.169       0.836      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_3
  To Clock:  rxoutclk_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_3
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y68  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y62  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[3]
  To Clock:  rxoutclk_o[3]

Setup :            0  Failing Endpoints,  Worst Slack        2.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.639ns (58.516%)  route 0.453ns (41.484%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 5.913 - 4.000 ) 
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.410ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.369ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.825     2.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.337 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.388     2.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X73Y177        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     3.075 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     3.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     3.276 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     3.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.584     5.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.226     6.139    
                         clock uncertainty           -0.035     6.104    
    SLICE_X73Y178        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     6.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.163    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.289ns (28.473%)  route 0.726ns (71.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 5.913 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.410ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.369ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.796     2.193    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y179        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.357     2.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y179        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     2.839 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.369     3.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.584     5.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.227     6.140    
                         clock uncertainty           -0.035     6.104    
    SLICE_X73Y178        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     6.057    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.289ns (28.473%)  route 0.726ns (71.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 5.913 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.410ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.369ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.796     2.193    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y179        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.357     2.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y179        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     2.839 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.369     3.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.584     5.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.227     6.140    
                         clock uncertainty           -0.035     6.104    
    SLICE_X73Y178        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     6.057    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.289ns (28.473%)  route 0.726ns (71.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 5.913 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.410ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.369ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.796     2.193    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y179        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.357     2.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y179        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     2.839 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.369     3.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.584     5.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.227     6.140    
                         clock uncertainty           -0.035     6.104    
    SLICE_X73Y178        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     6.057    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.603ns (56.940%)  route 0.456ns (43.059%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 5.915 - 4.000 ) 
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.410ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.369ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.825     2.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.337 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.388     2.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X73Y177        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     3.075 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     3.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     3.240 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     3.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.586     5.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.226     6.141    
                         clock uncertainty           -0.035     6.105    
    SLICE_X73Y178        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.164    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.606ns (57.386%)  route 0.450ns (42.614%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 5.913 - 4.000 ) 
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.410ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.369ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.825     2.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.337 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.388     2.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X73Y177        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     3.075 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     3.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.035     3.278    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.584     5.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.226     6.139    
                         clock uncertainty           -0.035     6.104    
    SLICE_X73Y178        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          6.164    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.601ns (56.967%)  route 0.454ns (43.033%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 5.913 - 4.000 ) 
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.410ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.369ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.825     2.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.337 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.388     2.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X73Y177        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     3.075 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     3.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     3.238 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.039     3.277    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[15]
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.584     5.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.226     6.139    
                         clock uncertainty           -0.035     6.104    
    SLICE_X73Y178        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     6.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.164    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.598ns (56.736%)  route 0.456ns (43.264%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 5.915 - 4.000 ) 
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.410ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.369ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.825     2.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.337 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.388     2.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X73Y177        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     3.075 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     3.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     3.235 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.041     3.276    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.586     5.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.226     6.141    
                         clock uncertainty           -0.035     6.105    
    SLICE_X73Y178        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.163    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.289ns (29.733%)  route 0.683ns (70.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 5.925 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.410ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.369ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.796     2.193    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y179        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.357     2.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y179        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     2.839 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.326     3.165    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.596     5.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.226     6.151    
                         clock uncertainty           -0.035     6.116    
    SLICE_X72Y177        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048     6.068    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.289ns (29.948%)  route 0.676ns (70.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 5.921 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.410ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.369ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.796     2.193    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y179        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.357     2.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y179        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     2.839 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.319     3.158    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.592     5.921    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.226     6.147    
                         clock uncertainty           -0.035     6.112    
    SLICE_X73Y177        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     6.065    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -3.158    
  -------------------------------------------------------------------
                         slack                                  2.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.089ns (63.571%)  route 0.051ns (36.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      0.820ns (routing 0.220ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.254ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.820     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y177        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.987 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.039     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X72Y177        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.040     1.066 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.012     1.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[0]
    SLICE_X72Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.982     1.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.204     0.943    
    SLICE_X72Y177        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     0.999    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.816ns (routing 0.220ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.254ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.816     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y178        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.983 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.051     1.034    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X73Y178        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.066 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     1.076    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.975     1.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.201     0.939    
    SLICE_X73Y178        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.814ns (routing 0.220ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.254ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.814     0.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y178        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.981 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.051     1.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X73Y178        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.064 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     1.074    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.972     1.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.201     0.936    
    SLICE_X73Y178        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.992    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      0.817ns (routing 0.220ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.254ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.817     0.935    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.984 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.051     1.035    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X73Y177        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.067 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     1.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[5]
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.980     1.145    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.206     0.939    
    SLICE_X73Y177        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.816ns (routing 0.220ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.254ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.816     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y178        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.983 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     1.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X73Y178        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.065 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     1.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.975     1.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.201     0.939    
    SLICE_X73Y178        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      0.819ns (routing 0.220ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.254ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.819     0.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.986 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     1.036    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X73Y177        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.068 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     1.081    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.983     1.148    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.206     0.942    
    SLICE_X73Y177        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.998    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.816ns (routing 0.220ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.254ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.816     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y178        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.983 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.050     1.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X73Y178        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     1.065 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     1.079    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.975     1.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.201     0.939    
    SLICE_X73Y178        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      0.819ns (routing 0.220ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.254ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.819     0.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.986 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.050     1.036    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X73Y177        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     1.068 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     1.082    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.983     1.148    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.206     0.942    
    SLICE_X73Y177        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.998    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.080ns (55.172%)  route 0.065ns (44.828%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      0.817ns (routing 0.220ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.254ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.817     0.935    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.983 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.051     1.034    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X73Y177        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.032     1.066 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.014     1.080    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[8]
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.980     1.145    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.206     0.939    
    SLICE_X73Y177        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.814ns (routing 0.220ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.254ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.814     0.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y178        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.981 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.053     1.034    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X73Y178        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     1.067 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     1.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.972     1.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.201     0.936    
    SLICE_X73Y178        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.992    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X72Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X72Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X72Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.240       0.276      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.164       0.355      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i__0[3]
  To Clock:  rxusrclk2_i__0[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 1.151ns (42.948%)  route 1.529ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 5.938 - 4.000 ) 
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.395ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.355ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.552     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[24])
                                                      1.151     3.100 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[24]
                         net (fo=1, routed)           1.529     4.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[30]
    SLICE_X69Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.609     5.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]/C
                         clock pessimism              0.150     6.088    
                         clock uncertainty           -0.035     6.053    
    SLICE_X69Y176        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.112    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 1.098ns (42.591%)  route 1.480ns (57.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.940 - 4.000 ) 
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.395ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.355ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.552     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[29])
                                                      1.098     3.047 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[29]
                         net (fo=1, routed)           1.480     4.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[35]
    SLICE_X68Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.611     5.940    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/C
                         clock pessimism              0.150     6.090    
                         clock uncertainty           -0.035     6.055    
    SLICE_X68Y174        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.115    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.144ns (45.469%)  route 1.372ns (54.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.937 - 4.000 ) 
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.395ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.355ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.552     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[31])
                                                      1.144     3.093 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[31]
                         net (fo=1, routed)           1.372     4.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[37]
    SLICE_X69Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.608     5.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/C
                         clock pessimism              0.150     6.087    
                         clock uncertainty           -0.035     6.052    
    SLICE_X69Y176        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]
  -------------------------------------------------------------------
                         required time                          6.113    
                         arrival time                          -4.465    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 1.100ns (43.860%)  route 1.408ns (56.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.937 - 4.000 ) 
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.395ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.355ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.552     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[26])
                                                      1.100     3.049 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[26]
                         net (fo=1, routed)           1.408     4.457    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[32]
    SLICE_X69Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.608     5.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/C
                         clock pessimism              0.150     6.087    
                         clock uncertainty           -0.035     6.052    
    SLICE_X69Y176        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]
  -------------------------------------------------------------------
                         required time                          6.111    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.188ns (47.520%)  route 1.312ns (52.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.939 - 4.000 ) 
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.395ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.355ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.552     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[4])
                                                      1.188     3.137 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[4]
                         net (fo=1, routed)           1.312     4.449    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[4]
    SLICE_X68Y172        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.610     5.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y172        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/C
                         clock pessimism              0.150     6.089    
                         clock uncertainty           -0.035     6.054    
    SLICE_X68Y172        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     6.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.113    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 1.158ns (46.902%)  route 1.311ns (53.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.939 - 4.000 ) 
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.395ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.355ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.552     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[6])
                                                      1.158     3.107 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[6]
                         net (fo=1, routed)           1.311     4.418    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[6]
    SLICE_X68Y172        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.610     5.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y172        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/C
                         clock pessimism              0.150     6.089    
                         clock uncertainty           -0.035     6.054    
    SLICE_X68Y172        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     6.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.114    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.048ns (42.951%)  route 1.392ns (57.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 5.925 - 4.000 ) 
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.395ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.355ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.552     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[11])
                                                      1.048     2.997 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[11]
                         net (fo=1, routed)           1.392     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[13]
    SLICE_X69Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.596     5.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[13]/C
                         clock pessimism              0.150     6.075    
                         clock uncertainty           -0.035     6.040    
    SLICE_X69Y173        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.099    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.086ns (44.728%)  route 1.342ns (55.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.928ns = ( 5.928 - 4.000 ) 
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.395ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.355ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.552     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[30])
                                                      1.086     3.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[30]
                         net (fo=1, routed)           1.342     4.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[36]
    SLICE_X68Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.599     5.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[36]/C
                         clock pessimism              0.150     6.078    
                         clock uncertainty           -0.035     6.043    
    SLICE_X68Y177        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[36]
  -------------------------------------------------------------------
                         required time                          6.103    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 1.106ns (45.514%)  route 1.324ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.937 - 4.000 ) 
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.395ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.355ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.552     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[25])
                                                      1.106     3.055 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[25]
                         net (fo=1, routed)           1.324     4.379    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[31]
    SLICE_X69Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.608     5.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]/C
                         clock pessimism              0.150     6.087    
                         clock uncertainty           -0.035     6.052    
    SLICE_X69Y176        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     6.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]
  -------------------------------------------------------------------
                         required time                          6.113    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.048ns (43.181%)  route 1.379ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 5.941 - 4.000 ) 
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.395ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.355ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.552     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[20])
                                                      1.048     2.997 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[20]
                         net (fo=1, routed)           1.379     4.376    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[24]
    SLICE_X68Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.612     5.941    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[24]/C
                         clock pessimism              0.150     6.091    
                         clock uncertainty           -0.035     6.056    
    SLICE_X68Y173        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     6.115    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                  1.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.080ns (44.199%)  route 0.101ns (55.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.823ns (routing 0.211ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.243ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.823     0.941    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y174        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.990 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[3]/Q
                         net (fo=4, routed)           0.085     1.075    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/Q[3]
    SLICE_X67Y174        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     1.106 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_a[0]_i_1/O
                         net (fo=1, routed)           0.016     1.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_a[0]_i_1_n_341
    SLICE_X67Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.002     1.167    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/rx_clk_i
    SLICE_X67Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_a_reg[0]/C
                         clock pessimism             -0.129     1.038    
    SLICE_X67Y174        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.048ns (24.365%)  route 0.149ns (75.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      0.825ns (routing 0.211ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.243ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.825     0.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y177        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.991 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[32]/Q
                         net (fo=2, routed)           0.149     1.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[32]
    SLICE_X67Y178        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.986     1.151    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y178        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/CLK
                         clock pessimism             -0.164     0.987    
    SLICE_X67Y178        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.107    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.048ns (24.365%)  route 0.149ns (75.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      0.825ns (routing 0.211ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.243ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.825     0.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y177        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.991 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[33]/Q
                         net (fo=2, routed)           0.149     1.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[33]
    SLICE_X67Y178        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.986     1.151    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y178        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/CLK
                         clock pessimism             -0.164     0.987    
    SLICE_X67Y178        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     1.107    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.049ns (24.500%)  route 0.151ns (75.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      0.827ns (routing 0.211ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.243ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.827     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y177        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.994 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[36]/Q
                         net (fo=2, routed)           0.151     1.145    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[36]
    SLICE_X67Y178        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.986     1.151    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y178        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/CLK
                         clock pessimism             -0.164     0.987    
    SLICE_X67Y178        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.120     1.107    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      0.842ns (routing 0.211ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.243ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.842     0.960    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X65Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.009 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[1]/Q
                         net (fo=1, routed)           0.067     1.076    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_2[1]
    SLICE_X65Y173        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.091 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[1]_i_1__5/O
                         net (fo=1, routed)           0.016     1.107    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[1]
    SLICE_X65Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.011     1.176    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X65Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[1]/C
                         clock pessimism             -0.164     1.012    
    SLICE_X65Y173        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.068    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[27]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      0.825ns (routing 0.211ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.243ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.825     0.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y177        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.992 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[27]/Q
                         net (fo=2, routed)           0.158     1.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[27]
    SLICE_X67Y175        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[27]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.985     1.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y175        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[27]_srl3/CLK
                         clock pessimism             -0.164     0.986    
    SLICE_X67Y175        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.123     1.109    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[27]_srl3
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.094ns (50.267%)  route 0.093ns (49.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.837ns (routing 0.211ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.243ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.837     0.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X63Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y169        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.003 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[8]/Q
                         net (fo=12, routed)          0.081     1.084    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_1_in6_in
    SLICE_X64Y169        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.046     1.130 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[5]_i_1__4/O
                         net (fo=1, routed)           0.012     1.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[5]_i_1__4_n_341
    SLICE_X64Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.007     1.172    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X64Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[5]/C
                         clock pessimism             -0.129     1.043    
    SLICE_X64Y169        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.064ns (34.225%)  route 0.123ns (65.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.834ns (routing 0.211ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.243ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.834     0.952    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y175        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.001 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[4]/Q
                         net (fo=1, routed)           0.107     1.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[4]
    SLICE_X68Y174        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.123 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[4]_i_1/O
                         net (fo=1, routed)           0.016     1.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[4]_i_1_n_341
    SLICE_X68Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.003     1.168    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[4]/C
                         clock pessimism             -0.129     1.039    
    SLICE_X68Y174        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.095    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.064ns (37.647%)  route 0.106ns (62.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.832ns (routing 0.211ns, distribution 0.621ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.243ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.832     0.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X67Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y166        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.998 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]/Q
                         net (fo=6, routed)           0.090     1.088    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_1_in1_in
    SLICE_X66Y166        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.016     1.104 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[1]_i_1__6/O
                         net (fo=1, routed)           0.016     1.120    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[1]_i_1__6_n_341
    SLICE_X66Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.984     1.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X66Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[1]/C
                         clock pessimism             -0.129     1.020    
    SLICE_X66Y166        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.076    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      0.834ns (routing 0.211ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.243ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.834     0.952    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X67Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y167        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.001 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]/Q
                         net (fo=4, routed)           0.070     1.071    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in23_in
    SLICE_X67Y168        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.015     1.086 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[23]_i_1__0/O
                         net (fo=1, routed)           0.016     1.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[23]_i_1__0_n_341
    SLICE_X67Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.000     1.165    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X67Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[23]/C
                         clock pessimism             -0.164     1.001    
    SLICE_X67Y168        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.057    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i__0[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X13Y72       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X15Y70       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X67Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X69Y175        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.191       0.691      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.270       0.735      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o
  To Clock:  txoutclk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y55  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y54  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[0]
  To Clock:  txoutclk_o[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.294ns (22.897%)  route 0.990ns (77.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 5.359 - 4.000 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.181ns (routing 0.109ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.093ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.181     1.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.696 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X61Y131        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.520     2.862    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.030     5.359    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.153     5.512    
                         clock uncertainty           -0.035     5.477    
    SLICE_X61Y133        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.294ns (22.897%)  route 0.990ns (77.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 5.359 - 4.000 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.181ns (routing 0.109ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.093ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.181     1.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.696 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X61Y131        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.520     2.862    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.030     5.359    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.153     5.512    
                         clock uncertainty           -0.035     5.477    
    SLICE_X61Y133        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.294ns (22.897%)  route 0.990ns (77.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 5.359 - 4.000 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.181ns (routing 0.109ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.093ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.181     1.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.696 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X61Y131        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.520     2.862    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.030     5.359    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.153     5.512    
                         clock uncertainty           -0.035     5.477    
    SLICE_X61Y133        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     5.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.294ns (24.079%)  route 0.927ns (75.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 5.360 - 4.000 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.181ns (routing 0.109ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.093ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.181     1.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.696 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X61Y131        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.457     2.799    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.031     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.153     5.513    
                         clock uncertainty           -0.035     5.478    
    SLICE_X61Y132        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     5.431    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.294ns (24.079%)  route 0.927ns (75.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 5.360 - 4.000 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.181ns (routing 0.109ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.093ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.181     1.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.696 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X61Y131        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.457     2.799    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.031     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.153     5.513    
                         clock uncertainty           -0.035     5.478    
    SLICE_X61Y132        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     5.431    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.294ns (24.079%)  route 0.927ns (75.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 5.360 - 4.000 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.181ns (routing 0.109ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.093ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.181     1.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.696 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X61Y131        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.457     2.799    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.031     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.153     5.513    
                         clock uncertainty           -0.035     5.478    
    SLICE_X61Y132        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     5.431    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.294ns (24.079%)  route 0.927ns (75.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 5.360 - 4.000 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.181ns (routing 0.109ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.093ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.181     1.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.696 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X61Y131        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.457     2.799    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.031     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.153     5.513    
                         clock uncertainty           -0.035     5.478    
    SLICE_X61Y132        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     5.431    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.294ns (25.477%)  route 0.860ns (74.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 5.360 - 4.000 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.181ns (routing 0.109ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.093ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.181     1.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.696 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X61Y131        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.390     2.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.031     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.153     5.513    
                         clock uncertainty           -0.035     5.478    
    SLICE_X61Y133        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     5.431    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.294ns (25.477%)  route 0.860ns (74.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 5.360 - 4.000 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.181ns (routing 0.109ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.093ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.181     1.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.696 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X61Y131        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.390     2.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.031     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.153     5.513    
                         clock uncertainty           -0.035     5.478    
    SLICE_X61Y133        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     5.431    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.294ns (25.477%)  route 0.860ns (74.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 5.360 - 4.000 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.181ns (routing 0.109ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.093ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.181     1.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.696 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X61Y131        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.390     2.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.031     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.153     5.513    
                         clock uncertainty           -0.035     5.478    
    SLICE_X61Y133        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     5.431    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                  2.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.064ns (52.459%)  route 0.058ns (47.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.548ns (routing 0.059ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.075ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.548     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.714 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.042     0.756    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X61Y131        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     0.772 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.016     0.788    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[0]
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.647     0.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.142     0.670    
    SLICE_X61Y131        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.548ns (routing 0.059ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.648ns (routing 0.075ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.548     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.715 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.764    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.796 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.806    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.648     0.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.142     0.671    
    SLICE_X61Y133        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.547ns (routing 0.059ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.075ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.547     0.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y133        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.714 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     0.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.799 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.646     0.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.142     0.669    
    SLICE_X61Y133        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.548ns (routing 0.059ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.075ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.548     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.715 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     0.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.800 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.810    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[5]
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.647     0.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.142     0.670    
    SLICE_X61Y132        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.548ns (routing 0.059ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.648ns (routing 0.075ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.548     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y133        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.715 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     0.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.800 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.648     0.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.142     0.671    
    SLICE_X61Y133        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.549ns (routing 0.059ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.075ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.549     0.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.716 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.769    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.801 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.814    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[2]
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.649     0.814    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.142     0.672    
    SLICE_X61Y132        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.548ns (routing 0.059ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.648ns (routing 0.075ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.548     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y133        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.715 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     0.769    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.801 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.815    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.648     0.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.142     0.671    
    SLICE_X61Y133        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.549ns (routing 0.059ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.075ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.549     0.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.716 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     0.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.802 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[4]
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.649     0.814    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.142     0.672    
    SLICE_X61Y132        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.547ns (routing 0.059ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.075ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.547     0.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y133        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.714 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.057     0.771    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.804 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.814    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.646     0.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.142     0.669    
    SLICE_X61Y133        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.548ns (routing 0.059ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.075ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.548     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.715 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.057     0.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.805 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.815    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[6]
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.647     0.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X61Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.142     0.670    
    SLICE_X61Y132        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X61Y131       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X61Y132       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X61Y132       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y131       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y131       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y131       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X61Y133       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.203       0.313      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.133       0.387      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i[0]
  To Clock:  txusrclk2_i[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.479ns (22.712%)  route 1.630ns (77.288%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 5.146 - 4.000 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.109ns, distribution 0.828ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.093ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.937     1.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.450 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.687     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X95Y124        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.491     2.761    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X90Y124        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     2.802 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_2/O
                         net (fo=1, routed)           0.426     3.228    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_2_n_341
    SLICE_X95Y124        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.417 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_1/O
                         net (fo=1, routed)           0.026     3.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[38]
    SLICE_X95Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.817     5.146    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/C
                         clock pessimism              0.092     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X95Y124        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                          5.263    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.586ns (28.391%)  route 1.478ns (71.609%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 5.146 - 4.000 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.938ns (routing 0.109ns, distribution 0.829ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.093ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.938     1.335    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y126        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.452 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.633     2.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X90Y126        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     2.234 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.516     2.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X91Y126        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     2.939 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_2/O
                         net (fo=1, routed)           0.306     3.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_2_n_341
    SLICE_X92Y123        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.376 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_1/O
                         net (fo=1, routed)           0.023     3.399    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[35]
    SLICE_X92Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.817     5.146    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                         clock pessimism              0.092     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X92Y123        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]
  -------------------------------------------------------------------
                         required time                          5.262    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.360ns (17.459%)  route 1.702ns (82.541%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 5.146 - 4.000 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.109ns, distribution 0.828ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.093ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.937     1.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.450 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.687     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X95Y124        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.628     2.898    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X90Y123        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     2.938 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_2/O
                         net (fo=1, routed)           0.361     3.299    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_2_n_341
    SLICE_X95Y123        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     3.370 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_1/O
                         net (fo=1, routed)           0.026     3.396    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[12]
    SLICE_X95Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.817     5.146    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/C
                         clock pessimism              0.092     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X95Y123        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                          5.263    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.480ns (23.380%)  route 1.573ns (76.620%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 5.148 - 4.000 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.109ns, distribution 0.828ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.093ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.937     1.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.450 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.687     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X95Y124        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.489     2.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X90Y124        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.116     2.875 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2/O
                         net (fo=1, routed)           0.370     3.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2_n_341
    SLICE_X95Y125        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.360 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_1/O
                         net (fo=1, routed)           0.027     3.387    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[36]
    SLICE_X95Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.819     5.148    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                         clock pessimism              0.092     5.240    
                         clock uncertainty           -0.035     5.205    
    SLICE_X95Y125        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.496ns (24.219%)  route 1.552ns (75.781%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 5.148 - 4.000 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.109ns, distribution 0.828ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.093ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.937     1.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.450 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.687     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X95Y124        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.490     2.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X90Y124        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     2.876 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_2/O
                         net (fo=1, routed)           0.352     3.228    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_2_n_341
    SLICE_X95Y124        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.359 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_1/O
                         net (fo=1, routed)           0.023     3.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[34]
    SLICE_X95Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.819     5.148    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/C
                         clock pessimism              0.092     5.240    
                         clock uncertainty           -0.035     5.205    
    SLICE_X95Y124        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.569ns (27.988%)  route 1.464ns (72.012%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 5.152 - 4.000 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.109ns, distribution 0.828ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.093ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.937     1.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.450 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.687     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X95Y124        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.522     2.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X91Y123        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     2.980 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[10]_i_2/O
                         net (fo=1, routed)           0.232     3.212    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[10]_i_2_n_341
    SLICE_X94Y123        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     3.344 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[10]_i_1/O
                         net (fo=1, routed)           0.023     3.367    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[10]
    SLICE_X94Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.823     5.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/C
                         clock pessimism              0.092     5.244    
                         clock uncertainty           -0.035     5.209    
    SLICE_X94Y123        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     5.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                          5.268    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.558ns (27.515%)  route 1.470ns (72.485%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 5.151 - 4.000 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.938ns (routing 0.109ns, distribution 0.829ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.093ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.938     1.335    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y126        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.452 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.633     2.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X90Y126        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     2.234 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.603     2.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y122        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.010 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2/O
                         net (fo=1, routed)           0.211     3.221    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2_n_341
    SLICE_X94Y122        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     3.340 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_1/O
                         net (fo=1, routed)           0.023     3.363    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[6]
    SLICE_X94Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.822     5.151    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
                         clock pessimism              0.092     5.243    
                         clock uncertainty           -0.035     5.208    
    SLICE_X94Y122        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     5.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                          5.267    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.530ns (26.474%)  route 1.472ns (73.526%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.938ns (routing 0.109ns, distribution 0.829ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.093ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.938     1.335    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y126        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.452 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.633     2.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X90Y126        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     2.234 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.508     2.742    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X91Y122        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     2.874 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_2/O
                         net (fo=1, routed)           0.304     3.178    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_2_n_341
    SLICE_X95Y121        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_1/O
                         net (fo=1, routed)           0.027     3.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[14]
    SLICE_X95Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.820     5.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
                         clock pessimism              0.092     5.241    
                         clock uncertainty           -0.035     5.206    
    SLICE_X95Y121        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                          5.265    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.542ns (27.360%)  route 1.439ns (72.640%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 5.150 - 4.000 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.109ns, distribution 0.828ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.093ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.937     1.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.450 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.687     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X95Y124        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.488     2.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X91Y123        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.115     2.873 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_2/O
                         net (fo=1, routed)           0.241     3.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_2_n_341
    SLICE_X94Y123        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     3.292 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_1/O
                         net (fo=1, routed)           0.023     3.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[16]
    SLICE_X94Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.821     5.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
                         clock pessimism              0.092     5.242    
                         clock uncertainty           -0.035     5.207    
    SLICE_X94Y123        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     5.266    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                          5.266    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.330ns (16.726%)  route 1.643ns (83.274%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 5.148 - 4.000 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.109ns, distribution 0.828ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.093ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.937     1.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.450 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.687     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X95Y124        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.626     2.896    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X90Y123        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     2.936 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_2/O
                         net (fo=1, routed)           0.304     3.240    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_2_n_341
    SLICE_X95Y124        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     3.281 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_1/O
                         net (fo=1, routed)           0.026     3.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[30]
    SLICE_X95Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.819     5.148    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/C
                         clock pessimism              0.092     5.240    
                         clock uncertainty           -0.035     5.205    
    SLICE_X95Y124        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]
  -------------------------------------------------------------------
                         required time                          5.263    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                  1.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXDATA[29]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.423ns (routing 0.075ns, distribution 0.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X96Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y125        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/Q
                         net (fo=1, routed)           0.137     0.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txdata_gen[35]
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.423     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.069     0.519    
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[29])
                                                      0.168     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXDATA[16]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.411ns (routing 0.059ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.423ns (routing 0.075ns, distribution 0.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.411     0.529    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X96Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]/Q
                         net (fo=1, routed)           0.147     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txdata_gen[20]
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXDATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.423     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.069     0.519    
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[16])
                                                      0.171     0.690    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.078ns (45.882%)  route 0.092ns (54.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.414ns (routing 0.059ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.075ns, distribution 0.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.414     0.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X91Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.580 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]/Q
                         net (fo=1, routed)           0.077     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[3]
    SLICE_X93Y123        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.030     0.687 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_1/O
                         net (fo=1, routed)           0.015     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[3]
    SLICE_X93Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.514     0.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
                         clock pessimism             -0.069     0.610    
    SLICE_X93Y123        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.420ns (routing 0.059ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.075ns, distribution 0.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.420     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X95Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y120        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[14]/Q
                         net (fo=1, routed)           0.067     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_2[2]
    SLICE_X95Y121        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     0.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_1/O
                         net (fo=1, routed)           0.016     0.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[14]
    SLICE_X95Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.516     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
                         clock pessimism             -0.090     0.591    
    SLICE_X95Y121        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.063ns (43.151%)  route 0.083ns (56.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.075ns, distribution 0.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X94Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y121        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[10]/Q
                         net (fo=1, routed)           0.071     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_2[0]
    SLICE_X94Y123        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     0.674 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[10]_i_1/O
                         net (fo=1, routed)           0.012     0.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[10]
    SLICE_X94Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.514     0.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/C
                         clock pessimism             -0.090     0.589    
    SLICE_X94Y123        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.515ns (routing 0.075ns, distribution 0.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X95Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y122        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[31]/Q
                         net (fo=1, routed)           0.071     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[25]
    SLICE_X95Y124        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     0.674 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_1/O
                         net (fo=1, routed)           0.016     0.690    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[31]
    SLICE_X95Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.515     0.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/C
                         clock pessimism             -0.090     0.590    
    SLICE_X95Y124        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXDATA[14]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.423ns (routing 0.075ns, distribution 0.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X96Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y123        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.576 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/Q
                         net (fo=1, routed)           0.137     0.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txdata_gen[16]
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.423     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.069     0.519    
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                      0.150     0.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.064ns (42.953%)  route 0.085ns (57.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y125        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.589 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/Q
                         net (fo=1, routed)           0.069     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[36]
    SLICE_X96Y125        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     0.673 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[36]_i_1/O
                         net (fo=1, routed)           0.016     0.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[36]_i_1_n_341
    SLICE_X96Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.492     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X96Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/C
                         clock pessimism             -0.069     0.588    
    SLICE_X96Y125        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXDATA[13]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.049ns (24.747%)  route 0.149ns (75.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.423ns (routing 0.075ns, distribution 0.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.412     0.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X96Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.579 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/Q
                         net (fo=1, routed)           0.149     0.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txdata_gen[15]
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.423     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.069     0.519    
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[13])
                                                      0.164     0.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXDATA[23]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.423ns (routing 0.075ns, distribution 0.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X96Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y124        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/Q
                         net (fo=1, routed)           0.171     0.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txdata_gen[27]
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.423     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.069     0.519    
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[23])
                                                      0.184     0.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X94Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X96Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X96Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X96Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X96Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X96Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[1]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y123       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y121       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.155       0.420      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.097       0.817      GTHE3_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_1
  To Clock:  txoutclk_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y53  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y52  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[1]
  To Clock:  txoutclk_o[1]

Setup :            0  Failing Endpoints,  Worst Slack        2.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.667ns (47.071%)  route 0.750ns (52.929%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X81Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.685     2.136    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X79Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.515 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X79Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     2.716 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.092     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X79Y135        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     5.248    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.248    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.293ns (22.608%)  route 1.003ns (77.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X81Y134        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     1.454 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.332     1.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X81Y134        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     1.962 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.671     2.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.092     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X79Y135        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     5.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.142    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.293ns (22.608%)  route 1.003ns (77.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X81Y134        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     1.454 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.332     1.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X81Y134        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     1.962 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.671     2.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.092     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X79Y135        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     5.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.142    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.293ns (22.608%)  route 1.003ns (77.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X81Y134        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     1.454 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.332     1.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X81Y134        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     1.962 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.671     2.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.092     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X79Y135        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     5.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.142    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.631ns (45.592%)  route 0.753ns (54.408%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 5.133 - 4.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X81Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.685     2.136    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X79Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.515 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X79Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     2.680 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     2.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.804     5.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.092     5.225    
                         clock uncertainty           -0.035     5.190    
    SLICE_X79Y135        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.249    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.249    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.634ns (45.876%)  route 0.748ns (54.124%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X81Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.685     2.136    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X79Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.515 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X79Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     2.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.036     2.719    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.092     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X79Y135        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     5.249    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.249    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.626ns (45.395%)  route 0.753ns (54.605%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 5.133 - 4.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X81Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.685     2.136    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X79Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.515 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X79Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.675 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.041     2.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.804     5.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.092     5.225    
                         clock uncertainty           -0.035     5.190    
    SLICE_X79Y135        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     5.248    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.248    
                         arrival time                          -2.716    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.629ns (45.580%)  route 0.751ns (54.420%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X81Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.685     2.136    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X79Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.515 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X79Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136     2.678 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.039     2.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[15]
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.092     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X79Y135        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     5.249    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.249    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.293ns (23.706%)  route 0.943ns (76.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 5.133 - 4.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X81Y134        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     1.454 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.332     1.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X81Y134        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     1.962 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.611     2.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.804     5.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.092     5.225    
                         clock uncertainty           -0.035     5.190    
    SLICE_X79Y135        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     5.143    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.293ns (23.706%)  route 0.943ns (76.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 5.133 - 4.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X81Y134        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     1.454 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.332     1.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X81Y134        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     1.962 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.611     2.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.804     5.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.092     5.225    
                         clock uncertainty           -0.035     5.190    
    SLICE_X79Y135        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     5.143    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                  2.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.414ns (routing 0.059ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.075ns, distribution 0.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.414     0.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X81Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.580 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.040     0.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X81Y134        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     0.636 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.016     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[0]
    SLICE_X81Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.497     0.662    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X81Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.126     0.536    
    SLICE_X81Y134        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.592    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.411ns (routing 0.059ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.075ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.411     0.529    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X79Y135        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.494     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.125     0.534    
    SLICE_X79Y135        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.075ns, distribution 0.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     0.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X79Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.662 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[5]
    SLICE_X79Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.493     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.126     0.532    
    SLICE_X79Y134        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     0.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X79Y135        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.662 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.125     0.532    
    SLICE_X79Y135        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.411ns (routing 0.059ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.075ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.411     0.529    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y135        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X79Y135        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.494     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.125     0.534    
    SLICE_X79Y135        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.411ns (routing 0.059ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.075ns, distribution 0.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.411     0.529    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X79Y134        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[2]
    SLICE_X79Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.495     0.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.126     0.534    
    SLICE_X79Y134        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.411ns (routing 0.059ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.075ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.411     0.529    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     0.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X79Y135        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.494     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.125     0.534    
    SLICE_X79Y135        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.411ns (routing 0.059ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.075ns, distribution 0.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.411     0.529    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     0.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X79Y134        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[4]
    SLICE_X79Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.495     0.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.126     0.534    
    SLICE_X79Y134        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.075ns, distribution 0.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.057     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X79Y134        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.667 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[6]
    SLICE_X79Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.493     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.126     0.532    
    SLICE_X79Y134        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.057     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X79Y135        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.667 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y53        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.125     0.532    
    SLICE_X79Y135        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[1]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X81Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X79Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X79Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X81Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X81Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X81Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X81Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X81Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X79Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.182       0.334      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.117       0.403      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i__0[1]
  To Clock:  txusrclk2_i__0[1]

Setup :            0  Failing Endpoints,  Worst Slack        1.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.568ns (21.466%)  route 2.078ns (78.534%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 5.133 - 4.000 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.917ns (routing 0.109ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.917     1.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.429 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.991     2.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X86Y133        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.150     2.570 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.614     3.184    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X88Y133        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     3.356 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[10]_i_2/O
                         net (fo=1, routed)           0.450     3.806    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[10]_i_2_n_341
    SLICE_X87Y134        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.937 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[10]_i_1/O
                         net (fo=1, routed)           0.023     3.960    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[10]
    SLICE_X87Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.804     5.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/C
                         clock pessimism              0.092     5.225    
                         clock uncertainty           -0.035     5.190    
    SLICE_X87Y134        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.249    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                          5.249    
                         arrival time                          -3.960    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.421ns (15.869%)  route 2.232ns (84.131%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 5.140 - 4.000 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.917ns (routing 0.109ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.093ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.917     1.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.429 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.991     2.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X86Y133        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.150     2.570 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.660     3.230    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X90Y132        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     3.346 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_2/O
                         net (fo=1, routed)           0.558     3.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_2_n_341
    SLICE_X86Y136        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     3.944 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_1/O
                         net (fo=1, routed)           0.023     3.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[14]
    SLICE_X86Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.811     5.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
                         clock pessimism              0.092     5.232    
                         clock uncertainty           -0.035     5.197    
    SLICE_X86Y136        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.256    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                          5.256    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.421ns (16.205%)  route 2.177ns (83.795%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 5.138 - 4.000 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.917ns (routing 0.109ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.093ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.917     1.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.429 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.991     2.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X86Y133        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.150     2.570 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.611     3.181    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X90Y133        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.116     3.297 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_2/O
                         net (fo=1, routed)           0.549     3.846    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_2_n_341
    SLICE_X86Y136        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     3.886 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_1/O
                         net (fo=1, routed)           0.026     3.912    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[34]
    SLICE_X86Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.809     5.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/C
                         clock pessimism              0.092     5.230    
                         clock uncertainty           -0.035     5.195    
    SLICE_X86Y136        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]
  -------------------------------------------------------------------
                         required time                          5.255    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.452ns (17.594%)  route 2.117ns (82.406%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 5.130 - 4.000 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.917ns (routing 0.109ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.917     1.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.429 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.991     2.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X86Y133        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.150     2.570 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.589     3.159    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X88Y131        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.115     3.274 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_2/O
                         net (fo=1, routed)           0.515     3.789    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_2_n_341
    SLICE_X87Y134        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.861 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_1/O
                         net (fo=1, routed)           0.022     3.883    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[18]
    SLICE_X87Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.801     5.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/C
                         clock pessimism              0.092     5.222    
                         clock uncertainty           -0.035     5.187    
    SLICE_X87Y134        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.246    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.566ns (22.767%)  route 1.920ns (77.232%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.917ns (routing 0.109ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.917     1.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.429 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.991     2.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X86Y133        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.150     2.570 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.612     3.182    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X90Y133        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     3.298 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_2/O
                         net (fo=1, routed)           0.295     3.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_2_n_341
    SLICE_X88Y135        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     3.778 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_1/O
                         net (fo=1, routed)           0.022     3.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[32]
    SLICE_X88Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/C
                         clock pessimism              0.092     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X88Y135        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.248    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]
  -------------------------------------------------------------------
                         required time                          5.248    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.575ns (23.167%)  route 1.907ns (76.833%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 5.146 - 4.000 ) 
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.934ns (routing 0.109ns, distribution 0.825ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.093ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.934     1.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y137        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.445 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.620     2.065    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X88Y130        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.714     2.984    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X86Y133        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.169 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2/O
                         net (fo=1, routed)           0.547     3.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2_n_341
    SLICE_X89Y136        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     3.787 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_1/O
                         net (fo=1, routed)           0.026     3.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[27]
    SLICE_X89Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.817     5.146    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
                         clock pessimism              0.092     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X89Y136        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                          5.261    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.523ns (21.097%)  route 1.956ns (78.903%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 5.145 - 4.000 ) 
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.934ns (routing 0.109ns, distribution 0.825ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.934     1.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y137        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.445 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.620     2.065    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X88Y130        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.720     2.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X85Y133        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     3.122 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_2/O
                         net (fo=1, routed)           0.594     3.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_2_n_341
    SLICE_X89Y134        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.788 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_1/O
                         net (fo=1, routed)           0.022     3.810    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[37]
    SLICE_X89Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.816     5.145    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/C
                         clock pessimism              0.092     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X89Y134        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]
  -------------------------------------------------------------------
                         required time                          5.261    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.610ns (24.676%)  route 1.862ns (75.324%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 5.145 - 4.000 ) 
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.934ns (routing 0.109ns, distribution 0.825ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.934     1.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y137        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.445 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.620     2.065    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X88Y130        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.697     2.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X86Y134        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     3.083 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2/O
                         net (fo=1, routed)           0.518     3.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2_n_341
    SLICE_X90Y136        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.776 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_1/O
                         net (fo=1, routed)           0.027     3.803    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[28]
    SLICE_X90Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.816     5.145    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
                         clock pessimism              0.092     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X90Y136        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]
  -------------------------------------------------------------------
                         required time                          5.261    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.521ns (21.102%)  route 1.948ns (78.898%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 5.139 - 4.000 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.917ns (routing 0.109ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.093ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.917     1.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.429 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.991     2.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X86Y133        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.150     2.570 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.528     3.098    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X88Y133        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     3.283 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_2/O
                         net (fo=1, routed)           0.403     3.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_2_n_341
    SLICE_X86Y135        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     3.757 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_1/O
                         net (fo=1, routed)           0.026     3.783    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[38]
    SLICE_X86Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.810     5.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/C
                         clock pessimism              0.092     5.231    
                         clock uncertainty           -0.035     5.196    
    SLICE_X86Y135        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.256    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                          5.256    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.563ns (23.083%)  route 1.876ns (76.917%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 5.131 - 4.000 ) 
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.934ns (routing 0.109ns, distribution 0.825ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.093ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.934     1.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y137        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.445 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.620     2.065    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X88Y130        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.716     2.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X86Y133        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     3.160 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[29]_i_2/O
                         net (fo=1, routed)           0.513     3.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[29]_i_2_n_341
    SLICE_X89Y137        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[29]_i_1/O
                         net (fo=1, routed)           0.027     3.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[29]
    SLICE_X89Y137        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.802     5.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y137        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]/C
                         clock pessimism              0.092     5.223    
                         clock uncertainty           -0.035     5.188    
    SLICE_X89Y137        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.248    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]
  -------------------------------------------------------------------
                         required time                          5.248    
                         arrival time                          -3.770    
  -------------------------------------------------------------------
                         slack                                  1.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.416ns (routing 0.059ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.075ns, distribution 0.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.416     0.534    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X89Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.583 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[39]/Q
                         net (fo=1, routed)           0.071     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[29]
    SLICE_X89Y134        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[39]_i_1/O
                         net (fo=1, routed)           0.015     0.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[39]
    SLICE_X89Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.506     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/C
                         clock pessimism             -0.090     0.581    
    SLICE_X89Y134        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.064ns (40.506%)  route 0.094ns (59.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.507ns (routing 0.075ns, distribution 0.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/tx_clk_i
    SLICE_X90Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/Q
                         net (fo=41, routed)          0.082     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/forward_i
    SLICE_X90Y136        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.015     0.674 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[9]_i_1/O
                         net (fo=1, routed)           0.012     0.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[9]_i_1_n_341
    SLICE_X90Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.507     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X90Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[9]/C
                         clock pessimism             -0.090     0.582    
    SLICE_X90Y136        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.064ns (43.836%)  route 0.082ns (56.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.407     0.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X88Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y136        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[32]/Q
                         net (fo=1, routed)           0.070     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_2[6]
    SLICE_X88Y135        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.015     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_1/O
                         net (fo=1, routed)           0.012     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[32]
    SLICE_X88Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.492     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/C
                         clock pessimism             -0.091     0.566    
    SLICE_X88Y135        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.075ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X86Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[14]/Q
                         net (fo=1, routed)           0.033     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_2[2]
    SLICE_X86Y136        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.655 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_1/O
                         net (fo=1, routed)           0.012     0.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[14]
    SLICE_X86Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.496     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
                         clock pessimism             -0.101     0.560    
    SLICE_X86Y136        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.420ns (routing 0.059ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.420     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/tx_clk_i
    SLICE_X90Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/Q
                         net (fo=19, routed)          0.037     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg_n_341_[0]
    SLICE_X90Y131        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     0.639 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs[0]_i_1__0/O
                         net (fo=1, routed)           0.012     0.651    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs[0]_i_1__0_n_341
    SLICE_X90Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.513     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/tx_clk_i
    SLICE_X90Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
                         clock pessimism             -0.135     0.543    
    SLICE_X90Y131        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.075ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.406     0.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X87Y137        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/Q
                         net (fo=4, routed)           0.035     0.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg_n_341_[0]
    SLICE_X87Y137        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.623 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[0]_i_1/O
                         net (fo=1, routed)           0.015     0.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[0]_i_1_n_341
    SLICE_X87Y137        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.486     0.651    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X87Y137        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                         clock pessimism             -0.122     0.529    
    SLICE_X87Y137        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.063ns (44.056%)  route 0.080ns (55.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.075ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.576 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/Q
                         net (fo=1, routed)           0.068     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[36]
    SLICE_X86Y137        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[36]_i_1/O
                         net (fo=1, routed)           0.012     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[36]_i_1_n_341
    SLICE_X86Y137        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.487     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X86Y137        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/C
                         clock pessimism             -0.091     0.561    
    SLICE_X86Y137        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.063ns (33.333%)  route 0.126ns (66.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.075ns, distribution 0.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.407     0.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X88Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y136        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[24]/Q
                         net (fo=1, routed)           0.112     0.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[19]
    SLICE_X90Y135        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     0.700 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[24]_i_1/O
                         net (fo=1, routed)           0.014     0.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[24]
    SLICE_X90Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.508     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[24]/C
                         clock pessimism             -0.069     0.604    
    SLICE_X90Y135        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.101ns (66.013%)  route 0.052ns (33.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.415ns (routing 0.059ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.075ns, distribution 0.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.415     0.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y136        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.581 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]/Q
                         net (fo=1, routed)           0.037     0.618    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[22]
    SLICE_X90Y136        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.053     0.671 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[22]_i_1/O
                         net (fo=1, routed)           0.015     0.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[22]_i_1_n_341
    SLICE_X90Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.510     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X90Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[22]/C
                         clock pessimism             -0.099     0.576    
    SLICE_X90Y136        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.094ns (63.513%)  route 0.054ns (36.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.408ns (routing 0.059ns, distribution 0.349ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.075ns, distribution 0.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.408     0.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X85Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.575 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[11]/Q
                         net (fo=9, routed)           0.039     0.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/p_1_in12_in
    SLICE_X85Y135        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.045     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[9]_i_2/O
                         net (fo=1, routed)           0.015     0.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[9]_i_2_n_341
    SLICE_X85Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.495     0.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X85Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]/C
                         clock pessimism             -0.100     0.560    
    SLICE_X85Y135        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i__0[1]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X91Y139       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X91Y139       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X91Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X91Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X91Y137       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X86Y137       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X91Y137       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X91Y137       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X89Y138       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X91Y139       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X91Y139       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X91Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X91Y135       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X86Y137       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X89Y138       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X86Y137       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X89Y138       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[25]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X91Y137       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X91Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X89Y138       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X91Y137       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X91Y137       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[23]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X91Y137       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[24]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X89Y138       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[26]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X89Y138       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.173       0.402      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.108       0.806      GTHE3_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_2
  To Clock:  txoutclk_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y71  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y65  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[2]
  To Clock:  txoutclk_o[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.670ns (49.520%)  route 0.683ns (50.480%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 5.324 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.093ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y161        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.618     2.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X62Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.666 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X62Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     2.867 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.905    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.995     5.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.151     5.475    
                         clock uncertainty           -0.035     5.440    
    SLICE_X62Y162        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     5.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.499    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.634ns (48.030%)  route 0.686ns (51.970%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 5.325 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.093ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y161        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.618     2.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X62Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.666 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X62Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     2.831 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     2.872    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.996     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.151     5.476    
                         clock uncertainty           -0.035     5.441    
    SLICE_X62Y162        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.637ns (48.331%)  route 0.681ns (51.669%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 5.324 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.093ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y161        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.618     2.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X62Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.666 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X62Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     2.834 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.036     2.870    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.995     5.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.151     5.475    
                         clock uncertainty           -0.035     5.440    
    SLICE_X62Y162        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     5.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -2.870    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.629ns (47.833%)  route 0.686ns (52.167%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 5.325 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.093ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y161        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.618     2.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X62Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.666 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X62Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.826 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.041     2.867    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.996     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.151     5.476    
                         clock uncertainty           -0.035     5.441    
    SLICE_X62Y162        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     5.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.499    
                         arrival time                          -2.867    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.632ns (48.024%)  route 0.684ns (51.976%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 5.324 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.093ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y161        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.618     2.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X62Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.666 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X62Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136     2.829 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.039     2.868    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[15]
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.995     5.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.151     5.475    
                         clock uncertainty           -0.035     5.440    
    SLICE_X62Y162        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     5.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.595ns (46.594%)  route 0.682ns (53.406%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 5.325 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.093ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y161        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.618     2.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X62Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.666 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X62Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     2.792 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.037     2.829    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.996     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.151     5.476    
                         clock uncertainty           -0.035     5.441    
    SLICE_X62Y162        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     5.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.585ns (45.954%)  route 0.688ns (54.046%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 5.325 - 4.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.109ns, distribution 1.046ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.093ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.155     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y161        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.618     2.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X62Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.666 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X62Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     2.782 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.043     2.825    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[11]
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.996     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.151     5.476    
                         clock uncertainty           -0.035     5.441    
    SLICE_X62Y162        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.248ns (24.338%)  route 0.771ns (75.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 5.325 - 4.000 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.136ns (routing 0.109ns, distribution 1.027ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.093ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.136     1.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.649 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.415     2.064    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y160        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     2.196 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.356     2.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.996     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.151     5.476    
                         clock uncertainty           -0.035     5.441    
    SLICE_X62Y162        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     5.394    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.248ns (24.338%)  route 0.771ns (75.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 5.325 - 4.000 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.136ns (routing 0.109ns, distribution 1.027ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.093ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.136     1.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.649 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.415     2.064    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y160        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     2.196 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.356     2.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.996     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.151     5.476    
                         clock uncertainty           -0.035     5.441    
    SLICE_X62Y162        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     5.394    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.248ns (24.338%)  route 0.771ns (75.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 5.325 - 4.000 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.136ns (routing 0.109ns, distribution 1.027ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.093ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.136     1.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.649 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.415     2.064    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X63Y160        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     2.196 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.356     2.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.996     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.151     5.476    
                         clock uncertainty           -0.035     5.441    
    SLICE_X62Y162        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     5.394    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                  2.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.528ns (routing 0.059ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.628ns (routing 0.075ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.528     0.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y161        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.695 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.036     0.731    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X63Y161        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     0.769 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.011     0.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[0]
    SLICE_X63Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.628     0.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.142     0.651    
    SLICE_X63Y161        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     0.707    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.526ns (routing 0.059ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.622ns (routing 0.075ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.526     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.693 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.742    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X62Y162        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.774 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.622     0.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.138     0.649    
    SLICE_X62Y162        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.705    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.525ns (routing 0.059ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.620ns (routing 0.075ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.525     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     0.745    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X62Y162        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.777 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.620     0.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.138     0.647    
    SLICE_X62Y162        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.523ns (routing 0.059ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.620ns (routing 0.075ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.523     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.690 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.096     0.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X63Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.620     0.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X63Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.139     0.646    
    SLICE_X63Y160        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.528ns (routing 0.059ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.627ns (routing 0.075ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.528     0.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y161        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     0.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X62Y161        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.780 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[5]
    SLICE_X62Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.627     0.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.142     0.650    
    SLICE_X62Y161        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.526ns (routing 0.059ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.622ns (routing 0.075ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.526     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.693 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     0.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X62Y162        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.778 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.791    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.622     0.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.138     0.649    
    SLICE_X62Y162        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.705    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.529ns (routing 0.059ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.629ns (routing 0.075ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.529     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y161        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.696 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X62Y161        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.781 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[2]
    SLICE_X62Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.629     0.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.142     0.652    
    SLICE_X62Y161        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.708    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.526ns (routing 0.059ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.622ns (routing 0.075ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.526     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.693 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     0.747    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X62Y162        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.779 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.622     0.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.138     0.649    
    SLICE_X62Y162        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.705    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.529ns (routing 0.059ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.629ns (routing 0.075ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.529     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y161        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.696 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     0.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X62Y161        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.782 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.796    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[4]
    SLICE_X62Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.629     0.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.142     0.652    
    SLICE_X62Y161        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.708    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.525ns (routing 0.059ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.620ns (routing 0.075ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.525     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.057     0.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X62Y162        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.782 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.620     0.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X62Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.138     0.647    
    SLICE_X62Y162        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[2]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X63Y161        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y161        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X62Y161        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y161        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Slow    FDSE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y160        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y160        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y160        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y160        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y161        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X63Y161        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X62Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.188       0.328      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.125       0.395      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i[2]
  To Clock:  txusrclk2_i[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.624ns (28.095%)  route 1.597ns (71.905%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 5.124 - 4.000 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.109ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.795ns (routing 0.093ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.905     1.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.416 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.678     2.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X96Y148        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.299 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.523     2.822    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y151        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     2.954 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2/O
                         net (fo=1, routed)           0.367     3.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2_n_341
    SLICE_X97Y150        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     3.494 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_1/O
                         net (fo=1, routed)           0.029     3.523    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[21]
    SLICE_X97Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.795     5.124    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/C
                         clock pessimism              0.092     5.216    
                         clock uncertainty           -0.035     5.181    
    SLICE_X97Y150        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.240    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.619ns (28.697%)  route 1.538ns (71.303%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 5.122 - 4.000 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.109ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.093ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.905     1.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.416 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.678     2.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X96Y148        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.299 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.519     2.818    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y152        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     2.933 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2/O
                         net (fo=1, routed)           0.319     3.252    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2_n_341
    SLICE_X97Y150        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     3.437 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_1/O
                         net (fo=1, routed)           0.022     3.459    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[27]
    SLICE_X97Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.793     5.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
                         clock pessimism              0.092     5.214    
                         clock uncertainty           -0.035     5.179    
    SLICE_X97Y150        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.238    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.505ns (23.304%)  route 1.662ns (76.696%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.109ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.905     1.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.416 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.678     2.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X96Y148        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.299 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.527     2.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y152        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     2.942 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_2/O
                         net (fo=1, routed)           0.430     3.372    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_2_n_341
    SLICE_X99Y149        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.442 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_1/O
                         net (fo=1, routed)           0.027     3.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[13]
    SLICE_X99Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X99Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/C
                         clock pessimism              0.092     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X99Y149        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.249    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                          5.249    
                         arrival time                          -3.469    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.490ns (23.124%)  route 1.629ns (76.876%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.109ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.905     1.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.416 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.678     2.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X96Y148        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.299 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.522     2.821    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     2.952 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_2/O
                         net (fo=1, routed)           0.403     3.355    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_2_n_341
    SLICE_X99Y149        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     3.395 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_1/O
                         net (fo=1, routed)           0.026     3.421    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[25]
    SLICE_X99Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X99Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/C
                         clock pessimism              0.092     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X99Y149        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.249    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]
  -------------------------------------------------------------------
                         required time                          5.249    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.403ns (19.620%)  route 1.651ns (80.380%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 5.121 - 4.000 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.109ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.093ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.905     1.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.416 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.678     2.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X96Y148        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.299 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.515     2.814    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y151        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     2.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[7]_i_2/O
                         net (fo=1, routed)           0.431     3.286    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[7]_i_2_n_341
    SLICE_X100Y149       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043     3.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[7]_i_1/O
                         net (fo=1, routed)           0.027     3.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[7]
    SLICE_X100Y149       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.792     5.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X100Y149       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/C
                         clock pessimism              0.092     5.213    
                         clock uncertainty           -0.035     5.178    
    SLICE_X100Y149       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.237    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                          5.237    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.504ns (24.779%)  route 1.530ns (75.221%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 5.123 - 4.000 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.109ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.093ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.905     1.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.416 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.678     2.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X96Y148        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.299 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.485     2.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     2.899 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_2/O
                         net (fo=1, routed)           0.340     3.239    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_2_n_341
    SLICE_X95Y152        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.309 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_1/O
                         net (fo=1, routed)           0.027     3.336    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[37]
    SLICE_X95Y152        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.794     5.123    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y152        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/C
                         clock pessimism              0.092     5.215    
                         clock uncertainty           -0.035     5.180    
    SLICE_X95Y152        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.240    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.550ns (26.987%)  route 1.488ns (73.013%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 5.134 - 4.000 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.109ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.905     1.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.416 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.678     2.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X96Y148        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.299 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.381     2.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X94Y150        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     2.870 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[23]_i_2/O
                         net (fo=1, routed)           0.402     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[23]_i_2_n_341
    SLICE_X99Y149        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     3.313 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[23]_i_1/O
                         net (fo=1, routed)           0.027     3.340    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[23]
    SLICE_X99Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.805     5.134    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X99Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/C
                         clock pessimism              0.092     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X99Y149        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]
  -------------------------------------------------------------------
                         required time                          5.250    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.583ns (28.790%)  route 1.442ns (71.210%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 5.125 - 4.000 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.109ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.093ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.905     1.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.416 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.678     2.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X96Y148        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.299 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.474     2.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X95Y150        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     2.888 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2/O
                         net (fo=1, routed)           0.255     3.143    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2_n_341
    SLICE_X96Y150        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.292 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_1/O
                         net (fo=1, routed)           0.035     3.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[0]
    SLICE_X96Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.796     5.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
                         clock pessimism              0.092     5.217    
                         clock uncertainty           -0.035     5.182    
    SLICE_X96Y150        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          5.245    
                         arrival time                          -3.327    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.678ns (33.531%)  route 1.344ns (66.469%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 5.128 - 4.000 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.109ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.093ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.905     1.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.416 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.678     2.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X96Y148        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.299 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.386     2.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X95Y150        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     2.859 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_2/O
                         net (fo=1, routed)           0.258     3.117    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_2_n_341
    SLICE_X96Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     3.302 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_1/O
                         net (fo=1, routed)           0.022     3.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[2]
    SLICE_X96Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.799     5.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/C
                         clock pessimism              0.092     5.220    
                         clock uncertainty           -0.035     5.185    
    SLICE_X96Y149        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.550ns (27.418%)  route 1.456ns (72.582%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 5.122 - 4.000 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.109ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.093ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.905     1.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.416 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.678     2.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X96Y148        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.299 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.473     2.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X95Y150        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     2.887 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[15]_i_2/O
                         net (fo=1, routed)           0.278     3.165    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[15]_i_2_n_341
    SLICE_X99Y150        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.281 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[15]_i_1/O
                         net (fo=1, routed)           0.027     3.308    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[15]
    SLICE_X99Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.793     5.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X99Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[15]/C
                         clock pessimism              0.092     5.214    
                         clock uncertainty           -0.035     5.179    
    SLICE_X99Y150        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.239    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[15]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  1.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXCTRL1[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.397ns (routing 0.059ns, distribution 0.338ns)
  Clock Net Delay (Destination): 0.404ns (routing 0.075ns, distribution 0.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.397     0.515    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X97Y152        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.563 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/Q
                         net (fo=1, routed)           0.145     0.708    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txdata_gen[19]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXCTRL1[1]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.404     0.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.068     0.501    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL1[1])
                                                      0.180     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.078ns (49.057%)  route 0.081ns (50.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    0.516ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.398ns (routing 0.059ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.075ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.398     0.516    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X98Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y150        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.564 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[27]/Q
                         net (fo=1, routed)           0.069     0.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[22]
    SLICE_X97Y150        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.030     0.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_1/O
                         net (fo=1, routed)           0.012     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[27]
    SLICE_X97Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.485     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
                         clock pessimism             -0.068     0.582    
    SLICE_X97Y150        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.063ns (43.151%)  route 0.083ns (56.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.399ns (routing 0.059ns, distribution 0.340ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.399     0.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y152        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.565 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/Q
                         net (fo=1, routed)           0.069     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[37]
    SLICE_X95Y153        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.015     0.649 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[37]_i_1/O
                         net (fo=1, routed)           0.014     0.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[37]_i_1_n_341
    SLICE_X95Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.492     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X95Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[37]/C
                         clock pessimism             -0.089     0.568    
    SLICE_X95Y153        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXDATA[12]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.048ns (22.326%)  route 0.167ns (77.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.394ns (routing 0.059ns, distribution 0.335ns)
  Clock Net Delay (Destination): 0.404ns (routing 0.075ns, distribution 0.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.394     0.512    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X98Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y153        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.560 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/Q
                         net (fo=1, routed)           0.167     0.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txdata_gen[14]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.404     0.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.068     0.501    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[12])
                                                      0.186     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.064ns (41.290%)  route 0.091ns (58.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.401ns (routing 0.059ns, distribution 0.342ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.075ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.401     0.519    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X94Y152        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y152        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.568 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/Q
                         net (fo=41, routed)          0.075     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2
    SLICE_X94Y153        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     0.658 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[36]_i_1/O
                         net (fo=1, routed)           0.016     0.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[36]_i_1_n_341
    SLICE_X94Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.496     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X94Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/C
                         clock pessimism             -0.089     0.572    
    SLICE_X94Y153        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.063ns (43.750%)  route 0.081ns (56.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.403ns (routing 0.059ns, distribution 0.344ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.075ns, distribution 0.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.403     0.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X96Y148        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y148        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.569 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[2]/Q
                         net (fo=1, routed)           0.069     0.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[2]
    SLICE_X96Y149        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.015     0.653 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_1/O
                         net (fo=1, routed)           0.012     0.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[2]
    SLICE_X96Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.488     0.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/C
                         clock pessimism             -0.090     0.563    
    SLICE_X96Y149        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXCTRL0[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.230%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.516ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.398ns (routing 0.059ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.404ns (routing 0.075ns, distribution 0.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.398     0.516    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X99Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y150        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.564 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[8]/Q
                         net (fo=1, routed)           0.135     0.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txdata_gen[8]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXCTRL0[0]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.404     0.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.068     0.501    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL0[0])
                                                      0.151     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    0.516ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.398ns (routing 0.059ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.075ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.398     0.516    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.565 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/Q
                         net (fo=1, routed)           0.034     0.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[27]
    SLICE_X97Y150        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.015     0.614 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[27]_i_1/O
                         net (fo=1, routed)           0.012     0.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[27]_i_1_n_341
    SLICE_X97Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.485     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X97Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/C
                         clock pessimism             -0.130     0.520    
    SLICE_X97Y150        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.400ns (routing 0.059ns, distribution 0.341ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.075ns, distribution 0.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.400     0.518    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X99Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y150        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.567 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[3]/Q
                         net (fo=1, routed)           0.032     0.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[3]
    SLICE_X99Y150        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     0.614 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_1/O
                         net (fo=1, routed)           0.016     0.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[3]
    SLICE_X99Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.488     0.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X99Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
                         clock pessimism             -0.130     0.523    
    SLICE_X99Y150        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.579    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.063ns (56.757%)  route 0.048ns (43.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.643ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      0.397ns (routing 0.059ns, distribution 0.338ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.075ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.397     0.515    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X100Y149       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y149       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.563 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/Q
                         net (fo=1, routed)           0.034     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[4]
    SLICE_X100Y149       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.015     0.612 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[4]_i_1/O
                         net (fo=1, routed)           0.014     0.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[4]_i_1_n_341
    SLICE_X100Y149       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.478     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X100Y149       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]/C
                         clock pessimism             -0.124     0.519    
    SLICE_X100Y149       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.575    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i[2]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y153        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X94Y152        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X100Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X100Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X100Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X96Y152        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X99Y149        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X98Y153        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X100Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y153        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y152        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X100Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y152        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X99Y149        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X98Y153        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X100Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y151        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X100Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X100Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X98Y153        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X100Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y151        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[32]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y151        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X98Y153        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y153        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.164       0.411      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.100       0.814      GTHE3_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_3
  To Clock:  txoutclk_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_3
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y70  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y69  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[3]
  To Clock:  txoutclk_o[3]

Setup :            0  Failing Endpoints,  Worst Slack        2.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.254ns (25.124%)  route 0.757ns (74.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 5.312 - 4.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.109ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.093ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.142     1.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.381     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X69Y179        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     2.174 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.376     2.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X70Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.983     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.149     5.461    
                         clock uncertainty           -0.035     5.425    
    SLICE_X70Y177        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     5.375    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.375    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.254ns (25.553%)  route 0.740ns (74.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 5.312 - 4.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.109ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.093ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.142     1.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.381     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X69Y179        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     2.174 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.359     2.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.983     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.149     5.461    
                         clock uncertainty           -0.035     5.425    
    SLICE_X70Y178        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.378    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.378    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.254ns (25.553%)  route 0.740ns (74.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 5.312 - 4.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.109ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.093ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.142     1.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.381     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X69Y179        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     2.174 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.359     2.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.983     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.149     5.461    
                         clock uncertainty           -0.035     5.425    
    SLICE_X70Y178        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.378    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.378    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.254ns (25.553%)  route 0.740ns (74.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 5.312 - 4.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.109ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.093ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.142     1.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.381     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X69Y179        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     2.174 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.359     2.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.983     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.149     5.461    
                         clock uncertainty           -0.035     5.425    
    SLICE_X70Y178        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     5.378    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.378    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.254ns (25.553%)  route 0.740ns (74.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 5.312 - 4.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.109ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.093ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.142     1.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.381     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X69Y179        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     2.174 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.359     2.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.983     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.149     5.461    
                         clock uncertainty           -0.035     5.425    
    SLICE_X70Y178        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     5.378    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.378    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.254ns (25.631%)  route 0.737ns (74.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 5.314 - 4.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.109ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.093ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.142     1.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.381     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X69Y179        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     2.174 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.356     2.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.985     5.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.148     5.462    
                         clock uncertainty           -0.035     5.427    
    SLICE_X70Y178        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     5.380    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.254ns (25.631%)  route 0.737ns (74.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 5.314 - 4.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.109ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.093ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.142     1.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.381     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X69Y179        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     2.174 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.356     2.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.985     5.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.148     5.462    
                         clock uncertainty           -0.035     5.427    
    SLICE_X70Y178        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     5.380    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.254ns (25.631%)  route 0.737ns (74.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 5.314 - 4.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.109ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.093ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.142     1.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.381     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X69Y179        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     2.174 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.356     2.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.985     5.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.148     5.462    
                         clock uncertainty           -0.035     5.427    
    SLICE_X70Y178        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     5.380    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.254ns (25.631%)  route 0.737ns (74.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 5.314 - 4.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.109ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.093ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.142     1.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.381     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X69Y179        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     2.174 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.356     2.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.985     5.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.148     5.462    
                         clock uncertainty           -0.035     5.427    
    SLICE_X70Y178        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     5.380    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.639ns (58.678%)  route 0.450ns (41.322%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 5.319 - 4.000 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.109ns, distribution 1.021ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.093ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.130     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y178        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.385     2.027    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X70Y178        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.377 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.404    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X70Y179        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     2.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.990     5.319    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.149     5.468    
                         clock uncertainty           -0.035     5.432    
    SLICE_X70Y179        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  2.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.087ns (65.414%)  route 0.046ns (34.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.512ns (routing 0.059ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.608ns (routing 0.075ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.512     0.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.678 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.034     0.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X70Y177        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.039     0.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.012     0.763    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[0]
    SLICE_X70Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.608     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.139     0.634    
    SLICE_X70Y177        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     0.690    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.126ns (67.380%)  route 0.061ns (32.620%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.513ns (routing 0.059ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.075ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.513     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y178        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.679 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.051     0.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X70Y178        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     0.774 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.000     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X70Y179        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.034     0.808 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.818    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.619     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.099     0.685    
    SLICE_X70Y179        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.741    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.517ns (routing 0.059ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.616ns (routing 0.075ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.517     0.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y179        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.684 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.051     0.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X70Y179        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.767 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.616     0.781    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.142     0.639    
    SLICE_X70Y179        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.513ns (routing 0.059ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.608ns (routing 0.075ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.513     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y178        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.680 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.051     0.731    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X70Y178        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.763 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[5]
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.608     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.138     0.635    
    SLICE_X70Y178        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.691    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.515ns (routing 0.059ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.611ns (routing 0.075ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.515     0.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y178        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.682 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X70Y178        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[2]
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.611     0.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.138     0.638    
    SLICE_X70Y178        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.519ns (routing 0.059ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.075ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.519     0.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y179        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.686 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.736    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X70Y179        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.768 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.781    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.619     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.142     0.642    
    SLICE_X70Y179        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.515ns (routing 0.059ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.611ns (routing 0.075ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.515     0.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y178        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.682 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.050     0.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X70Y178        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.778    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[4]
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.611     0.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.138     0.638    
    SLICE_X70Y178        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.514ns (routing 0.059ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.611ns (routing 0.075ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.514     0.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.681 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.096     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X70Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.611     0.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.139     0.637    
    SLICE_X70Y177        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.519ns (routing 0.059ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.075ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.519     0.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y179        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.686 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.050     0.736    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X70Y179        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.768 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.619     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.142     0.642    
    SLICE_X70Y179        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.130ns (66.667%)  route 0.065ns (33.333%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.513ns (routing 0.059ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.075ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.513     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y178        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.679 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.051     0.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X70Y178        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     0.774 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.000     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X70Y179        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.038     0.812 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.014     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[11]
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.619     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.099     0.685    
    SLICE_X70Y179        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.741    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X70Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X70Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X70Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X70Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X70Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X70Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X70Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X70Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X70Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X70Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.182       0.334      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.122       0.398      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i__0[3]
  To Clock:  txusrclk2_i__0[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.552ns (26.783%)  route 1.509ns (73.217%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 5.151 - 4.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.919ns (routing 0.109ns, distribution 0.810ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.093ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.919     1.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.433 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.589     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X96Y161        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.588     2.803    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y165        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     2.872 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2/O
                         net (fo=1, routed)           0.306     3.178    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2_n_341
    SLICE_X97Y166        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_1/O
                         net (fo=1, routed)           0.026     3.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[6]
    SLICE_X97Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.822     5.151    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
                         clock pessimism              0.092     5.243    
                         clock uncertainty           -0.035     5.208    
    SLICE_X97Y166        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.266    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                          5.266    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.575ns (28.938%)  route 1.412ns (71.062%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 5.144 - 4.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.919ns (routing 0.109ns, distribution 0.810ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.919     1.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.433 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.589     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X96Y161        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.538     2.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y164        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     2.825 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2/O
                         net (fo=1, routed)           0.250     3.075    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2_n_341
    SLICE_X97Y164        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     3.268 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_1/O
                         net (fo=1, routed)           0.035     3.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[0]
    SLICE_X97Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.815     5.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
                         clock pessimism              0.092     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X97Y164        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.574ns (28.990%)  route 1.406ns (71.010%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 5.150 - 4.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.919ns (routing 0.109ns, distribution 0.810ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.093ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.919     1.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.433 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.589     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X96Y161        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.550     2.765    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y165        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     2.897 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_2/O
                         net (fo=1, routed)           0.241     3.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_2_n_341
    SLICE_X97Y165        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     3.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_1/O
                         net (fo=1, routed)           0.026     3.296    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[3]
    SLICE_X97Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.821     5.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
                         clock pessimism              0.092     5.242    
                         clock uncertainty           -0.035     5.207    
    SLICE_X97Y165        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                          5.265    
                         arrival time                          -3.296    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.483ns (24.605%)  route 1.480ns (75.395%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 5.134 - 4.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.919ns (routing 0.109ns, distribution 0.810ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.919     1.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.433 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.589     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X96Y161        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.544     2.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y165        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     2.800 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_2/O
                         net (fo=1, routed)           0.320     3.120    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_2_n_341
    SLICE_X98Y165        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.252 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_1/O
                         net (fo=1, routed)           0.027     3.279    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[13]
    SLICE_X98Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.805     5.134    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X98Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/C
                         clock pessimism              0.092     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X98Y165        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                          5.250    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.522ns (26.592%)  route 1.441ns (73.408%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 5.144 - 4.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.919ns (routing 0.109ns, distribution 0.810ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.919     1.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.433 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.589     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X96Y161        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.599     2.814    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y165        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     2.986 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[22]_i_2/O
                         net (fo=1, routed)           0.226     3.212    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[22]_i_2_n_341
    SLICE_X96Y165        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.252 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[22]_i_1/O
                         net (fo=1, routed)           0.027     3.279    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[22]
    SLICE_X96Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.815     5.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]/C
                         clock pessimism              0.092     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X96Y165        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                          5.261    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.511ns (26.032%)  route 1.452ns (73.968%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 5.148 - 4.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.919ns (routing 0.109ns, distribution 0.810ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.093ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.919     1.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.433 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.589     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X96Y161        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.536     2.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y164        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     2.820 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_2/O
                         net (fo=1, routed)           0.300     3.120    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_2_n_341
    SLICE_X97Y165        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.252 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_1/O
                         net (fo=1, routed)           0.027     3.279    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[20]
    SLICE_X97Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.819     5.148    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/C
                         clock pessimism              0.092     5.240    
                         clock uncertainty           -0.035     5.205    
    SLICE_X97Y165        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]
  -------------------------------------------------------------------
                         required time                          5.265    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.545ns (27.863%)  route 1.411ns (72.137%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 5.152 - 4.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.919ns (routing 0.109ns, distribution 0.810ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.093ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.919     1.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.433 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.589     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X96Y161        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.523     2.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X94Y167        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     2.857 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[17]_i_2/O
                         net (fo=1, routed)           0.273     3.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[17]_i_2_n_341
    SLICE_X97Y168        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.246 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[17]_i_1/O
                         net (fo=1, routed)           0.026     3.272    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[17]
    SLICE_X97Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.823     5.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/C
                         clock pessimism              0.092     5.244    
                         clock uncertainty           -0.035     5.209    
    SLICE_X97Y168        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]
  -------------------------------------------------------------------
                         required time                          5.267    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.467ns (24.272%)  route 1.457ns (75.728%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 5.143 - 4.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.919ns (routing 0.109ns, distribution 0.810ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.093ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.919     1.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.433 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.589     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X96Y161        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.457     2.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y163        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     2.713 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2/O
                         net (fo=1, routed)           0.384     3.097    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2_n_341
    SLICE_X95Y167        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_1/O
                         net (fo=1, routed)           0.027     3.240    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[33]
    SLICE_X95Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.814     5.143    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                         clock pessimism              0.092     5.235    
                         clock uncertainty           -0.035     5.200    
    SLICE_X95Y167        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.260    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                          5.260    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.618ns (32.221%)  route 1.300ns (67.779%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 5.147 - 4.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.919ns (routing 0.109ns, distribution 0.810ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.093ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.919     1.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.433 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.589     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X96Y161        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.536     2.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X94Y167        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     2.928 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2/O
                         net (fo=1, routed)           0.152     3.080    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2_n_341
    SLICE_X96Y167        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.211 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_1/O
                         net (fo=1, routed)           0.023     3.234    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[27]
    SLICE_X96Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.818     5.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
                         clock pessimism              0.092     5.239    
                         clock uncertainty           -0.035     5.204    
    SLICE_X96Y167        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                          5.263    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.466ns (24.449%)  route 1.440ns (75.551%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.919ns (routing 0.109ns, distribution 0.810ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.093ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.919     1.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.433 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.589     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X96Y161        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.543     2.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y165        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     2.798 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2/O
                         net (fo=1, routed)           0.281     3.079    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2_n_341
    SLICE_X95Y166        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.195 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_1/O
                         net (fo=1, routed)           0.027     3.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[21]
    SLICE_X95Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.820     5.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/C
                         clock pessimism              0.092     5.241    
                         clock uncertainty           -0.035     5.206    
    SLICE_X95Y166        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.266    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                          5.266    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                  2.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.079ns (46.199%)  route 0.092ns (53.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.413ns (routing 0.059ns, distribution 0.354ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.075ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.413     0.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X95Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y169        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.580 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/Q
                         net (fo=41, routed)          0.078     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2
    SLICE_X96Y169        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     0.688 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[27]_i_1/O
                         net (fo=1, routed)           0.014     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[27]_i_1_n_341
    SLICE_X96Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.511     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X96Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/C
                         clock pessimism             -0.069     0.607    
    SLICE_X96Y169        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.416ns (routing 0.059ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.075ns, distribution 0.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.416     0.534    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X96Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.583 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[39]/Q
                         net (fo=1, routed)           0.067     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[29]
    SLICE_X96Y165        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     0.665 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[39]_i_1/O
                         net (fo=1, routed)           0.016     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[39]
    SLICE_X96Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.510     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/C
                         clock pessimism             -0.089     0.586    
    SLICE_X96Y165        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.064ns (42.953%)  route 0.085ns (57.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.075ns, distribution 0.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.589 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/Q
                         net (fo=1, routed)           0.070     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[6]
    SLICE_X98Y166        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.674 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[6]_i_1/O
                         net (fo=1, routed)           0.015     0.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[6]_i_1_n_341
    SLICE_X98Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.495     0.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X98Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]/C
                         clock pessimism             -0.069     0.591    
    SLICE_X98Y166        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.064ns (39.024%)  route 0.100ns (60.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.420ns (routing 0.059ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.075ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.420     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/tx_clk_i
    SLICE_X93Y163        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y163        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[5]/Q
                         net (fo=17, routed)          0.084     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/p_0_in
    SLICE_X94Y163        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     0.686 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[39]_i_1__1/O
                         net (fo=1, routed)           0.016     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/i_0
    SLICE_X94Y163        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.505     0.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/tx_clk_i
    SLICE_X94Y163        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[39]/C
                         clock pessimism             -0.069     0.601    
    SLICE_X94Y163        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.417ns (routing 0.059ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.507ns (routing 0.075ns, distribution 0.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.417     0.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X95Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.584 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[14]/Q
                         net (fo=1, routed)           0.033     0.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_1[2]
    SLICE_X95Y167        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.045     0.662 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_1/O
                         net (fo=1, routed)           0.012     0.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[14]
    SLICE_X95Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.507     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
                         clock pessimism             -0.100     0.572    
    SLICE_X95Y167        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.415ns (routing 0.059ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.075ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.415     0.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X97Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[5]/Q
                         net (fo=1, routed)           0.033     0.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[5]
    SLICE_X97Y164        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.045     0.660 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[5]_i_1/O
                         net (fo=1, routed)           0.012     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[5]
    SLICE_X97Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.505     0.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]/C
                         clock pessimism             -0.100     0.570    
    SLICE_X97Y164        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.094ns (66.667%)  route 0.047ns (33.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.420ns (routing 0.059ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.075ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.420     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X92Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[11]/Q
                         net (fo=9, routed)           0.035     0.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/p_1_in12_in
    SLICE_X92Y166        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.667 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[9]_i_2/O
                         net (fo=1, routed)           0.012     0.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[9]_i_2_n_341
    SLICE_X92Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.511     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X92Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]/C
                         clock pessimism             -0.100     0.576    
    SLICE_X92Y166        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.086ns (48.864%)  route 0.090ns (51.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.420ns (routing 0.059ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.420     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X93Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y166        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.586 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[12]/Q
                         net (fo=9, routed)           0.077     0.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/p_1_in14_in
    SLICE_X94Y166        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.038     0.701 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o[2]_i_1__2/O
                         net (fo=1, routed)           0.013     0.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/i_37
    SLICE_X94Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.513     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X94Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[2]/C
                         clock pessimism             -0.069     0.609    
    SLICE_X94Y166        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     0.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.079ns (43.169%)  route 0.104ns (56.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.413ns (routing 0.059ns, distribution 0.354ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.413     0.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X95Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y169        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.580 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/Q
                         net (fo=41, routed)          0.090     0.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2
    SLICE_X97Y169        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     0.700 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[21]_i_1/O
                         net (fo=1, routed)           0.014     0.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[21]_i_1_n_341
    SLICE_X97Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.513     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X97Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]/C
                         clock pessimism             -0.069     0.609    
    SLICE_X97Y169        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.418ns (routing 0.059ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.075ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.418     0.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X97Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y162        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.585 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[2]/Q
                         net (fo=2, routed)           0.036     0.621    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_1_in14_in
    SLICE_X97Y162        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045     0.666 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[14]_i_1__0/O
                         net (fo=2, routed)           0.016     0.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/i_14
    SLICE_X97Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.511     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X97Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[25]/C
                         clock pessimism             -0.099     0.577    
    SLICE_X97Y162        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i__0[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X92Y167        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X97Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y168        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X97Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X96Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X98Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y168        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y167        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X98Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y167        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y167        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X92Y167        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[60]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[7]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X91Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_d_reg/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.173       0.402      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.107       0.807      GTHE3_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        1.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.682ns (32.307%)  route 1.429ns (67.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 6.978 - 4.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.002ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.002ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.312     3.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[14])
                                                      0.682     4.345 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[14]
                         net (fo=2, routed)           1.429     5.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.124     6.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.513     7.491    
                         clock uncertainty           -0.035     7.455    
    SLICE_X75Y121        RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.049     7.406    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.762ns (36.303%)  route 1.337ns (63.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 6.978 - 4.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.002ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.002ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.312     3.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[15])
                                                      0.762     4.425 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[15]
                         net (fo=2, routed)           1.337     5.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA1
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.124     6.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.513     7.491    
                         clock uncertainty           -0.035     7.455    
    SLICE_X75Y121        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.049     7.406    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.743ns (34.998%)  route 1.380ns (65.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.002ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.002ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.312     3.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[8])
                                                      0.743     4.406 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[8]
                         net (fo=2, routed)           1.380     5.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.191     7.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.530     7.575    
                         clock uncertainty           -0.035     7.540    
    SLICE_X76Y121        RAMD32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.049     7.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.731ns (34.710%)  route 1.375ns (65.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.002ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.002ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.312     3.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[4])
                                                      0.731     4.394 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[4]
                         net (fo=2, routed)           1.375     5.769    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.191     7.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.530     7.575    
                         clock uncertainty           -0.035     7.540    
    SLICE_X76Y121        RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.049     7.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.631ns (30.916%)  route 1.410ns (69.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.002ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.002ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.312     3.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[3])
                                                      0.631     4.294 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[3]
                         net (fo=2, routed)           1.410     5.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.191     7.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.530     7.575    
                         clock uncertainty           -0.035     7.540    
    SLICE_X76Y121        RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.049     7.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.701ns (35.602%)  route 1.268ns (64.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.002ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.002ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.312     3.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[9])
                                                      0.701     4.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[9]
                         net (fo=2, routed)           1.268     5.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.191     7.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.530     7.575    
                         clock uncertainty           -0.035     7.540    
    SLICE_X76Y121        RAMD32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.049     7.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.898ns (46.289%)  route 1.042ns (53.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.002ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.002ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.312     3.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.898     4.561 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[10]
                         net (fo=2, routed)           1.042     5.603    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.191     7.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.530     7.575    
                         clock uncertainty           -0.035     7.540    
    SLICE_X76Y121        RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.049     7.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.693ns (36.000%)  route 1.232ns (64.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.002ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.002ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.312     3.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[13])
                                                      0.693     4.356 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[13]
                         net (fo=2, routed)           1.232     5.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.191     7.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism              0.530     7.575    
                         clock uncertainty           -0.035     7.540    
    SLICE_X76Y121        RAMD32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.049     7.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.671ns (35.372%)  route 1.226ns (64.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.002ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.002ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.312     3.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[5])
                                                      0.671     4.334 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[5]
                         net (fo=2, routed)           1.226     5.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.191     7.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.530     7.575    
                         clock uncertainty           -0.035     7.540    
    SLICE_X76Y121        RAMD32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.049     7.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.632ns (33.316%)  route 1.265ns (66.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.002ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.002ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.312     3.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[7])
                                                      0.632     4.295 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[7]
                         net (fo=2, routed)           1.265     5.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.191     7.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X76Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.530     7.575    
                         clock uncertainty           -0.035     7.540    
    SLICE_X76Y121        RAMD32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.049     7.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                  1.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      0.567ns (routing 0.002ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.002ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.567     1.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X72Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y122        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/Q
                         net (fo=3, routed)           0.111     1.806    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[2]
    SLICE_X73Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.665     2.141    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X73Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism             -0.455     1.686    
    SLICE_X73Y122        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.742    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.105ns (67.742%)  route 0.050ns (32.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.558     1.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/CLK
    SLICE_X72Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y124        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.686 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.038     1.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg
    SLICE_X72Y124        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.057     1.781 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.012     1.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_342
    SLICE_X72Y124        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.649     2.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y124        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.454     1.671    
    SLICE_X72Y124        FDPE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.002ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.566     1.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X73Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.694 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.119     1.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[3]
    SLICE_X72Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.656     2.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X72Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.441     1.691    
    SLICE_X72Y121        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.747    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.048ns (20.779%)  route 0.183ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      0.564ns (routing 0.002ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.564     1.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X73Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.183     1.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.649     2.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -0.405     1.720    
    SLICE_X75Y121        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.048ns (20.779%)  route 0.183ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      0.564ns (routing 0.002ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.564     1.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X73Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.183     1.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.649     2.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -0.405     1.720    
    SLICE_X75Y121        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.048ns (20.779%)  route 0.183ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      0.564ns (routing 0.002ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.564     1.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X73Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.183     1.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.649     2.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -0.405     1.720    
    SLICE_X75Y121        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.048ns (20.779%)  route 0.183ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      0.564ns (routing 0.002ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.564     1.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X73Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.183     1.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.649     2.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -0.405     1.720    
    SLICE_X75Y121        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.048ns (20.779%)  route 0.183ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      0.564ns (routing 0.002ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.564     1.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X73Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.183     1.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.649     2.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism             -0.405     1.720    
    SLICE_X75Y121        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.048ns (20.779%)  route 0.183ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      0.564ns (routing 0.002ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.564     1.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X73Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.183     1.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.649     2.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism             -0.405     1.720    
    SLICE_X75Y121        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.048ns (20.779%)  route 0.183ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      0.564ns (routing 0.002ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.564     1.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X73Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.183     1.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.649     2.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X75Y121        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism             -0.405     1.720    
    SLICE_X75Y121        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         4.000       2.621      BUFGCE_X1Y48   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y121  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        1.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.731ns (36.206%)  route 1.288ns (63.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 7.480 - 4.000 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.701ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.645ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.902     4.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[4])
                                                      0.731     4.853 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[4]
                         net (fo=2, routed)           1.288     6.141    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.737     7.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.576     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y135        RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.898ns (44.699%)  route 1.111ns (55.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 7.480 - 4.000 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.701ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.645ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.902     4.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.898     5.020 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[10]
                         net (fo=2, routed)           1.111     6.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.737     7.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.576     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y135        RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.701ns (35.226%)  route 1.289ns (64.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 7.480 - 4.000 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.701ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.645ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.902     4.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[9])
                                                      0.701     4.823 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[9]
                         net (fo=2, routed)           1.289     6.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.737     7.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.576     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y135        RAMD32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.681ns (34.604%)  route 1.287ns (65.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 7.480 - 4.000 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.701ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.645ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.902     4.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[1])
                                                      0.681     4.803 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[1]
                         net (fo=2, routed)           1.287     6.090    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.737     7.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.576     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y135        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.632ns (32.444%)  route 1.316ns (67.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 7.480 - 4.000 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.701ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.645ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.902     4.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[7])
                                                      0.632     4.754 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[7]
                         net (fo=2, routed)           1.316     6.070    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.737     7.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.576     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y135        RAMD32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.762ns (40.063%)  route 1.140ns (59.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 7.481 - 4.000 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.701ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.645ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.902     4.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[15])
                                                      0.762     4.884 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[15]
                         net (fo=2, routed)           1.140     6.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA1
    SLICE_X82Y134        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.738     7.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y134        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.576     8.057    
                         clock uncertainty           -0.035     8.022    
    SLICE_X82Y134        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.049     7.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.691ns (36.407%)  route 1.207ns (63.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 7.480 - 4.000 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.701ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.645ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.902     4.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[11])
                                                      0.691     4.813 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[11]
                         net (fo=2, routed)           1.207     6.020    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF1
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.737     7.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                         clock pessimism              0.576     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y135        RAMD32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.631ns (33.564%)  route 1.249ns (66.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 7.480 - 4.000 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.701ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.645ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.902     4.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[3])
                                                      0.631     4.753 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[3]
                         net (fo=2, routed)           1.249     6.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.737     7.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.576     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y135        RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.694ns (37.372%)  route 1.163ns (62.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 7.480 - 4.000 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.701ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.645ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.902     4.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[6])
                                                      0.694     4.816 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[6]
                         net (fo=2, routed)           1.163     5.979    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID0
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.737     7.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y135        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.576     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y135        RAMD32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.682ns (37.085%)  route 1.157ns (62.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 7.481 - 4.000 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.701ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.645ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.902     4.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[14])
                                                      0.682     4.804 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[14]
                         net (fo=2, routed)           1.157     5.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X82Y134        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.738     7.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y134        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.576     8.057    
                         clock uncertainty           -0.035     8.022    
    SLICE_X82Y134        RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.049     7.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                  2.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.105ns (67.742%)  route 0.050ns (32.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Net Delay (Source):      0.835ns (routing 0.320ns, distribution 0.515ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.355ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.835     1.848    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/CLK
    SLICE_X82Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.896 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.038     1.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg
    SLICE_X82Y132        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.057     1.991 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.012     2.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_342
    SLICE_X82Y132        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.375    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y132        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.494     1.881    
    SLICE_X82Y132        FDPE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.079ns (47.590%)  route 0.087ns (52.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Net Delay (Source):      0.826ns (routing 0.320ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.355ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.826     1.839    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y130        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.887 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=34, routed)          0.071     1.958    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[2]
    SLICE_X80Y131        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.031     1.989 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1/O
                         net (fo=1, routed)           0.016     2.005    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[2]
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.976     2.365    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.483     1.882    
    SLICE_X80Y131        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.086ns (50.888%)  route 0.083ns (49.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Net Delay (Source):      0.826ns (routing 0.320ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.355ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.826     1.839    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y130        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.887 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=34, routed)          0.071     1.958    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[2]
    SLICE_X80Y131        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.038     1.996 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.012     2.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[1]
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.976     2.365    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.483     1.882    
    SLICE_X80Y131        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.078ns (40.000%)  route 0.117ns (60.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      0.830ns (routing 0.320ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.355ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.830     1.843    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.891 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.105     1.996    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[2]
    SLICE_X80Y131        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.030     2.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__2/i_/O
                         net (fo=1, routed)           0.012     2.038    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__2/i__n_341
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.976     2.365    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.455     1.910    
    SLICE_X80Y131        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.966    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.079ns (58.519%)  route 0.056ns (41.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Net Delay (Source):      0.827ns (routing 0.320ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.355ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.827     1.840    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.889 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/Q
                         net (fo=4, routed)           0.040     1.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[1]
    SLICE_X80Y131        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[2]_i_1/O
                         net (fo=1, routed)           0.016     1.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.979     2.368    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism             -0.523     1.845    
    SLICE_X80Y131        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.901    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.087ns (63.504%)  route 0.050ns (36.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Net Delay (Source):      0.827ns (routing 0.320ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.355ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.827     1.840    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.889 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/Q
                         net (fo=4, routed)           0.039     1.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[1]
    SLICE_X80Y131        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.038     1.966 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[1]_i_1/O
                         net (fo=1, routed)           0.011     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[1]
    SLICE_X80Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.979     2.368    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism             -0.523     1.845    
    SLICE_X80Y131        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.901    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.087ns (63.043%)  route 0.051ns (36.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Net Delay (Source):      0.827ns (routing 0.320ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.355ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.827     1.840    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.889 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/Q
                         net (fo=4, routed)           0.040     1.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[1]
    SLICE_X80Y131        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     1.967 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[3]_i_1/O
                         net (fo=1, routed)           0.011     1.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.979     2.368    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism             -0.523     1.845    
    SLICE_X80Y131        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.901    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.087ns (42.233%)  route 0.119ns (57.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      0.830ns (routing 0.320ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.355ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.830     1.843    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.891 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.105     1.996    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[2]
    SLICE_X80Y131        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.039     2.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__3/i_/O
                         net (fo=1, routed)           0.014     2.049    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__3/i__n_341
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.976     2.365    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.455     1.910    
    SLICE_X80Y131        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.101ns (53.723%)  route 0.087ns (46.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.355ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y130        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.889 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.073     1.962    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[0]
    SLICE_X80Y131        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.053     2.015 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[0]_i_1/O
                         net (fo=1, routed)           0.014     2.029    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[0]
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.976     2.365    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y131        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.483     1.882    
    SLICE_X80Y131        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.435%)  route 0.112ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Net Delay (Source):      0.831ns (routing 0.320ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.355ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.893 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.112     2.005    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.981     2.370    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.521     1.849    
    SLICE_X81Y132        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     1.905    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         4.000       2.621      BUFGCE_X1Y49   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y135  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        1.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.762ns (40.640%)  route 1.113ns (59.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 7.260 - 4.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.705ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.648ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.900     3.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[15])
                                                      0.762     4.611 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[15]
                         net (fo=2, routed)           1.113     5.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA1
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.742     7.260    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.532     7.792    
                         clock uncertainty           -0.035     7.756    
    SLICE_X82Y155        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.049     7.707    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.707    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.234ns (17.554%)  route 1.099ns (82.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 7.310 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.705ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.648ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.965     3.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.224     4.256    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X80Y156        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.372 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.875     5.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.792     7.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.531     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X94Y154        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.234ns (17.554%)  route 1.099ns (82.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 7.310 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.705ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.648ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.965     3.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.224     4.256    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X80Y156        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.372 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.875     5.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.792     7.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.531     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X94Y154        RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404     7.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.234ns (17.554%)  route 1.099ns (82.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 7.310 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.705ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.648ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.965     3.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.224     4.256    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X80Y156        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.372 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.875     5.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.792     7.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.531     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X94Y154        RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.234ns (17.554%)  route 1.099ns (82.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 7.310 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.705ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.648ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.965     3.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.224     4.256    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X80Y156        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.372 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.875     5.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.792     7.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.531     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X94Y154        RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404     7.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.234ns (17.554%)  route 1.099ns (82.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 7.310 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.705ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.648ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.965     3.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.224     4.256    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X80Y156        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.372 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.875     5.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.792     7.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.531     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X94Y154        RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.234ns (17.554%)  route 1.099ns (82.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 7.310 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.705ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.648ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.965     3.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.224     4.256    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X80Y156        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.372 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.875     5.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.792     7.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.531     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X94Y154        RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.404     7.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.234ns (17.554%)  route 1.099ns (82.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 7.310 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.705ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.648ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.965     3.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.224     4.256    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X80Y156        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.372 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.875     5.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.792     7.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.531     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X94Y154        RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.234ns (17.554%)  route 1.099ns (82.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 7.310 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.705ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.648ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.965     3.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.224     4.256    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X80Y156        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.372 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.875     5.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.792     7.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.531     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X94Y154        RAMD32 (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.404     7.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.234ns (17.554%)  route 1.099ns (82.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 7.310 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.965ns (routing 0.705ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.648ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.965     3.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.032 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=1, routed)           0.224     4.256    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X80Y156        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.372 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.875     5.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.792     7.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X94Y154        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.531     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X94Y154        RAMD32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  2.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.824ns (routing 0.323ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.358ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.824     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y154        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.158     1.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -0.417     1.786    
    SLICE_X82Y155        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.824ns (routing 0.323ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.358ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.824     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y154        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.158     1.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -0.417     1.786    
    SLICE_X82Y155        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.824ns (routing 0.323ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.358ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.824     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y154        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.158     1.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -0.417     1.786    
    SLICE_X82Y155        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.824ns (routing 0.323ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.358ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.824     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y154        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.158     1.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -0.417     1.786    
    SLICE_X82Y155        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.824ns (routing 0.323ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.358ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.824     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y154        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.158     1.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism             -0.417     1.786    
    SLICE_X82Y155        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.824ns (routing 0.323ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.358ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.824     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y154        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.158     1.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism             -0.417     1.786    
    SLICE_X82Y155        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.824ns (routing 0.323ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.358ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.824     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y154        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.158     1.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism             -0.417     1.786    
    SLICE_X82Y155        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.824ns (routing 0.323ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.358ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.824     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y154        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.158     1.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
                         clock pessimism             -0.417     1.786    
    SLICE_X82Y155        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.824ns (routing 0.323ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.358ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.824     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y154        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.158     1.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
                         clock pessimism             -0.417     1.786    
    SLICE_X82Y155        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.824ns (routing 0.323ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.358ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.824     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y154        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.158     1.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y155        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
                         clock pessimism             -0.417     1.786    
    SLICE_X82Y155        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         4.000       2.621      BUFGCE_X1Y50   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y155  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y155  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y155  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y155  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y155  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y155  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y155  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y155  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y155  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y155  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y154  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        1.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.731ns (35.077%)  route 1.353ns (64.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 6.954 - 4.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.002ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.002ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.332     3.553    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[4])
                                                      0.731     4.284 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[4]
                         net (fo=2, routed)           1.353     5.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.210     6.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.511     7.465    
                         clock uncertainty           -0.035     7.430    
    SLICE_X78Y168        RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.049     7.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.898ns (45.013%)  route 1.097ns (54.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 6.954 - 4.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.002ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.002ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.332     3.553    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.898     4.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[10]
                         net (fo=2, routed)           1.097     5.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.210     6.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.511     7.465    
                         clock uncertainty           -0.035     7.430    
    SLICE_X78Y168        RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.049     7.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.701ns (35.404%)  route 1.279ns (64.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 6.954 - 4.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.002ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.002ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.332     3.553    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[9])
                                                      0.701     4.254 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[9]
                         net (fo=2, routed)           1.279     5.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.210     6.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.511     7.465    
                         clock uncertainty           -0.035     7.430    
    SLICE_X78Y168        RAMD32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.049     7.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.699ns (36.887%)  route 1.196ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 6.954 - 4.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.002ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.002ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.332     3.553    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[2])
                                                      0.699     4.252 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[2]
                         net (fo=2, routed)           1.196     5.448    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.210     6.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.511     7.465    
                         clock uncertainty           -0.035     7.430    
    SLICE_X78Y168        RAMD32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.049     7.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.682ns (36.123%)  route 1.206ns (63.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 6.953 - 4.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.002ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.002ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.332     3.553    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[14])
                                                      0.682     4.235 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[14]
                         net (fo=2, routed)           1.206     5.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X78Y167        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.209     6.953    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y167        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.511     7.464    
                         clock uncertainty           -0.035     7.429    
    SLICE_X78Y167        RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.049     7.380    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          7.380    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.691ns (37.271%)  route 1.163ns (62.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 6.954 - 4.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.002ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.002ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.332     3.553    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[11])
                                                      0.691     4.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[11]
                         net (fo=2, routed)           1.163     5.407    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF1
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.210     6.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                         clock pessimism              0.511     7.465    
                         clock uncertainty           -0.035     7.430    
    SLICE_X78Y168        RAMD32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.049     7.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.631ns (34.145%)  route 1.217ns (65.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 6.954 - 4.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.002ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.002ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.332     3.553    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[3])
                                                      0.631     4.184 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[3]
                         net (fo=2, routed)           1.217     5.401    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.210     6.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.511     7.465    
                         clock uncertainty           -0.035     7.430    
    SLICE_X78Y168        RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.049     7.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.718ns (39.407%)  route 1.104ns (60.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 6.954 - 4.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.002ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.002ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.332     3.553    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[0])
                                                      0.718     4.271 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[0]
                         net (fo=2, routed)           1.104     5.375    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.210     6.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.511     7.465    
                         clock uncertainty           -0.035     7.430    
    SLICE_X78Y168        RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.049     7.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.706ns (39.463%)  route 1.083ns (60.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 6.954 - 4.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.002ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.002ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.332     3.553    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[12])
                                                      0.706     4.259 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[12]
                         net (fo=2, routed)           1.083     5.342    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.210     6.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism              0.511     7.465    
                         clock uncertainty           -0.035     7.430    
    SLICE_X78Y168        RAMD32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.049     7.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.693ns (39.064%)  route 1.081ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 6.954 - 4.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.002ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.002ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.332     3.553    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[13])
                                                      0.693     4.246 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[13]
                         net (fo=2, routed)           1.081     5.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.210     6.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y168        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism              0.511     7.465    
                         clock uncertainty           -0.035     7.430    
    SLICE_X78Y168        RAMD32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.049     7.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  2.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (31.013%)  route 0.109ns (68.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.559ns (routing 0.002ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.002ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.559     1.572    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y169        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y169        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.621 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/Q
                         net (fo=5, routed)           0.109     1.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[0]
    SLICE_X70Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.653     2.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism             -0.421     1.619    
    SLICE_X70Y168        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.105ns (67.742%)  route 0.050ns (32.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Net Delay (Source):      0.564ns (routing 0.002ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.654ns (routing 0.002ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.564     1.577    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/CLK
    SLICE_X71Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y169        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.625 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.038     1.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg
    SLICE_X71Y169        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.057     1.720 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.012     1.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_342
    SLICE_X71Y169        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.654     2.041    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y169        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.431     1.610    
    SLICE_X71Y169        FDPE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.049ns (30.818%)  route 0.110ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.002ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.566     1.579    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y167        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.628 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.110     1.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[3]
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.658     2.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.431     1.614    
    SLICE_X70Y167        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.079ns (58.519%)  route 0.056ns (41.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Net Delay (Source):      0.559ns (routing 0.002ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.002ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.559     1.572    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y169        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y169        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.621 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/Q
                         net (fo=4, routed)           0.040     1.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[1]
    SLICE_X70Y169        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     1.691 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[2]_i_1/O
                         net (fo=1, routed)           0.016     1.707    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X70Y169        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.646     2.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y169        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism             -0.456     1.577    
    SLICE_X70Y169        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.094ns (43.318%)  route 0.123ns (56.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.564ns (routing 0.002ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.002ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.564     1.577    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X71Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.626 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.107     1.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[0]
    SLICE_X70Y167        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.045     1.778 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__2/i_/O
                         net (fo=1, routed)           0.016     1.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__2/i__n_341
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.658     2.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.383     1.662    
    SLICE_X70Y167        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.087ns (63.504%)  route 0.050ns (36.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Net Delay (Source):      0.559ns (routing 0.002ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.002ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.559     1.572    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y169        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y169        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.621 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/Q
                         net (fo=4, routed)           0.039     1.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[1]
    SLICE_X70Y169        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.038     1.698 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[1]_i_1/O
                         net (fo=1, routed)           0.011     1.709    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[1]
    SLICE_X70Y169        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.646     2.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y169        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism             -0.456     1.577    
    SLICE_X70Y169        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.087ns (63.043%)  route 0.051ns (36.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Net Delay (Source):      0.559ns (routing 0.002ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.002ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.559     1.572    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y169        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y169        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.621 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/Q
                         net (fo=4, routed)           0.040     1.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[1]
    SLICE_X70Y169        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     1.699 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[3]_i_1/O
                         net (fo=1, routed)           0.011     1.710    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X70Y169        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.646     2.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y169        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism             -0.456     1.577    
    SLICE_X70Y169        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.113ns (51.835%)  route 0.105ns (48.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.560ns (routing 0.002ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.002ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.560     1.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y168        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.621 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=34, routed)          0.089     1.710    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[2]
    SLICE_X71Y168        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.065     1.775 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1/O
                         net (fo=1, routed)           0.016     1.791    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[2]
    SLICE_X71Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.653     2.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X71Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.383     1.657    
    SLICE_X71Y168        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.111ns (48.052%)  route 0.120ns (51.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.564ns (routing 0.002ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.002ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.564     1.577    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X71Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.625 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.108     1.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[1]
    SLICE_X70Y167        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.063     1.796 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__3/i_/O
                         net (fo=1, routed)           0.012     1.808    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__3/i__n_341
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.658     2.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.383     1.662    
    SLICE_X70Y167        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.049ns (25.128%)  route 0.146ns (74.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.559ns (routing 0.002ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.002ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.559     1.572    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y169        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y169        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.621 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/Q
                         net (fo=4, routed)           0.146     1.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[1]
    SLICE_X70Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.653     2.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism             -0.421     1.619    
    SLICE_X70Y168        FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         4.000       2.621      BUFGCE_X1Y51   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y168  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       32.156ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.907ns  (logic 0.114ns (12.569%)  route 0.793ns (87.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X86Y133        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.793     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X86Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y132        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 32.156    

Slack (MET) :             32.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.837ns  (logic 0.117ns (13.978%)  route 0.720ns (86.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X77Y155        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.720     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X78Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X78Y157        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                 32.223    

Slack (MET) :             32.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.811ns  (logic 0.114ns (14.057%)  route 0.697ns (85.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y134                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X91Y134        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.697     0.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X91Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X91Y131        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 32.252    

Slack (MET) :             32.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.762ns  (logic 0.116ns (15.223%)  route 0.646ns (84.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X77Y155        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.646     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X76Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X76Y156        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                 32.301    

Slack (MET) :             32.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.752ns  (logic 0.117ns (15.559%)  route 0.635ns (84.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X86Y133        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.635     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X85Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y132        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 32.310    

Slack (MET) :             32.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.698ns  (logic 0.114ns (16.332%)  route 0.584ns (83.668%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y134                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X91Y134        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.584     0.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X91Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X91Y131        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                 32.364    

Slack (MET) :             32.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.626ns  (logic 0.114ns (18.211%)  route 0.512ns (81.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X77Y157        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.512     0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X77Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X77Y157        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 32.435    

Slack (MET) :             32.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.618ns  (logic 0.114ns (18.447%)  route 0.504ns (81.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X77Y155        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.504     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X77Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X77Y158        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                 32.445    





---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.802ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.258ns  (logic 0.117ns (9.300%)  route 1.141ns (90.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X85Y132        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.141     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X93Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X93Y130        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    10.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             9.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.044ns  (logic 0.117ns (11.207%)  route 0.927ns (88.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X83Y133        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.927     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X92Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X92Y128        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    10.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  9.019    

Slack (MET) :             9.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.818ns  (logic 0.114ns (13.936%)  route 0.704ns (86.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y131                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X91Y131        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.704     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X93Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X93Y130        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  9.243    

Slack (MET) :             9.247ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.816ns  (logic 0.115ns (14.093%)  route 0.701ns (85.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X83Y133        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.701     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X86Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y128        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    10.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  9.247    

Slack (MET) :             9.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.738ns  (logic 0.114ns (15.447%)  route 0.624ns (84.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X76Y156        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.624     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X76Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X76Y156        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    10.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  9.322    

Slack (MET) :             9.388ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.673ns  (logic 0.115ns (17.088%)  route 0.558ns (82.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X76Y156        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.558     0.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X76Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X76Y156        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  9.388    

Slack (MET) :             9.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.652ns  (logic 0.114ns (17.485%)  route 0.538ns (82.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X77Y157        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.538     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X77Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X77Y157        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    10.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  9.408    

Slack (MET) :             9.411ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.650ns  (logic 0.117ns (18.000%)  route 0.533ns (82.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X77Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.533     0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X77Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X77Y157        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  9.411    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.114ns (6.029%)  route 1.777ns (93.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.287ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.568ns (routing 1.184ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.840     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X78Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.777     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X84Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.568    14.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X84Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.003    14.468    
                         clock uncertainty           -0.066    14.402    
    SLICE_X84Y128        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    14.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  7.863    

Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.114ns (6.029%)  route 1.777ns (93.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.287ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.568ns (routing 1.184ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.840     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X78Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.777     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X84Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.568    14.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X84Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.003    14.468    
                         clock uncertainty           -0.066    14.402    
    SLICE_X84Y128        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    14.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  7.863    

Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.114ns (6.029%)  route 1.777ns (93.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.287ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.568ns (routing 1.184ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.840     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X78Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.777     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X84Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.568    14.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X84Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.003    14.468    
                         clock uncertainty           -0.066    14.402    
    SLICE_X84Y128        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    14.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  7.863    

Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.114ns (6.029%)  route 1.777ns (93.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.287ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.568ns (routing 1.184ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.840     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X78Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.777     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X84Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.568    14.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X84Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.003    14.468    
                         clock uncertainty           -0.066    14.402    
    SLICE_X84Y128        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    14.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  7.863    

Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.114ns (6.029%)  route 1.777ns (93.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.287ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.568ns (routing 1.184ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.840     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X78Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.777     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X84Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.568    14.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X84Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.003    14.468    
                         clock uncertainty           -0.066    14.402    
    SLICE_X84Y128        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    14.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  7.863    

Slack (MET) :             8.020ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.301ns (18.046%)  route 1.367ns (81.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.900ns (routing 1.287ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.563ns (routing 1.184ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.900     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X91Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.739 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=3, routed)           0.878     5.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_reset_all_i
    SLICE_X86Y144        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     5.805 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.489     6.294    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X84Y145        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.563    14.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/s_dclk_i
    SLICE_X84Y145        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/C
                         clock pessimism             -0.003    14.462    
                         clock uncertainty           -0.066    14.396    
    SLICE_X84Y145        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082    14.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  8.020    

Slack (MET) :             8.020ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.301ns (18.046%)  route 1.367ns (81.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.900ns (routing 1.287ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.563ns (routing 1.184ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.900     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X91Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.739 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=3, routed)           0.878     5.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_reset_all_i
    SLICE_X86Y144        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     5.805 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.489     6.294    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X84Y145        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.563    14.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/s_dclk_i
    SLICE_X84Y145        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.003    14.462    
                         clock uncertainty           -0.066    14.396    
    SLICE_X84Y145        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082    14.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  8.020    

Slack (MET) :             8.020ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.301ns (18.046%)  route 1.367ns (81.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.900ns (routing 1.287ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.563ns (routing 1.184ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.900     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X91Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.739 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=3, routed)           0.878     5.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_reset_all_i
    SLICE_X86Y144        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     5.805 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.489     6.294    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X84Y145        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.563    14.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/s_dclk_i
    SLICE_X84Y145        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.003    14.462    
                         clock uncertainty           -0.066    14.396    
    SLICE_X84Y145        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082    14.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  8.020    

Slack (MET) :             8.020ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.301ns (18.046%)  route 1.367ns (81.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.900ns (routing 1.287ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.563ns (routing 1.184ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.900     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X91Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.739 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=3, routed)           0.878     5.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_reset_all_i
    SLICE_X86Y144        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     5.805 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.489     6.294    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X84Y145        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.563    14.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/s_dclk_i
    SLICE_X84Y145        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.003    14.462    
                         clock uncertainty           -0.066    14.396    
    SLICE_X84Y145        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082    14.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  8.020    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.301ns (18.154%)  route 1.357ns (81.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.900ns (routing 1.287ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.561ns (routing 1.184ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.900     4.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X91Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.739 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=3, routed)           0.878     5.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_reset_all_i
    SLICE_X86Y144        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     5.805 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.479     6.284    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X84Y145        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       2.561    14.463    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/s_dclk_i
    SLICE_X84Y145        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C
                         clock pessimism             -0.003    14.460    
                         clock uncertainty           -0.066    14.394    
    SLICE_X84Y145        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    14.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  8.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.242ns (routing 0.650ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.723ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.242     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y156        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.488     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.024     2.453    
    SLICE_X77Y156        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.242ns (routing 0.650ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.723ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.242     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.488     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.024     2.453    
    SLICE_X77Y156        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.242ns (routing 0.650ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.723ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.242     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.488     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.024     2.453    
    SLICE_X77Y156        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.242ns (routing 0.650ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.723ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.242     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.488     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.024     2.453    
    SLICE_X77Y156        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.242ns (routing 0.650ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.723ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.242     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.488     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.024     2.453    
    SLICE_X77Y156        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.242ns (routing 0.650ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.723ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.242     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.488     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.024     2.453    
    SLICE_X77Y156        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.242ns (routing 0.650ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.723ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.242     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.488     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.024     2.453    
    SLICE_X77Y156        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.242ns (routing 0.650ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.723ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.242     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.488     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.024     2.453    
    SLICE_X77Y156        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.048ns (21.053%)  route 0.180ns (78.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.242ns (routing 0.650ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.723ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.242     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.491     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.024     2.456    
    SLICE_X77Y156        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.048ns (21.053%)  route 0.180ns (78.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.242ns (routing 0.650ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.723ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.242     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.382 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y156        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=10927, routed)       1.491     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.024     2.456    
    SLICE_X77Y156        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.405ns (21.939%)  route 1.441ns (78.061%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.679ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.151     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y179        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     5.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.881     6.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.920    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.490    37.118    
                         clock uncertainty           -0.035    37.083    
    SLICE_X84Y138        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    37.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 30.786    

Slack (MET) :             30.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.405ns (21.939%)  route 1.441ns (78.061%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.679ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.151     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y179        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     5.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.881     6.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.920    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.490    37.118    
                         clock uncertainty           -0.035    37.083    
    SLICE_X84Y138        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    37.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 30.786    

Slack (MET) :             30.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.405ns (22.059%)  route 1.431ns (77.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 36.625 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.679ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.151     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y179        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     5.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.871     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.917    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.490    37.115    
                         clock uncertainty           -0.035    37.080    
    SLICE_X84Y138        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    36.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 30.793    

Slack (MET) :             30.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.405ns (22.059%)  route 1.431ns (77.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 36.625 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.679ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.151     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y179        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     5.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.871     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.917    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.490    37.115    
                         clock uncertainty           -0.035    37.080    
    SLICE_X84Y138        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    36.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 30.793    

Slack (MET) :             30.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.405ns (22.059%)  route 1.431ns (77.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 36.625 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.679ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.151     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y179        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     5.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.871     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.917    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.490    37.115    
                         clock uncertainty           -0.035    37.080    
    SLICE_X84Y138        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    36.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 30.793    

Slack (MET) :             30.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.405ns (22.059%)  route 1.431ns (77.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 36.625 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.679ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.151     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y179        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     5.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.871     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.917    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.490    37.115    
                         clock uncertainty           -0.035    37.080    
    SLICE_X84Y138        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    36.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 30.793    

Slack (MET) :             30.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.405ns (22.059%)  route 1.431ns (77.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 36.625 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.679ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.151     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y179        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     5.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.871     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.917    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.490    37.115    
                         clock uncertainty           -0.035    37.080    
    SLICE_X84Y138        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    36.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 30.793    

Slack (MET) :             30.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.405ns (22.059%)  route 1.431ns (77.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 36.625 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.679ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.151     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y179        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     5.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.871     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.917    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.490    37.115    
                         clock uncertainty           -0.035    37.080    
    SLICE_X84Y138        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    36.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 30.793    

Slack (MET) :             30.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.405ns (22.059%)  route 1.431ns (77.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 36.625 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.679ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.151     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y179        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     5.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.871     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.917    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.490    37.115    
                         clock uncertainty           -0.035    37.080    
    SLICE_X84Y138        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    36.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 30.793    

Slack (MET) :             30.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.405ns (22.059%)  route 1.431ns (77.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 36.625 - 33.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.737ns, distribution 1.492ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.679ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.057     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         2.229     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.409     4.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X85Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.151     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y179        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     5.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.871     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.633    34.633    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.917    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.490    37.115    
                         clock uncertainty           -0.035    37.080    
    SLICE_X84Y138        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    36.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 30.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.919ns (routing 0.347ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.383ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.919     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X77Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.077     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X77Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.448     1.992    
    SLICE_X77Y157        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.919ns (routing 0.347ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.383ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.919     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X77Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.077     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X77Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.448     1.992    
    SLICE_X77Y157        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.919ns (routing 0.347ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.383ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.919     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X77Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.077     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X77Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.448     1.992    
    SLICE_X77Y157        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.919ns (routing 0.347ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.383ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.919     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X77Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.077     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X77Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.448     1.992    
    SLICE_X77Y157        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.919ns (routing 0.347ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.383ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.919     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X77Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.077     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X77Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.448     1.992    
    SLICE_X77Y157        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.919ns (routing 0.347ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.383ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.919     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X77Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.083     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X77Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.448     1.998    
    SLICE_X77Y155        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.919ns (routing 0.347ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.383ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.919     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X77Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.083     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X77Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.448     1.998    
    SLICE_X77Y155        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.919ns (routing 0.347ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.383ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.919     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X77Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.083     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X77Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.448     1.998    
    SLICE_X77Y155        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.919ns (routing 0.347ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.383ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.919     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X77Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.083     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X77Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.448     1.998    
    SLICE_X77Y155        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.049ns (21.586%)  route 0.178ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.952ns (routing 0.347ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.383ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.952     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.178     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X92Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y57         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.113     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X92Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.448     2.028    
    SLICE_X92Y128        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.294ns (32.026%)  route 0.624ns (67.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 6.985 - 4.000 ) 
    Source Clock Delay      (SCD):    3.629ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.278ns (routing 0.002ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.002ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.278     3.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y124        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y124        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.746 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     3.917    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X72Y124        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.094 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.453     4.547    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X72Y123        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.131     6.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.582     7.567    
                         clock uncertainty           -0.035     7.531    
    SLICE_X72Y123        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     7.449    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.294ns (32.026%)  route 0.624ns (67.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 6.985 - 4.000 ) 
    Source Clock Delay      (SCD):    3.629ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.278ns (routing 0.002ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.002ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.278     3.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y124        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y124        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.746 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     3.917    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X72Y124        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.094 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.453     4.547    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X72Y123        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.131     6.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.582     7.567    
                         clock uncertainty           -0.035     7.531    
    SLICE_X72Y123        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082     7.449    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.294ns (32.026%)  route 0.624ns (67.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 6.985 - 4.000 ) 
    Source Clock Delay      (SCD):    3.629ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.278ns (routing 0.002ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.002ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.278     3.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y124        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y124        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.746 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     3.917    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X72Y124        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.094 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.453     4.547    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X72Y123        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.131     6.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.582     7.567    
                         clock uncertainty           -0.035     7.531    
    SLICE_X72Y123        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.082     7.449    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.114ns (17.378%)  route 0.542ns (82.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 6.987 - 4.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.002ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.002ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.288     3.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.542     4.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X73Y123        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.133     6.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X73Y123        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.600     7.587    
                         clock uncertainty           -0.035     7.552    
    SLICE_X73Y123        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     7.470    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.470    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.114ns (17.378%)  route 0.542ns (82.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 6.987 - 4.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.002ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.002ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.288     3.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.542     4.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X73Y123        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.133     6.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X73Y123        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.600     7.587    
                         clock uncertainty           -0.035     7.552    
    SLICE_X73Y123        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     7.470    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.470    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.114ns (17.378%)  route 0.542ns (82.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 6.987 - 4.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.002ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.002ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.288     3.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.542     4.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X73Y123        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.133     6.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X73Y123        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.600     7.587    
                         clock uncertainty           -0.035     7.552    
    SLICE_X73Y123        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     7.470    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          7.470    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.114ns (17.647%)  route 0.532ns (82.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 6.985 - 4.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.002ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.002ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.288     3.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.532     4.285    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X73Y123        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.131     6.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X73Y123        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.601     7.586    
                         clock uncertainty           -0.035     7.550    
    SLICE_X73Y123        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     7.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.114ns (17.647%)  route 0.532ns (82.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 6.985 - 4.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.002ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.002ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.288     3.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.532     4.285    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X73Y123        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.131     6.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X73Y123        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.601     7.586    
                         clock uncertainty           -0.035     7.550    
    SLICE_X73Y123        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     7.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.114ns (19.000%)  route 0.486ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 6.985 - 4.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.002ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.002ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.288     3.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.486     4.239    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X72Y121        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.131     6.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X72Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.581     7.566    
                         clock uncertainty           -0.035     7.531    
    SLICE_X72Y121        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082     7.449    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.114ns (19.000%)  route 0.486ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 6.985 - 4.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.002ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.002ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.268     2.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.288     3.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.486     4.239    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X72Y121        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.779     5.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.131     6.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X72Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.581     7.566    
                         clock uncertainty           -0.035     7.531    
    SLICE_X72Y121        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082     7.449    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                  3.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.048ns (19.355%)  route 0.200ns (80.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      0.549ns (routing 0.002ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.549     1.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y123        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.677 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.200     1.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X72Y124        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.649     2.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y124        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.405     1.720    
    SLICE_X72Y124        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.049ns (19.838%)  route 0.198ns (80.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.002ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.562     1.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.691 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     1.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X72Y122        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.664     2.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X72Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.441     1.699    
    SLICE_X72Y122        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.049ns (19.838%)  route 0.198ns (80.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.002ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.562     1.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.691 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     1.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X72Y122        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.664     2.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X72Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.441     1.699    
    SLICE_X72Y122        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.049ns (19.838%)  route 0.198ns (80.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.002ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.562     1.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.691 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     1.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X72Y122        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.664     2.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X72Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.441     1.699    
    SLICE_X72Y122        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.049ns (19.838%)  route 0.198ns (80.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.002ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.562     1.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.691 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     1.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X72Y122        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.664     2.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X72Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.441     1.699    
    SLICE_X72Y122        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.049ns (19.838%)  route 0.198ns (80.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.002ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.562     1.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.691 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     1.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X72Y122        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.664     2.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X72Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.441     1.699    
    SLICE_X72Y122        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.049ns (19.838%)  route 0.198ns (80.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.002ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.562     1.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.691 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     1.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X72Y122        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.664     2.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X72Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.441     1.699    
    SLICE_X72Y122        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.048ns (17.647%)  route 0.224ns (82.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.002ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.562     1.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.690 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.224     1.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X72Y122        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.666     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X72Y122        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism             -0.441     1.701    
    SLICE_X72Y122        FDPE (Remov_DFF_SLICEM_C_PRE)
                                                      0.005     1.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.048ns (17.647%)  route 0.224ns (82.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.002ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.562     1.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.690 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.224     1.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X72Y122        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.666     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X72Y122        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism             -0.441     1.701    
    SLICE_X72Y122        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.048ns (17.647%)  route 0.224ns (82.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.002ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.053     1.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.080 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.562     1.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y123        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.690 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.224     1.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X72Y122        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.666     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X72Y122        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism             -0.441     1.701    
    SLICE_X72Y122        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005     1.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.294ns (32.131%)  route 0.621ns (67.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 7.481 - 4.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.701ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.645ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.969     4.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y132        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.306 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     4.477    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X82Y132        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.654 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.450     5.104    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X82Y131        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.738     7.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.640     8.121    
                         clock uncertainty           -0.035     8.085    
    SLICE_X82Y131        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     8.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.294ns (32.131%)  route 0.621ns (67.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 7.481 - 4.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.701ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.645ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.969     4.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y132        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.306 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     4.477    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X82Y132        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.654 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.450     5.104    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X82Y131        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.738     7.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.640     8.121    
                         clock uncertainty           -0.035     8.085    
    SLICE_X82Y131        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082     8.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.294ns (32.131%)  route 0.621ns (67.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 7.481 - 4.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.701ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.645ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.969     4.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y132        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.306 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     4.477    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X82Y132        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.654 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.450     5.104    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X82Y131        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.738     7.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.640     8.121    
                         clock uncertainty           -0.035     8.085    
    SLICE_X82Y131        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.082     8.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.116ns (14.112%)  route 0.706ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 7.475 - 4.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.701ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.645ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.953     4.173    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.289 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.706     4.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y130        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.732     7.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y130        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism              0.577     8.052    
                         clock uncertainty           -0.035     8.016    
    SLICE_X80Y130        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     7.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.116ns (14.112%)  route 0.706ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 7.475 - 4.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.701ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.645ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.953     4.173    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.289 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.706     4.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y130        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.732     7.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y130        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism              0.577     8.052    
                         clock uncertainty           -0.035     8.016    
    SLICE_X80Y130        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     7.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.116ns (14.112%)  route 0.706ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 7.475 - 4.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.701ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.645ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.953     4.173    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.289 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.706     4.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y130        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.732     7.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y130        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism              0.577     8.052    
                         clock uncertainty           -0.035     8.016    
    SLICE_X80Y130        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     7.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.116ns (14.112%)  route 0.706ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 7.475 - 4.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.701ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.645ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.953     4.173    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.289 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.706     4.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y130        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.732     7.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y130        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism              0.577     8.052    
                         clock uncertainty           -0.035     8.016    
    SLICE_X80Y130        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     7.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.116ns (14.112%)  route 0.706ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 7.475 - 4.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.701ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.645ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.953     4.173    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.289 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.706     4.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y130        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.732     7.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y130        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism              0.577     8.052    
                         clock uncertainty           -0.035     8.016    
    SLICE_X80Y130        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     7.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.116ns (14.286%)  route 0.696ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 7.473 - 4.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.701ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.645ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.953     4.173    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.289 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.696     4.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y130        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.730     7.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y130        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism              0.577     8.050    
                         clock uncertainty           -0.035     8.014    
    SLICE_X80Y130        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     7.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.116ns (14.286%)  route 0.696ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 7.473 - 4.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.701ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.645ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.137     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.953     4.173    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.289 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.696     4.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y130        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.668     5.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.730     7.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y130        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism              0.577     8.050    
                         clock uncertainty           -0.035     8.014    
    SLICE_X80Y130        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     7.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Net Delay (Source):      0.826ns (routing 0.320ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.355ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.826     1.839    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X83Y137        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.887 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.185     2.072    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X82Y132        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.375    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y132        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.484     1.891    
    SLICE_X82Y132        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.896    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.049ns (18.992%)  route 0.209ns (81.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      0.831ns (routing 0.320ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.355ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.893 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.209     2.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X81Y132        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.979     2.368    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.455     1.913    
    SLICE_X81Y132        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.918    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.049ns (18.992%)  route 0.209ns (81.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      0.831ns (routing 0.320ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.355ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.893 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.209     2.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X81Y132        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.979     2.368    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.455     1.913    
    SLICE_X81Y132        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.918    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.049ns (18.992%)  route 0.209ns (81.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      0.831ns (routing 0.320ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.355ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.893 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.209     2.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X81Y132        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.979     2.368    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.455     1.913    
    SLICE_X81Y132        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.918    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.049ns (18.992%)  route 0.209ns (81.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      0.831ns (routing 0.320ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.355ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.893 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.209     2.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X81Y132        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.979     2.368    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.455     1.913    
    SLICE_X81Y132        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.918    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      0.831ns (routing 0.320ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.355ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.893 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.212     2.105    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X81Y132        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.981     2.370    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.455     1.915    
    SLICE_X81Y132        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     1.920    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      0.831ns (routing 0.320ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.355ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.893 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.212     2.105    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X81Y132        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.981     2.370    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.455     1.915    
    SLICE_X81Y132        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     1.920    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      0.831ns (routing 0.320ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.355ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.893 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.212     2.105    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X81Y132        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.981     2.370    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.455     1.915    
    SLICE_X81Y132        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     1.920    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      0.831ns (routing 0.320ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.355ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.893 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.212     2.105    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X81Y132        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.981     2.370    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.455     1.915    
    SLICE_X81Y132        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005     1.920    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      0.831ns (routing 0.320ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.355ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y131        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.893 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.212     2.105    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y132        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.981     2.370    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X81Y132        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.455     1.915    
    SLICE_X81Y132        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.920    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.294ns (38.684%)  route 0.466ns (61.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 7.247 - 4.000 ) 
    Source Clock Delay      (SCD):    3.920ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.705ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.648ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.971     3.920    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y158        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.037 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     4.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X81Y158        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.385 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.295     4.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X80Y158        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.729     7.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.532     7.779    
                         clock uncertainty           -0.035     7.743    
    SLICE_X80Y158        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     7.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.294ns (38.684%)  route 0.466ns (61.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 7.247 - 4.000 ) 
    Source Clock Delay      (SCD):    3.920ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.705ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.648ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.971     3.920    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y158        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.037 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     4.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X81Y158        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.385 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.295     4.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X80Y158        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.729     7.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.532     7.779    
                         clock uncertainty           -0.035     7.743    
    SLICE_X80Y158        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     7.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.294ns (38.684%)  route 0.466ns (61.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 7.247 - 4.000 ) 
    Source Clock Delay      (SCD):    3.920ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.705ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.648ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.971     3.920    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y158        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.037 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     4.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X81Y158        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.385 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.295     4.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X80Y158        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.729     7.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.532     7.779    
                         clock uncertainty           -0.035     7.743    
    SLICE_X80Y158        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     7.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.116ns (15.847%)  route 0.616ns (84.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 7.251 - 4.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.705ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.648ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.951     3.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.016 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.616     4.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.733     7.251    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism              0.595     7.846    
                         clock uncertainty           -0.035     7.811    
    SLICE_X80Y154        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     7.729    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.116ns (15.847%)  route 0.616ns (84.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 7.251 - 4.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.705ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.648ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.951     3.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.016 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.616     4.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y154        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.733     7.251    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism              0.595     7.846    
                         clock uncertainty           -0.035     7.811    
    SLICE_X80Y154        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     7.729    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.116ns (15.847%)  route 0.616ns (84.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 7.251 - 4.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.705ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.648ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.951     3.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.016 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.616     4.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.733     7.251    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism              0.595     7.846    
                         clock uncertainty           -0.035     7.811    
    SLICE_X80Y154        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     7.729    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.116ns (15.847%)  route 0.616ns (84.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 7.251 - 4.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.705ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.648ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.951     3.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.016 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.616     4.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.733     7.251    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism              0.595     7.846    
                         clock uncertainty           -0.035     7.811    
    SLICE_X80Y154        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     7.729    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.116ns (16.066%)  route 0.606ns (83.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 7.249 - 4.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.705ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.648ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.951     3.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.016 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.606     4.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y154        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.731     7.249    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism              0.595     7.844    
                         clock uncertainty           -0.035     7.809    
    SLICE_X80Y154        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     7.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.116ns (16.066%)  route 0.606ns (83.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 7.249 - 4.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.705ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.648ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.951     3.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.016 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.606     4.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.731     7.249    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism              0.595     7.844    
                         clock uncertainty           -0.035     7.809    
    SLICE_X80Y154        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     7.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.116ns (16.066%)  route 0.606ns (83.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 7.249 - 4.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.705ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.648ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.866     1.866    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.951     3.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.016 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.606     4.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.443     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.731     7.249    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                         clock pessimism              0.595     7.844    
                         clock uncertainty           -0.035     7.809    
    SLICE_X80Y154        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     7.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  3.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.049ns (21.586%)  route 0.178ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.836ns (routing 0.323ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.358ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.836     1.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X83Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y158        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.764 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.942    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y158        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.984     2.201    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.417     1.784    
    SLICE_X81Y158        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.789    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.825ns (routing 0.323ns, distribution 0.502ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.358ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.825     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.169     1.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X80Y156        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.977     2.194    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.448     1.746    
    SLICE_X80Y156        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.825ns (routing 0.323ns, distribution 0.502ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.358ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.825     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.169     1.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X80Y156        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.977     2.194    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.448     1.746    
    SLICE_X80Y156        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.825ns (routing 0.323ns, distribution 0.502ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.358ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.825     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.169     1.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X80Y156        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.977     2.194    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.448     1.746    
    SLICE_X80Y156        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.825ns (routing 0.323ns, distribution 0.502ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.358ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.825     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.169     1.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X80Y156        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.977     2.194    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.448     1.746    
    SLICE_X80Y156        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.825ns (routing 0.323ns, distribution 0.502ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.358ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.825     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     1.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X80Y156        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.980     2.197    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.448     1.749    
    SLICE_X80Y156        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.825ns (routing 0.323ns, distribution 0.502ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.358ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.825     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     1.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X80Y156        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.980     2.197    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.448     1.749    
    SLICE_X80Y156        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     1.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.825ns (routing 0.323ns, distribution 0.502ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.358ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.825     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     1.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X80Y156        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.980     2.197    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.448     1.749    
    SLICE_X80Y156        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.825ns (routing 0.323ns, distribution 0.502ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.358ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.825     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     1.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X80Y156        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.980     2.197    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.448     1.749    
    SLICE_X80Y156        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.825ns (routing 0.323ns, distribution 0.502ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.358ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.852     0.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.879 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.825     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y158        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.753 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     1.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X80Y156        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.186     1.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.980     2.197    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X80Y156        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.448     1.749    
    SLICE_X80Y156        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.114ns (13.240%)  route 0.747ns (86.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 6.879 - 4.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.281ns (routing 0.002ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.281     3.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.747     4.363    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X70Y167        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.135     6.879    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.494     7.373    
                         clock uncertainty           -0.035     7.337    
    SLICE_X70Y167        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     7.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.114ns (13.240%)  route 0.747ns (86.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 6.879 - 4.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.281ns (routing 0.002ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.281     3.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.747     4.363    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X70Y167        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.135     6.879    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.494     7.373    
                         clock uncertainty           -0.035     7.337    
    SLICE_X70Y167        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     7.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.114ns (13.240%)  route 0.747ns (86.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 6.879 - 4.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.281ns (routing 0.002ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.281     3.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.747     4.363    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X70Y167        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.135     6.879    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.494     7.373    
                         clock uncertainty           -0.035     7.337    
    SLICE_X70Y167        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     7.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.114ns (13.240%)  route 0.747ns (86.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 6.879 - 4.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.281ns (routing 0.002ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.281     3.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.747     4.363    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X70Y167        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.135     6.879    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.494     7.373    
                         clock uncertainty           -0.035     7.337    
    SLICE_X70Y167        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     7.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.114ns (13.240%)  route 0.747ns (86.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 6.879 - 4.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.281ns (routing 0.002ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.281     3.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.747     4.363    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X70Y167        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.135     6.879    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.494     7.373    
                         clock uncertainty           -0.035     7.337    
    SLICE_X70Y167        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     7.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.114ns (13.396%)  route 0.737ns (86.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 6.877 - 4.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.281ns (routing 0.002ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.002ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.281     3.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.737     4.353    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X70Y167        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.133     6.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.494     7.371    
                         clock uncertainty           -0.035     7.335    
    SLICE_X70Y167        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     7.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.114ns (13.396%)  route 0.737ns (86.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 6.877 - 4.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.281ns (routing 0.002ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.002ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.281     3.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.737     4.353    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X70Y167        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.133     6.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.494     7.371    
                         clock uncertainty           -0.035     7.335    
    SLICE_X70Y167        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     7.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.114ns (13.396%)  route 0.737ns (86.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 6.877 - 4.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.281ns (routing 0.002ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.002ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.281     3.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.737     4.353    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X70Y167        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.133     6.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.494     7.371    
                         clock uncertainty           -0.035     7.335    
    SLICE_X70Y167        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     7.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.114ns (13.396%)  route 0.737ns (86.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 6.877 - 4.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.281ns (routing 0.002ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.002ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.281     3.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.737     4.353    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X70Y167        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.133     6.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.494     7.371    
                         clock uncertainty           -0.035     7.335    
    SLICE_X70Y167        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     7.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.114ns (13.396%)  route 0.737ns (86.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 6.877 - 4.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.281ns (routing 0.002ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.002ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.281     3.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.737     4.353    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X70Y167        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          1.133     6.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X70Y167        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.494     7.371    
                         clock uncertainty           -0.035     7.335    
    SLICE_X70Y167        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     7.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  2.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.002ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.563     1.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     1.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X70Y169        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.646     2.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y169        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism             -0.383     1.650    
    SLICE_X70Y169        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     1.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.002ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.563     1.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     1.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X70Y169        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.646     2.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y169        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism             -0.383     1.650    
    SLICE_X70Y169        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.002ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.563     1.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     1.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X70Y169        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.646     2.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y169        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism             -0.383     1.650    
    SLICE_X70Y169        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.002ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.563     1.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     1.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X70Y169        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.646     2.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y169        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism             -0.383     1.650    
    SLICE_X70Y169        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.563     1.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     1.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X70Y168        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.650     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism             -0.383     1.654    
    SLICE_X70Y168        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.563     1.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     1.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X70Y168        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.650     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                         clock pessimism             -0.383     1.654    
    SLICE_X70Y168        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.563     1.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     1.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X70Y168        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.650     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.383     1.654    
    SLICE_X70Y168        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.563     1.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     1.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X70Y168        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.650     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.383     1.654    
    SLICE_X70Y168        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.563     1.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     1.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X70Y168        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.650     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism             -0.383     1.654    
    SLICE_X70Y168        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.986     0.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.563     1.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X71Y168        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     1.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X70Y168        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y11  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.650     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X70Y168        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism             -0.383     1.654    
    SLICE_X70Y168        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.133    





