run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc5vlx110tff1136-1
-top ddr2_sdram_wrapper
-ifmt MIXED
-ifn ddr2_sdram_wrapper_xst.prj
-ofn ../implementation/ddr2_sdram_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation/ddr2_sdram_wrapper}
-vlgincdir {"C:\Users\fpga10\FPGAproj\pcores\" "C:\XilinxSuite\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }
