# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 12:42:53 on Nov 24,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.stallmem
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# log -howmany -rec /* 
# 6044
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Addr : xxxx state : xxx, counter; X, inc: x, clr: x
# Addr : 0000 state : 000, counter; 0, inc: 0, clr: 0
# Addr : 0000 state : 000, counter; 0, inc: 0, clr: 0
# Addr : 0000 state : 000, counter; 0, inc: 0, clr: 0
# Addr : 0000 state : 001, counter; 0, inc: 0, clr: 0
# Addr : 0000 state : 011, counter; 0, inc: 0, clr: 0
# Addr : 0000 state : 100, counter; 0, inc: 1, clr: 0
# Addr : 0000 state : 011, counter; 0, inc: 0, clr: 0
# Addr : 0000 state : 100, counter; 2, inc: 1, clr: 0
# Addr : 0000 state : 011, counter; 2, inc: 0, clr: 0
# Addr : 0000 state : 100, counter; 4, inc: 1, clr: 0
# Addr : 0000 state : 011, counter; 4, inc: 0, clr: 0
# Addr : 0000 state : 100, counter; 6, inc: 0, clr: 0
# Addr : 0000 state : 110, counter; 6, inc: 0, clr: 1
# Addr : 0000 state : 111, counter; 6, inc: 0, clr: 0
# Addr : 0000 state : 000, counter; 0, inc: 0, clr: 0
# Addr : 0002 state : 001, counter; 0, inc: 0, clr: 0
# Addr : 0002 state : 111, counter; 0, inc: 0, clr: 0
# Addr : 0002 state : 000, counter; 0, inc: 0, clr: 0
# Addr : 0004 state : 001, counter; 0, inc: 0, clr: 0
# Addr : 0004 state : 111, counter; 0, inc: 0, clr: 0
# Addr : 0004 state : 000, counter; 0, inc: 0, clr: 0
# Addr : 0006 state : 001, counter; 0, inc: 0, clr: 0
# Addr : 0006 state : 111, counter; 0, inc: 0, clr: 0
# Addr : 0006 state : 000, counter; 0, inc: 0, clr: 0
# Addr : 0008 state : 001, counter; 0, inc: 0, clr: 0
# Addr : 0008 state : 011, counter; 0, inc: 0, clr: 0
# Addr : 0008 state : 100, counter; 0, inc: 1, clr: 0
# Addr : 0008 state : 011, counter; 0, inc: 0, clr: 0
# Addr : 0008 state : 100, counter; 2, inc: 1, clr: 0
# Addr : 0008 state : 011, counter; 2, inc: 0, clr: 0
# Addr : 0008 state : 100, counter; 4, inc: 1, clr: 0
# Addr : 0008 state : 011, counter; 4, inc: 0, clr: 0
# Addr : 0008 state : 100, counter; 6, inc: 0, clr: 0
# Addr : 0008 state : 110, counter; 6, inc: 0, clr: 1
# Addr : 0008 state : 111, counter; 6, inc: 0, clr: 0
# Addr : 0008 state : 000, counter; 0, inc: 0, clr: 0
# Addr : 000a state : 001, counter; 0, inc: 0, clr: 0
# Addr : 000a state : 111, counter; 0, inc: 0, clr: 0
# Addr : 000a state : 000, counter; 0, inc: 0, clr: 0
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:42:54 on Nov 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
