$date
   Fri Jun  7 11:07:11 2024
$end

$version
  2023.2
  $dumpfile ("lab01.vcd") 
$end

$timescale
  1ps
$end

$scope module lab01_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 1 # tick_100_2 $end
$var wire 1 $ tick_100_5 $end
$var wire 1 % tick_100_50 $end
$var integer 32 & totalTests [31:0] $end
$var integer 32 ' failedTests [31:0] $end
$var integer 32 ( count [31:0] $end
$var integer 32 ) high_count [31:0] $end
$var reg 1 * last_tick $end
$var integer 32 + transition_count [31:0] $end
$scope module uut_100_2 $end
$var wire 1 , src_clk $end
$var wire 1 - enable $end
$var wire 1 # tick $end
$var reg 32 . counter [31:0] $end
$var reg 1 / tick_reg $end
$upscope $end
$scope module uut_100_5 $end
$var wire 1 0 src_clk $end
$var wire 1 - enable $end
$var wire 1 $ tick $end
$var reg 32 1 counter [31:0] $end
$var reg 1 2 tick_reg $end
$upscope $end
$scope module uut_100_50 $end
$var wire 1 3 src_clk $end
$var wire 1 - enable $end
$var wire 1 % tick $end
$var reg 32 4 counter [31:0] $end
$var reg 1 5 tick_reg $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
1"
0#
0$
0%
b0 &
b0 '
b0 (
b0 )
0*
b0 +
0,
1-
b0 .
0/
00
b0 1
02
03
b0 4
05
$end

#50000
1!
1%
1,
b1 .
10
b1 1
13
15

#100000
0!
0"
0,
00
03

#150000
1!
0%
1,
b10 .
10
b10 1
13
05

#160000
b1 &

#200000
0!
0,
00
03

#250000
1!
1%
b1 (
1,
b11 .
10
b11 1
13
15

#300000
0!
0,
00
03

#350000
1!
0%
b10 (
1,
b100 .
10
b100 1
13
05

#400000
0!
0,
00
03

#450000
1!
1%
b11 (
1,
b101 .
10
b101 1
13
15

#500000
0!
0,
00
03

#550000
1!
0%
b100 (
1,
b110 .
10
b110 1
13
05

#600000
0!
0,
00
03

#650000
1!
1%
b101 (
1,
b111 .
10
b111 1
13
15

#700000
0!
0,
00
03

#750000
1!
0%
b110 (
1,
b1000 .
10
b1000 1
13
05

#800000
0!
0,
00
03

#850000
1!
1%
b111 (
1,
b1001 .
10
b1001 1
13
15

#900000
0!
0,
00
03

#950000
1!
1$
0%
b1000 (
1,
b1010 .
10
b0 1
12
13
05

#1000000
0!
0,
00
03
