-- VHDL for IBM SMS ALD page 17.11.02.1
-- Title: EDIT TRANSLATOR
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/6/2020 8:07:52 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_11_02_1_EDIT_TRANSLATOR is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_B_CH_4_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_B_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_A_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_8_AND_NOT_1_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_4_AND_NOT_2_BIT:	 in STD_LOGIC;
		PS_B_CH_8_BIT:	 in STD_LOGIC;
		PS_B_CH_A_BIT:	 in STD_LOGIC;
		PS_B_CH_2_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_8_BIT:	 in STD_LOGIC;
		PS_B_CH_B_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_2_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_1_BIT:	 in STD_LOGIC;
		PS_B_CH_1_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_4_BIT:	 in STD_LOGIC;
		PS_NOT_SIG_DIGIT:	 out STD_LOGIC;
		PS_NOT_COMMA:	 out STD_LOGIC;
		PS_NOT_MINUS_SYMBOL:	 out STD_LOGIC;
		PS_NOT_DECIMAL:	 out STD_LOGIC;
		MS_NOT_DECIMAL:	 out STD_LOGIC);
end ALD_17_11_02_1_EDIT_TRANSLATOR;

architecture behavioral of ALD_17_11_02_1_EDIT_TRANSLATOR is 

	signal OUT_3A_NoPin: STD_LOGIC;
	signal OUT_2A_A: STD_LOGIC;
	signal OUT_3B_NoPin: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_3C_R: STD_LOGIC;
	signal OUT_3D_G: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_3F_G: STD_LOGIC;
	signal OUT_3G_G: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_3H_K: STD_LOGIC;
	signal OUT_5I_G: STD_LOGIC;
	signal OUT_2I_C: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;
	signal OUT_DOT_1F: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;

begin

	OUT_3A_NoPin <= NOT(PS_B_CH_8_BIT AND PS_B_CH_4_BIT );
	OUT_2A_A <= NOT(OUT_3A_NoPin AND OUT_3B_NoPin );
	OUT_3B_NoPin <= NOT(PS_B_CH_8_BIT AND PS_B_CH_2_BIT );
	OUT_2B_C <= NOT(PS_B_CH_NOT_B_BIT AND OUT_3C_R AND PS_B_CH_NOT_A_BIT );
	OUT_3C_R <= NOT(PS_B_CH_NOT_8_AND_NOT_1_BIT AND PS_B_CH_NOT_4_AND_NOT_2_BIT );
	OUT_3D_G <= NOT(PS_B_CH_NOT_B_BIT AND PS_B_CH_A_BIT AND PS_B_CH_8_BIT );
	OUT_3E_G <= NOT(PS_B_CH_NOT_4_BIT AND PS_B_CH_2_BIT AND PS_B_CH_1_BIT );
	OUT_3F_G <= NOT(PS_B_CH_B_BIT AND PS_B_CH_NOT_A_BIT AND PS_B_CH_NOT_8_BIT );
	OUT_3G_G <= NOT(PS_B_CH_NOT_4_BIT AND PS_B_CH_NOT_2_BIT AND PS_B_CH_NOT_1_BIT );
	OUT_4H_G <= NOT(PS_B_CH_B_BIT AND PS_B_CH_A_BIT AND PS_B_CH_8_BIT );
	OUT_3H_K <= OUT_DOT_4H;
	OUT_5I_G <= NOT(PS_B_CH_NOT_4_BIT AND PS_B_CH_2_BIT AND PS_B_CH_1_BIT );
	OUT_2I_C <= NOT(OUT_3H_K );
	OUT_DOT_1A <= OUT_2A_A OR OUT_2B_C;
	OUT_DOT_1D <= OUT_3D_G OR OUT_3E_G;
	OUT_DOT_1F <= OUT_3F_G OR OUT_3G_G;
	OUT_DOT_4H <= OUT_4H_G OR OUT_5I_G;

	PS_NOT_DECIMAL <= OUT_3H_K;
	MS_NOT_DECIMAL <= OUT_2I_C;
	PS_NOT_SIG_DIGIT <= OUT_DOT_1A;
	PS_NOT_COMMA <= OUT_DOT_1D;
	PS_NOT_MINUS_SYMBOL <= OUT_DOT_1F;


end;
