
Program10_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001cb0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00001cb0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000bc  20000434  000020e4  00020434  2**2
                  ALLOC
  3 .stack        00002000  200004f0  000021a0  00020434  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
  6 .debug_info   000171a9  00000000  00000000  000204b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000145b  00000000  00000000  0003765e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000005b8  00000000  00000000  00038ab9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000268  00000000  00000000  00039071  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000001d0  00000000  00000000  000392d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00012729  00000000  00000000  000394a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00004eea  00000000  00000000  0004bbd2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006f79a  00000000  00000000  00050abc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000778  00000000  00000000  000c0258  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	f0 24 00 20 5d 03 00 00 59 03 00 00 59 03 00 00     .$. ]...Y...Y...
	...
      2c:	59 03 00 00 00 00 00 00 00 00 00 00 59 03 00 00     Y...........Y...
      3c:	91 09 00 00 59 03 00 00 59 03 00 00 59 03 00 00     ....Y...Y...Y...
      4c:	59 03 00 00 59 03 00 00 59 03 00 00 59 03 00 00     Y...Y...Y...Y...
      5c:	59 03 00 00 59 03 00 00 59 03 00 00 59 03 00 00     Y...Y...Y...Y...
      6c:	59 03 00 00 59 03 00 00 e1 0c 00 00 59 03 00 00     Y...Y.......Y...
      7c:	59 03 00 00 59 03 00 00 59 03 00 00 29 03 00 00     Y...Y...Y...)...
      8c:	59 03 00 00 59 03 00 00 00 00 00 00 00 00 00 00     Y...Y...........
      9c:	59 03 00 00 59 03 00 00 59 03 00 00 59 03 00 00     Y...Y...Y...Y...
      ac:	59 03 00 00 00 00 00 00                             Y.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000434 	.word	0x20000434
      d4:	00000000 	.word	0x00000000
      d8:	00001cb0 	.word	0x00001cb0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000438 	.word	0x20000438
     108:	00001cb0 	.word	0x00001cb0
     10c:	00001cb0 	.word	0x00001cb0
     110:	00000000 	.word	0x00000000

00000114 <buttons_init>:
//
//------------------------------------------------------------------------------

//=============================================================================
void buttons_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	
	PORT ->Group[0].DIRCLR.reg = PORT_PA04 | PORT_PA08 | PORT_PA20;//PA20 is the joystick
     116:	4b18      	ldr	r3, [pc, #96]	; (178 <buttons_init+0x64>)
     118:	4a18      	ldr	r2, [pc, #96]	; (17c <buttons_init+0x68>)
     11a:	605a      	str	r2, [r3, #4]
	PORT ->Group[1].DIRCLR.reg = (1 << 9) | PORT_PB08;
     11c:	21c0      	movs	r1, #192	; 0xc0
     11e:	0089      	lsls	r1, r1, #2
     120:	2284      	movs	r2, #132	; 0x84
     122:	5099      	str	r1, [r3, r2]
	
	PORT ->Group[0].PINCFG[4].bit.INEN = 1;
     124:	2544      	movs	r5, #68	; 0x44
     126:	5d5a      	ldrb	r2, [r3, r5]
     128:	2102      	movs	r1, #2
     12a:	430a      	orrs	r2, r1
     12c:	555a      	strb	r2, [r3, r5]
	PORT ->Group[0].PINCFG[8].bit.INEN = 1;
     12e:	2448      	movs	r4, #72	; 0x48
     130:	5d1a      	ldrb	r2, [r3, r4]
     132:	430a      	orrs	r2, r1
     134:	551a      	strb	r2, [r3, r4]
	PORT ->Group[1].PINCFG[9].bit.INEN = 1;
     136:	20c9      	movs	r0, #201	; 0xc9
     138:	5c1a      	ldrb	r2, [r3, r0]
     13a:	430a      	orrs	r2, r1
     13c:	541a      	strb	r2, [r3, r0]
	PORT ->Group[0].PINCFG[20].bit.INEN = 1;
     13e:	2254      	movs	r2, #84	; 0x54
     140:	5c9e      	ldrb	r6, [r3, r2]
     142:	4331      	orrs	r1, r6
     144:	5499      	strb	r1, [r3, r2]
	//PORT ->Group[1].PINCFG[8].bit.INEN = 1;
	
	PORT->Group[0].PINCFG[4].bit.PULLEN = 1;
     146:	5d5e      	ldrb	r6, [r3, r5]
     148:	2104      	movs	r1, #4
     14a:	430e      	orrs	r6, r1
     14c:	555e      	strb	r6, [r3, r5]
	PORT->Group[0].OUTSET.reg = PORT_PA04; // enable pull-up
     14e:	3d34      	subs	r5, #52	; 0x34
     150:	619d      	str	r5, [r3, #24]

	PORT->Group[0].PINCFG[8].bit.PULLEN = 1;
     152:	5d1d      	ldrb	r5, [r3, r4]
     154:	430d      	orrs	r5, r1
     156:	551d      	strb	r5, [r3, r4]
	PORT->Group[0].OUTSET.reg = PORT_PA08; // enable pull-up
     158:	34b8      	adds	r4, #184	; 0xb8
     15a:	619c      	str	r4, [r3, #24]

	PORT->Group[1].PINCFG[9].bit.PULLEN = 1;
     15c:	5c1c      	ldrb	r4, [r3, r0]
     15e:	430c      	orrs	r4, r1
     160:	541c      	strb	r4, [r3, r0]
	PORT->Group[1].OUTSET.reg = PORT_PB09; // enable pull-up
     162:	2480      	movs	r4, #128	; 0x80
     164:	00a4      	lsls	r4, r4, #2
     166:	3831      	subs	r0, #49	; 0x31
     168:	501c      	str	r4, [r3, r0]
	
	PORT->Group[0].PINCFG[20].bit.PULLEN = 1;
     16a:	5c98      	ldrb	r0, [r3, r2]
     16c:	4301      	orrs	r1, r0
     16e:	5499      	strb	r1, [r3, r2]
	PORT->Group[0].OUTSET.reg = PORT_PA20; // enable pull-up
     170:	2280      	movs	r2, #128	; 0x80
     172:	0352      	lsls	r2, r2, #13
     174:	619a      	str	r2, [r3, #24]
	//PORT->Group[1].OUTSET.reg = PORT_PB08; // enable pull-up
	
	
	//PORT->Group[1].DIRCLR.reg = (1 << 0) | (1 << 1) | (1 << 2);
	
}
     176:	bd70      	pop	{r4, r5, r6, pc}
     178:	41004400 	.word	0x41004400
     17c:	00100110 	.word	0x00100110

00000180 <buttons_returnButtonValues>:
	yValue_jstck = (PORT ->Group[1].IN.reg & PORT_PB08) == 0;
}*/
//==============================================================================
uint8_t buttons_returnButtonValues()//This does not return the joystick.
{
	which_button_pressed = 0;
     180:	2200      	movs	r2, #0
     182:	4b2a      	ldr	r3, [pc, #168]	; (22c <buttons_returnButtonValues+0xac>)
     184:	701a      	strb	r2, [r3, #0]
	btnActive = (PORT->Group[0].IN.reg & PORT_PA08) == 0;
     186:	4a2a      	ldr	r2, [pc, #168]	; (230 <buttons_returnButtonValues+0xb0>)
     188:	6a13      	ldr	r3, [r2, #32]
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0049      	lsls	r1, r1, #1
     18e:	400b      	ands	r3, r1
     190:	4259      	negs	r1, r3
     192:	414b      	adcs	r3, r1
     194:	b2db      	uxtb	r3, r3
     196:	4927      	ldr	r1, [pc, #156]	; (234 <buttons_returnButtonValues+0xb4>)
     198:	700b      	strb	r3, [r1, #0]
	PB09_high = (PORT ->Group[1].IN.reg & PORT_PB09) == 0;
     19a:	23a0      	movs	r3, #160	; 0xa0
     19c:	58d3      	ldr	r3, [r2, r3]
     19e:	2080      	movs	r0, #128	; 0x80
     1a0:	0080      	lsls	r0, r0, #2
     1a2:	4003      	ands	r3, r0
     1a4:	4258      	negs	r0, r3
     1a6:	4143      	adcs	r3, r0
     1a8:	b2db      	uxtb	r3, r3
     1aa:	4823      	ldr	r0, [pc, #140]	; (238 <buttons_returnButtonValues+0xb8>)
     1ac:	7003      	strb	r3, [r0, #0]
	PA04_high = (PORT->Group[0].IN.reg & PORT_PA04) ==0;
     1ae:	6a12      	ldr	r2, [r2, #32]
     1b0:	2310      	movs	r3, #16
     1b2:	4013      	ands	r3, r2
     1b4:	425a      	negs	r2, r3
     1b6:	4153      	adcs	r3, r2
     1b8:	b2db      	uxtb	r3, r3
     1ba:	7043      	strb	r3, [r0, #1]
	if (!btnActive)
     1bc:	780b      	ldrb	r3, [r1, #0]
     1be:	2b00      	cmp	r3, #0
     1c0:	d12f      	bne.n	222 <buttons_returnButtonValues+0xa2>
	{
		if(!PA04_high & !PB09_high)
     1c2:	7842      	ldrb	r2, [r0, #1]
     1c4:	7803      	ldrb	r3, [r0, #0]
     1c6:	b2db      	uxtb	r3, r3
     1c8:	2a00      	cmp	r2, #0
     1ca:	d104      	bne.n	1d6 <buttons_returnButtonValues+0x56>
     1cc:	2b00      	cmp	r3, #0
     1ce:	d102      	bne.n	1d6 <buttons_returnButtonValues+0x56>
		{
			which_button_pressed = S3_pressed;
     1d0:	3204      	adds	r2, #4
     1d2:	4b16      	ldr	r3, [pc, #88]	; (22c <buttons_returnButtonValues+0xac>)
     1d4:	701a      	strb	r2, [r3, #0]
		}
		
		if(!PA04_high & PB09_high)
     1d6:	4a18      	ldr	r2, [pc, #96]	; (238 <buttons_returnButtonValues+0xb8>)
     1d8:	7853      	ldrb	r3, [r2, #1]
     1da:	2101      	movs	r1, #1
     1dc:	404b      	eors	r3, r1
     1de:	b2db      	uxtb	r3, r3
     1e0:	7812      	ldrb	r2, [r2, #0]
     1e2:	b2d2      	uxtb	r2, r2
     1e4:	2b00      	cmp	r3, #0
     1e6:	d004      	beq.n	1f2 <buttons_returnButtonValues+0x72>
     1e8:	2a00      	cmp	r2, #0
     1ea:	d002      	beq.n	1f2 <buttons_returnButtonValues+0x72>
		{
			which_button_pressed = S2_pressed;
     1ec:	2203      	movs	r2, #3
     1ee:	4b0f      	ldr	r3, [pc, #60]	; (22c <buttons_returnButtonValues+0xac>)
     1f0:	701a      	strb	r2, [r3, #0]
		}
		
		if(PA04_high & !PB09_high)
     1f2:	4b11      	ldr	r3, [pc, #68]	; (238 <buttons_returnButtonValues+0xb8>)
     1f4:	785a      	ldrb	r2, [r3, #1]
     1f6:	781b      	ldrb	r3, [r3, #0]
     1f8:	2101      	movs	r1, #1
     1fa:	404b      	eors	r3, r1
     1fc:	b2db      	uxtb	r3, r3
     1fe:	2a00      	cmp	r2, #0
     200:	d004      	beq.n	20c <buttons_returnButtonValues+0x8c>
     202:	2b00      	cmp	r3, #0
     204:	d002      	beq.n	20c <buttons_returnButtonValues+0x8c>
		{
			which_button_pressed = S1_pressed;
     206:	2202      	movs	r2, #2
     208:	4b08      	ldr	r3, [pc, #32]	; (22c <buttons_returnButtonValues+0xac>)
     20a:	701a      	strb	r2, [r3, #0]
		}
		
		if(PA04_high & PB09_high)
     20c:	4b0a      	ldr	r3, [pc, #40]	; (238 <buttons_returnButtonValues+0xb8>)
     20e:	785a      	ldrb	r2, [r3, #1]
     210:	781b      	ldrb	r3, [r3, #0]
     212:	b2db      	uxtb	r3, r3
     214:	2a00      	cmp	r2, #0
     216:	d004      	beq.n	222 <buttons_returnButtonValues+0xa2>
     218:	2b00      	cmp	r3, #0
     21a:	d002      	beq.n	222 <buttons_returnButtonValues+0xa2>
		{
			which_button_pressed = S0_pressed;
     21c:	2201      	movs	r2, #1
     21e:	4b03      	ldr	r3, [pc, #12]	; (22c <buttons_returnButtonValues+0xac>)
     220:	701a      	strb	r2, [r3, #0]
		}
		
		
	}
	return which_button_pressed;
     222:	4b02      	ldr	r3, [pc, #8]	; (22c <buttons_returnButtonValues+0xac>)
     224:	7818      	ldrb	r0, [r3, #0]
     226:	b2c0      	uxtb	r0, r0
}
     228:	4770      	bx	lr
     22a:	46c0      	nop			; (mov r8, r8)
     22c:	20000497 	.word	0x20000497
     230:	41004400 	.word	0x41004400
     234:	20000495 	.word	0x20000495
     238:	20000450 	.word	0x20000450

0000023c <counter_set>:
void counter_set(uint32_t value)  
{
// Set the Period to be value + 1 Events - as we are zero-base counting
//TC3->COUNT16.CC[0] = value;
// If we were in MFRQ mode, do this
TC3->COUNT16.CC->reg = value;
     23c:	b280      	uxth	r0, r0
     23e:	4b03      	ldr	r3, [pc, #12]	; (24c <counter_set+0x10>)
     240:	8018      	strh	r0, [r3, #0]
while (TC3->COUNT16.STATUS.bit.SYNCBUSY);
     242:	4b03      	ldr	r3, [pc, #12]	; (250 <counter_set+0x14>)
     244:	7bdb      	ldrb	r3, [r3, #15]
     246:	09db      	lsrs	r3, r3, #7
     248:	d1fb      	bne.n	242 <counter_set+0x6>
}
     24a:	4770      	bx	lr
     24c:	42002c18 	.word	0x42002c18
     250:	42002c00 	.word	0x42002c00

00000254 <counter_enable>:

//============================================================================
void counter_enable()
{
TC3->COUNT16.CTRLA.bit.ENABLE = 1;
     254:	4a04      	ldr	r2, [pc, #16]	; (268 <counter_enable+0x14>)
     256:	8813      	ldrh	r3, [r2, #0]
     258:	2102      	movs	r1, #2
     25a:	430b      	orrs	r3, r1
     25c:	8013      	strh	r3, [r2, #0]
while (TC3->COUNT16.STATUS.bit.SYNCBUSY);
     25e:	4b02      	ldr	r3, [pc, #8]	; (268 <counter_enable+0x14>)
     260:	7bdb      	ldrb	r3, [r3, #15]
     262:	09db      	lsrs	r3, r3, #7
     264:	d1fb      	bne.n	25e <counter_enable+0xa>

}
     266:	4770      	bx	lr
     268:	42002c00 	.word	0x42002c00

0000026c <counter_disable>:

//============================================================================
void counter_disable()
{
TC3->COUNT16.CTRLA.bit.ENABLE = 0;
     26c:	4a04      	ldr	r2, [pc, #16]	; (280 <counter_disable+0x14>)
     26e:	8813      	ldrh	r3, [r2, #0]
     270:	2102      	movs	r1, #2
     272:	438b      	bics	r3, r1
     274:	8013      	strh	r3, [r2, #0]
while (TC3->COUNT16.STATUS.bit.SYNCBUSY);
     276:	4b02      	ldr	r3, [pc, #8]	; (280 <counter_disable+0x14>)
     278:	7bdb      	ldrb	r3, [r3, #15]
     27a:	09db      	lsrs	r3, r3, #7
     27c:	d1fb      	bne.n	276 <counter_disable+0xa>
}
     27e:	4770      	bx	lr
     280:	42002c00 	.word	0x42002c00

00000284 <counter_init>:
{
     284:	b510      	push	{r4, lr}
  PM->APBCMASK.bit.TC3_ = 1;
     286:	4a1a      	ldr	r2, [pc, #104]	; (2f0 <counter_init+0x6c>)
     288:	6a11      	ldr	r1, [r2, #32]
     28a:	2380      	movs	r3, #128	; 0x80
     28c:	011b      	lsls	r3, r3, #4
     28e:	430b      	orrs	r3, r1
     290:	6213      	str	r3, [r2, #32]
PORT->Group[0].DIRSET.reg = (1 << 7);
     292:	4b18      	ldr	r3, [pc, #96]	; (2f4 <counter_init+0x70>)
     294:	2280      	movs	r2, #128	; 0x80
     296:	609a      	str	r2, [r3, #8]
PORT->Group[0].DIRSET.reg = (1 << 14);
     298:	2280      	movs	r2, #128	; 0x80
     29a:	01d2      	lsls	r2, r2, #7
     29c:	609a      	str	r2, [r3, #8]
GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_TCC2_TC3) |
     29e:	4a16      	ldr	r2, [pc, #88]	; (2f8 <counter_init+0x74>)
     2a0:	4b16      	ldr	r3, [pc, #88]	; (2fc <counter_init+0x78>)
     2a2:	805a      	strh	r2, [r3, #2]
    while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
     2a4:	4b15      	ldr	r3, [pc, #84]	; (2fc <counter_init+0x78>)
     2a6:	785b      	ldrb	r3, [r3, #1]
     2a8:	b25b      	sxtb	r3, r3
     2aa:	2b00      	cmp	r3, #0
     2ac:	dbfa      	blt.n	2a4 <counter_init+0x20>
    counter_disable();
     2ae:	4b14      	ldr	r3, [pc, #80]	; (300 <counter_init+0x7c>)
     2b0:	4798      	blx	r3
TC3->COUNT16.INTENSET.reg = TC_INTENSET_OVF;  // Enable overflow interrupt
     2b2:	4b14      	ldr	r3, [pc, #80]	; (304 <counter_init+0x80>)
     2b4:	2201      	movs	r2, #1
     2b6:	735a      	strb	r2, [r3, #13]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
     2b8:	2180      	movs	r1, #128	; 0x80
     2ba:	02c9      	lsls	r1, r1, #11
     2bc:	4a12      	ldr	r2, [pc, #72]	; (308 <counter_init+0x84>)
     2be:	6011      	str	r1, [r2, #0]
TC3->COUNT16.CTRLA.bit.MODE = TC_CTRLA_MODE_COUNT16_Val;
     2c0:	881a      	ldrh	r2, [r3, #0]
     2c2:	210c      	movs	r1, #12
     2c4:	438a      	bics	r2, r1
     2c6:	801a      	strh	r2, [r3, #0]
TC3->COUNT16.CTRLA.bit.WAVEGEN = TC_CTRLA_WAVEGEN_MFRQ_Val;
     2c8:	881a      	ldrh	r2, [r3, #0]
     2ca:	3154      	adds	r1, #84	; 0x54
     2cc:	438a      	bics	r2, r1
     2ce:	2120      	movs	r1, #32
     2d0:	430a      	orrs	r2, r1
     2d2:	801a      	strh	r2, [r3, #0]
TC3->COUNT16.EVCTRL.bit.EVACT = TC_EVCTRL_EVACT_COUNT_Val;
     2d4:	895a      	ldrh	r2, [r3, #10]
     2d6:	2007      	movs	r0, #7
     2d8:	4382      	bics	r2, r0
     2da:	2002      	movs	r0, #2
     2dc:	4302      	orrs	r2, r0
     2de:	815a      	strh	r2, [r3, #10]
TC3->COUNT16.EVCTRL.bit.TCEI = 1;
     2e0:	895a      	ldrh	r2, [r3, #10]
     2e2:	430a      	orrs	r2, r1
     2e4:	815a      	strh	r2, [r3, #10]
counter_set((2 * 4096));
     2e6:	2080      	movs	r0, #128	; 0x80
     2e8:	0180      	lsls	r0, r0, #6
     2ea:	4b08      	ldr	r3, [pc, #32]	; (30c <counter_init+0x88>)
     2ec:	4798      	blx	r3
}
     2ee:	bd10      	pop	{r4, pc}
     2f0:	40000400 	.word	0x40000400
     2f4:	41004400 	.word	0x41004400
     2f8:	0000401b 	.word	0x0000401b
     2fc:	40000c00 	.word	0x40000c00
     300:	0000026d 	.word	0x0000026d
     304:	42002c00 	.word	0x42002c00
     308:	e000e100 	.word	0xe000e100
     30c:	0000023d 	.word	0x0000023d

00000310 <counter_get_blankFlag>:

//============================================================================
uint8_t counter_get_blankFlag()
{
return blank_flag;
     310:	4b01      	ldr	r3, [pc, #4]	; (318 <counter_get_blankFlag+0x8>)
     312:	7818      	ldrb	r0, [r3, #0]
     314:	b2c0      	uxtb	r0, r0
}
     316:	4770      	bx	lr
     318:	20000452 	.word	0x20000452

0000031c <counter_clear_blank_flag>:

//============================================================================
void counter_clear_blank_flag()
{
blank_flag = 0;
     31c:	2200      	movs	r2, #0
     31e:	4b01      	ldr	r3, [pc, #4]	; (324 <counter_clear_blank_flag+0x8>)
     320:	701a      	strb	r2, [r3, #0]
}
     322:	4770      	bx	lr
     324:	20000452 	.word	0x20000452

00000328 <TC3_Handler>:
//     | .__/ |  \  .__/
//
//------------------------------------------------------------------------------
void TC3_Handler(void)
{
if (TC3->COUNT16.INTFLAG.bit.OVF)
     328:	4b08      	ldr	r3, [pc, #32]	; (34c <TC3_Handler+0x24>)
     32a:	7b9b      	ldrb	r3, [r3, #14]
     32c:	07db      	lsls	r3, r3, #31
     32e:	d50c      	bpl.n	34a <TC3_Handler+0x22>
{
// Clear interrupt flag
TC3->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
     330:	2201      	movs	r2, #1
     332:	4b06      	ldr	r3, [pc, #24]	; (34c <TC3_Handler+0x24>)
     334:	739a      	strb	r2, [r3, #14]

// --- Pulse BLANK high ---
PORT->Group[0].OUTSET.reg = (1 << 7);
     336:	4b06      	ldr	r3, [pc, #24]	; (350 <TC3_Handler+0x28>)
     338:	2180      	movs	r1, #128	; 0x80
     33a:	6199      	str	r1, [r3, #24]

// --- Pulse XLAT (latch) ---
PORT->Group[0].OUTSET.reg = (1 << 14);  // XLAT high
     33c:	2080      	movs	r0, #128	; 0x80
     33e:	01c0      	lsls	r0, r0, #7
     340:	6198      	str	r0, [r3, #24]
PORT->Group[0].OUTCLR.reg = (1 << 14);  // XLAT low
     342:	6158      	str	r0, [r3, #20]

// --- Bring BLANK low again ---
PORT->Group[0].OUTCLR.reg = (1 << 7);
     344:	6159      	str	r1, [r3, #20]

// Set flag so main knows a new PWM cycle has started
blank_flag = 1;
     346:	4b03      	ldr	r3, [pc, #12]	; (354 <TC3_Handler+0x2c>)
     348:	701a      	strb	r2, [r3, #0]
}
     34a:	4770      	bx	lr
     34c:	42002c00 	.word	0x42002c00
     350:	41004400 	.word	0x41004400
     354:	20000452 	.word	0x20000452

00000358 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     358:	e7fe      	b.n	358 <Dummy_Handler>
	...

0000035c <Reset_Handler>:
{
     35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     35e:	4a23      	ldr	r2, [pc, #140]	; (3ec <Reset_Handler+0x90>)
     360:	4b23      	ldr	r3, [pc, #140]	; (3f0 <Reset_Handler+0x94>)
     362:	429a      	cmp	r2, r3
     364:	d009      	beq.n	37a <Reset_Handler+0x1e>
     366:	4b22      	ldr	r3, [pc, #136]	; (3f0 <Reset_Handler+0x94>)
     368:	4a20      	ldr	r2, [pc, #128]	; (3ec <Reset_Handler+0x90>)
     36a:	e003      	b.n	374 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     36c:	6811      	ldr	r1, [r2, #0]
     36e:	6019      	str	r1, [r3, #0]
     370:	3304      	adds	r3, #4
     372:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     374:	491f      	ldr	r1, [pc, #124]	; (3f4 <Reset_Handler+0x98>)
     376:	428b      	cmp	r3, r1
     378:	d3f8      	bcc.n	36c <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     37a:	4b1f      	ldr	r3, [pc, #124]	; (3f8 <Reset_Handler+0x9c>)
     37c:	e002      	b.n	384 <Reset_Handler+0x28>
                *pDest++ = 0;
     37e:	2200      	movs	r2, #0
     380:	601a      	str	r2, [r3, #0]
     382:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     384:	4a1d      	ldr	r2, [pc, #116]	; (3fc <Reset_Handler+0xa0>)
     386:	4293      	cmp	r3, r2
     388:	d3f9      	bcc.n	37e <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     38a:	4a1d      	ldr	r2, [pc, #116]	; (400 <Reset_Handler+0xa4>)
     38c:	21ff      	movs	r1, #255	; 0xff
     38e:	4b1d      	ldr	r3, [pc, #116]	; (404 <Reset_Handler+0xa8>)
     390:	438b      	bics	r3, r1
     392:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     394:	39fd      	subs	r1, #253	; 0xfd
     396:	2390      	movs	r3, #144	; 0x90
     398:	005b      	lsls	r3, r3, #1
     39a:	4a1b      	ldr	r2, [pc, #108]	; (408 <Reset_Handler+0xac>)
     39c:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     39e:	4a1b      	ldr	r2, [pc, #108]	; (40c <Reset_Handler+0xb0>)
     3a0:	78d3      	ldrb	r3, [r2, #3]
     3a2:	2503      	movs	r5, #3
     3a4:	43ab      	bics	r3, r5
     3a6:	2402      	movs	r4, #2
     3a8:	4323      	orrs	r3, r4
     3aa:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     3ac:	78d3      	ldrb	r3, [r2, #3]
     3ae:	270c      	movs	r7, #12
     3b0:	43bb      	bics	r3, r7
     3b2:	2608      	movs	r6, #8
     3b4:	4333      	orrs	r3, r6
     3b6:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     3b8:	4b15      	ldr	r3, [pc, #84]	; (410 <Reset_Handler+0xb4>)
     3ba:	7b98      	ldrb	r0, [r3, #14]
     3bc:	2230      	movs	r2, #48	; 0x30
     3be:	4390      	bics	r0, r2
     3c0:	2220      	movs	r2, #32
     3c2:	4310      	orrs	r0, r2
     3c4:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     3c6:	7b99      	ldrb	r1, [r3, #14]
     3c8:	43b9      	bics	r1, r7
     3ca:	4331      	orrs	r1, r6
     3cc:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     3ce:	7b9a      	ldrb	r2, [r3, #14]
     3d0:	43aa      	bics	r2, r5
     3d2:	4322      	orrs	r2, r4
     3d4:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     3d6:	4a0f      	ldr	r2, [pc, #60]	; (414 <Reset_Handler+0xb8>)
     3d8:	6851      	ldr	r1, [r2, #4]
     3da:	2380      	movs	r3, #128	; 0x80
     3dc:	430b      	orrs	r3, r1
     3de:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     3e0:	4b0d      	ldr	r3, [pc, #52]	; (418 <Reset_Handler+0xbc>)
     3e2:	4798      	blx	r3
        main();
     3e4:	4b0d      	ldr	r3, [pc, #52]	; (41c <Reset_Handler+0xc0>)
     3e6:	4798      	blx	r3
     3e8:	e7fe      	b.n	3e8 <Reset_Handler+0x8c>
     3ea:	46c0      	nop			; (mov r8, r8)
     3ec:	00001cb0 	.word	0x00001cb0
     3f0:	20000000 	.word	0x20000000
     3f4:	20000434 	.word	0x20000434
     3f8:	20000434 	.word	0x20000434
     3fc:	200004f0 	.word	0x200004f0
     400:	e000ed00 	.word	0xe000ed00
     404:	00000000 	.word	0x00000000
     408:	41007000 	.word	0x41007000
     40c:	41005000 	.word	0x41005000
     410:	41004800 	.word	0x41004800
     414:	41004000 	.word	0x41004000
     418:	00001a05 	.word	0x00001a05
     41c:	00000819 	.word	0x00000819

00000420 <SystemInit>:
#define MAIN_OSC_FREQ (32768ul)

void SystemInit( void )
{
  /* Set 1 Flash Wait State for 48MHz, cf tables 20.9 and 35.27 in SAMD21 Datasheet */
  NVMCTRL->CTRLB.bit.RWS = NVMCTRL_CTRLB_RWS_HALF_Val ;
     420:	4955      	ldr	r1, [pc, #340]	; (578 <SystemInit+0x158>)
     422:	684a      	ldr	r2, [r1, #4]
     424:	231e      	movs	r3, #30
     426:	439a      	bics	r2, r3
     428:	3b1c      	subs	r3, #28
     42a:	4313      	orrs	r3, r2
     42c:	604b      	str	r3, [r1, #4]

  /* Turn on the digital interface clock */
  PM->APBAMASK.reg |= PM_APBAMASK_GCLK ;
     42e:	4a53      	ldr	r2, [pc, #332]	; (57c <SystemInit+0x15c>)
     430:	6993      	ldr	r3, [r2, #24]
     432:	2108      	movs	r1, #8
     434:	430b      	orrs	r3, r1
     436:	6193      	str	r3, [r2, #24]

  /* ----------------------------------------------------------------------------------------------
   * 1) Enable XOSC32K clock (External on-board 32.768Hz oscillator)
   */
  SYSCTRL->XOSC32K.reg = SYSCTRL_XOSC32K_STARTUP( 0x6u ) | /* cf table 15.10 of product datasheet in chapter 15.8.6 */
     438:	4b51      	ldr	r3, [pc, #324]	; (580 <SystemInit+0x160>)
     43a:	4a52      	ldr	r2, [pc, #328]	; (584 <SystemInit+0x164>)
     43c:	829a      	strh	r2, [r3, #20]
                         SYSCTRL_XOSC32K_XTALEN | SYSCTRL_XOSC32K_EN32K ;
  SYSCTRL->XOSC32K.bit.ENABLE = 1 ; /* separate call, as described in chapter 15.6.3 */
     43e:	8a9a      	ldrh	r2, [r3, #20]
     440:	2102      	movs	r1, #2
     442:	430a      	orrs	r2, r1
     444:	829a      	strh	r2, [r3, #20]

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_XOSC32KRDY) == 0 )
     446:	4b4e      	ldr	r3, [pc, #312]	; (580 <SystemInit+0x160>)
     448:	68db      	ldr	r3, [r3, #12]
     44a:	079b      	lsls	r3, r3, #30
     44c:	d5fb      	bpl.n	446 <SystemInit+0x26>

  /* Software reset the module to ensure it is re-initialized correctly */
  /* Note: Due to synchronization, there is a delay from writing CTRL.SWRST until the reset is complete.
   * CTRL.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete, as described in chapter 13.8.1
   */
  GCLK->CTRL.reg = GCLK_CTRL_SWRST ;
     44e:	2201      	movs	r2, #1
     450:	4b4d      	ldr	r3, [pc, #308]	; (588 <SystemInit+0x168>)
     452:	701a      	strb	r2, [r3, #0]

  while ( (GCLK->CTRL.reg & GCLK_CTRL_SWRST) && (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY) )
     454:	4b4c      	ldr	r3, [pc, #304]	; (588 <SystemInit+0x168>)
     456:	781b      	ldrb	r3, [r3, #0]
     458:	07db      	lsls	r3, r3, #31
     45a:	d504      	bpl.n	466 <SystemInit+0x46>
     45c:	4b4a      	ldr	r3, [pc, #296]	; (588 <SystemInit+0x168>)
     45e:	785b      	ldrb	r3, [r3, #1]
     460:	b25b      	sxtb	r3, r3
     462:	2b00      	cmp	r3, #0
     464:	dbf6      	blt.n	454 <SystemInit+0x34>
  }

  /* ----------------------------------------------------------------------------------------------
   * 2) Put XOSC32K as source of Generic Clock Generator 1
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_XOSC32K ) ; // Generic Clock Generator 1
     466:	2201      	movs	r2, #1
     468:	4b47      	ldr	r3, [pc, #284]	; (588 <SystemInit+0x168>)
     46a:	609a      	str	r2, [r3, #8]

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     46c:	4b46      	ldr	r3, [pc, #280]	; (588 <SystemInit+0x168>)
     46e:	785b      	ldrb	r3, [r3, #1]
     470:	b25b      	sxtb	r3, r3
     472:	2b00      	cmp	r3, #0
     474:	dbfa      	blt.n	46c <SystemInit+0x4c>
  {
    /* Wait for synchronization */
  }

  /* Write Generic Clock Generator 1 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_XOSC32K ) | // Generic Clock Generator 1
     476:	4a45      	ldr	r2, [pc, #276]	; (58c <SystemInit+0x16c>)
     478:	4b43      	ldr	r3, [pc, #268]	; (588 <SystemInit+0x168>)
     47a:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_XOSC32K | // Selected source is External 32KHz Oscillator
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     47c:	4b42      	ldr	r3, [pc, #264]	; (588 <SystemInit+0x168>)
     47e:	785b      	ldrb	r3, [r3, #1]
     480:	b25b      	sxtb	r3, r3
     482:	2b00      	cmp	r3, #0
     484:	dbfa      	blt.n	47c <SystemInit+0x5c>
  }

  /* ----------------------------------------------------------------------------------------------
   * 3) Put Generic Clock Generator 1 as source for Generic Clock Multiplexer 0 (DFLL48M reference)
   */
  GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID( GENERIC_CLOCK_MULTIPLEXER_DFLL48M ) | // Generic Clock Multiplexer 0
     486:	2282      	movs	r2, #130	; 0x82
     488:	01d2      	lsls	r2, r2, #7
     48a:	4b3f      	ldr	r3, [pc, #252]	; (588 <SystemInit+0x168>)
     48c:	805a      	strh	r2, [r3, #2]
                      GCLK_CLKCTRL_GEN_GCLK1 | // Generic Clock Generator 1 is source
                      GCLK_CLKCTRL_CLKEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     48e:	4b3e      	ldr	r3, [pc, #248]	; (588 <SystemInit+0x168>)
     490:	785b      	ldrb	r3, [r3, #1]
     492:	b25b      	sxtb	r3, r3
     494:	2b00      	cmp	r3, #0
     496:	dbfa      	blt.n	48e <SystemInit+0x6e>
   */

  /* DFLL Configuration in Closed Loop mode, cf product datasheet chapter 15.6.7.1 - Closed-Loop Operation */

  /* Remove the OnDemand mode, Bug http://avr32.icgroup.norway.atmel.com/bugzilla/show_bug.cgi?id=9905 */
  SYSCTRL->DFLLCTRL.bit.ONDEMAND = 0 ;
     498:	4a39      	ldr	r2, [pc, #228]	; (580 <SystemInit+0x160>)
     49a:	8c93      	ldrh	r3, [r2, #36]	; 0x24
     49c:	2180      	movs	r1, #128	; 0x80
     49e:	438b      	bics	r3, r1
     4a0:	8493      	strh	r3, [r2, #36]	; 0x24

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     4a2:	4b37      	ldr	r3, [pc, #220]	; (580 <SystemInit+0x160>)
     4a4:	68db      	ldr	r3, [r3, #12]
     4a6:	06db      	lsls	r3, r3, #27
     4a8:	d5fb      	bpl.n	4a2 <SystemInit+0x82>
  {
    /* Wait for synchronization */
  }

  SYSCTRL->DFLLMUL.reg = SYSCTRL_DFLLMUL_CSTEP( 31 ) | // Coarse step is 31, half of the max value
     4aa:	4a39      	ldr	r2, [pc, #228]	; (590 <SystemInit+0x170>)
     4ac:	4b34      	ldr	r3, [pc, #208]	; (580 <SystemInit+0x160>)
     4ae:	62da      	str	r2, [r3, #44]	; 0x2c
                         SYSCTRL_DFLLMUL_FSTEP( 511 ) | // Fine step is 511, half of the max value
                         SYSCTRL_DFLLMUL_MUL( (MASTER_CLOCK_FREQ/MAIN_OSC_FREQ) ) ; // External 32KHz is the reference

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     4b0:	4b33      	ldr	r3, [pc, #204]	; (580 <SystemInit+0x160>)
     4b2:	68db      	ldr	r3, [r3, #12]
     4b4:	06db      	lsls	r3, r3, #27
     4b6:	d5fb      	bpl.n	4b0 <SystemInit+0x90>
  {
    /* Wait for synchronization */
  }

  /* Write full configuration to DFLL control register */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_MODE | /* Enable the closed loop mode */
     4b8:	4a31      	ldr	r2, [pc, #196]	; (580 <SystemInit+0x160>)
     4ba:	8c93      	ldrh	r3, [r2, #36]	; 0x24
     4bc:	4935      	ldr	r1, [pc, #212]	; (594 <SystemInit+0x174>)
     4be:	430b      	orrs	r3, r1
     4c0:	8493      	strh	r3, [r2, #36]	; 0x24
                           SYSCTRL_DFLLCTRL_WAITLOCK |
                           SYSCTRL_DFLLCTRL_QLDIS ; /* Disable Quick lock */

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     4c2:	4b2f      	ldr	r3, [pc, #188]	; (580 <SystemInit+0x160>)
     4c4:	68db      	ldr	r3, [r3, #12]
     4c6:	06db      	lsls	r3, r3, #27
     4c8:	d5fb      	bpl.n	4c2 <SystemInit+0xa2>
  {
    /* Wait for synchronization */
  }

  /* Enable the DFLL */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_ENABLE ;
     4ca:	4a2d      	ldr	r2, [pc, #180]	; (580 <SystemInit+0x160>)
     4cc:	8c93      	ldrh	r3, [r2, #36]	; 0x24
     4ce:	2102      	movs	r1, #2
     4d0:	430b      	orrs	r3, r1
     4d2:	b29b      	uxth	r3, r3
     4d4:	8493      	strh	r3, [r2, #36]	; 0x24

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
     4d6:	4b2a      	ldr	r3, [pc, #168]	; (580 <SystemInit+0x160>)
     4d8:	68db      	ldr	r3, [r3, #12]
     4da:	061b      	lsls	r3, r3, #24
     4dc:	d5fb      	bpl.n	4d6 <SystemInit+0xb6>
          (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKF) == 0 )
     4de:	4b28      	ldr	r3, [pc, #160]	; (580 <SystemInit+0x160>)
     4e0:	68db      	ldr	r3, [r3, #12]
  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
     4e2:	065b      	lsls	r3, r3, #25
     4e4:	d5f7      	bpl.n	4d6 <SystemInit+0xb6>
  {
    /* Wait for locks flags */
  }

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     4e6:	4b26      	ldr	r3, [pc, #152]	; (580 <SystemInit+0x160>)
     4e8:	68db      	ldr	r3, [r3, #12]
     4ea:	06db      	lsls	r3, r3, #27
     4ec:	d5fb      	bpl.n	4e6 <SystemInit+0xc6>
  }

  /* ----------------------------------------------------------------------------------------------
   * 5) Switch Generic Clock Generator 0 to DFLL48M. CPU will run at 48MHz.
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_MAIN ) ; // Generic Clock Generator 0
     4ee:	2200      	movs	r2, #0
     4f0:	4b25      	ldr	r3, [pc, #148]	; (588 <SystemInit+0x168>)
     4f2:	609a      	str	r2, [r3, #8]

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     4f4:	4b24      	ldr	r3, [pc, #144]	; (588 <SystemInit+0x168>)
     4f6:	785b      	ldrb	r3, [r3, #1]
     4f8:	b25b      	sxtb	r3, r3
     4fa:	2b00      	cmp	r3, #0
     4fc:	dbfa      	blt.n	4f4 <SystemInit+0xd4>
  {
    /* Wait for synchronization */
  }

  /* Write Generic Clock Generator 0 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_MAIN ) | // Generic Clock Generator 0
     4fe:	4a26      	ldr	r2, [pc, #152]	; (598 <SystemInit+0x178>)
     500:	4b21      	ldr	r3, [pc, #132]	; (588 <SystemInit+0x168>)
     502:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_DFLL48M | // Selected source is DFLL 48MHz
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_IDC | // Set 50/50 duty cycle
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     504:	4b20      	ldr	r3, [pc, #128]	; (588 <SystemInit+0x168>)
     506:	785b      	ldrb	r3, [r3, #1]
     508:	b25b      	sxtb	r3, r3
     50a:	2b00      	cmp	r3, #0
     50c:	dbfa      	blt.n	504 <SystemInit+0xe4>
  }

  /* ----------------------------------------------------------------------------------------------
   * 6) Modify PRESCaler value of OSC8M to have 8MHz
   */
  SYSCTRL->OSC8M.bit.PRESC = SYSCTRL_OSC8M_PRESC_1_Val ;
     50e:	4b1c      	ldr	r3, [pc, #112]	; (580 <SystemInit+0x160>)
     510:	6a19      	ldr	r1, [r3, #32]
     512:	4a22      	ldr	r2, [pc, #136]	; (59c <SystemInit+0x17c>)
     514:	4011      	ands	r1, r2
     516:	2280      	movs	r2, #128	; 0x80
     518:	0052      	lsls	r2, r2, #1
     51a:	430a      	orrs	r2, r1
     51c:	621a      	str	r2, [r3, #32]
  SYSCTRL->OSC8M.bit.ONDEMAND = 0 ;
     51e:	6a19      	ldr	r1, [r3, #32]
     520:	2280      	movs	r2, #128	; 0x80
     522:	4391      	bics	r1, r2
     524:	6219      	str	r1, [r3, #32]

  /* ----------------------------------------------------------------------------------------------
   * 7) Put OSC8M as source for Generic Clock Generator 3
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_OSC8M ) ; // Generic Clock Generator 3
     526:	4b18      	ldr	r3, [pc, #96]	; (588 <SystemInit+0x168>)
     528:	2203      	movs	r2, #3
     52a:	609a      	str	r2, [r3, #8]

  /* Write Generic Clock Generator 3 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_OSC8M ) | // Generic Clock Generator 3
     52c:	4a1c      	ldr	r2, [pc, #112]	; (5a0 <SystemInit+0x180>)
     52e:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_OSC8M | // Selected source is RC OSC 8MHz (already enabled at reset)
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     530:	4b15      	ldr	r3, [pc, #84]	; (588 <SystemInit+0x168>)
     532:	785b      	ldrb	r3, [r3, #1]
     534:	b25b      	sxtb	r3, r3
     536:	2b00      	cmp	r3, #0
     538:	dbfa      	blt.n	530 <SystemInit+0x110>

  /*
   * Now that all system clocks are configured, we can set CPU and APBx BUS clocks.
   * There values are normally the one present after Reset.
   */
  PM->CPUSEL.reg  = PM_CPUSEL_CPUDIV_DIV1 ;
     53a:	4b10      	ldr	r3, [pc, #64]	; (57c <SystemInit+0x15c>)
     53c:	2200      	movs	r2, #0
     53e:	721a      	strb	r2, [r3, #8]
  PM->APBASEL.reg = PM_APBASEL_APBADIV_DIV1_Val ;
     540:	725a      	strb	r2, [r3, #9]
  PM->APBBSEL.reg = PM_APBBSEL_APBBDIV_DIV1_Val ;
     542:	729a      	strb	r2, [r3, #10]
  PM->APBCSEL.reg = PM_APBCSEL_APBCDIV_DIV1_Val ;
     544:	72da      	strb	r2, [r3, #11]

  SystemCoreClock=MASTER_CLOCK_FREQ ;
     546:	4a17      	ldr	r2, [pc, #92]	; (5a4 <SystemInit+0x184>)
     548:	4b17      	ldr	r3, [pc, #92]	; (5a8 <SystemInit+0x188>)
     54a:	601a      	str	r2, [r3, #0]
  /* ----------------------------------------------------------------------------------------------
   * 8) Load ADC factory calibration values
   */

  // ADC Bias Calibration
  uint32_t bias = (*((uint32_t *) ADC_FUSES_BIASCAL_ADDR) & ADC_FUSES_BIASCAL_Msk) >> ADC_FUSES_BIASCAL_Pos;
     54c:	4b17      	ldr	r3, [pc, #92]	; (5ac <SystemInit+0x18c>)
     54e:	6819      	ldr	r1, [r3, #0]
     550:	08ca      	lsrs	r2, r1, #3
     552:	2307      	movs	r3, #7
     554:	4013      	ands	r3, r2

  // ADC Linearity bits 4:0
  uint32_t linearity = (*((uint32_t *) ADC_FUSES_LINEARITY_0_ADDR) & ADC_FUSES_LINEARITY_0_Msk) >> ADC_FUSES_LINEARITY_0_Pos;
     556:	4a16      	ldr	r2, [pc, #88]	; (5b0 <SystemInit+0x190>)
     558:	6812      	ldr	r2, [r2, #0]
     55a:	0ed2      	lsrs	r2, r2, #27

  // ADC Linearity bits 7:5
  linearity |= ((*((uint32_t *) ADC_FUSES_LINEARITY_1_ADDR) & ADC_FUSES_LINEARITY_1_Msk) >> ADC_FUSES_LINEARITY_1_Pos) << 5;
     55c:	0149      	lsls	r1, r1, #5
     55e:	20ff      	movs	r0, #255	; 0xff
     560:	4001      	ands	r1, r0

  ADC->CALIB.reg = ADC_CALIB_BIAS_CAL(bias) | ADC_CALIB_LINEARITY_CAL(linearity);
     562:	021b      	lsls	r3, r3, #8
     564:	430a      	orrs	r2, r1
     566:	4313      	orrs	r3, r2
     568:	4a12      	ldr	r2, [pc, #72]	; (5b4 <SystemInit+0x194>)
     56a:	8513      	strh	r3, [r2, #40]	; 0x28

  /*
   * 9) Disable automatic NVM write operations
   */
  NVMCTRL->CTRLB.bit.MANW = 1;
     56c:	4a02      	ldr	r2, [pc, #8]	; (578 <SystemInit+0x158>)
     56e:	6851      	ldr	r1, [r2, #4]
     570:	2380      	movs	r3, #128	; 0x80
     572:	430b      	orrs	r3, r1
     574:	6053      	str	r3, [r2, #4]
}
     576:	4770      	bx	lr
     578:	41004000 	.word	0x41004000
     57c:	40000400 	.word	0x40000400
     580:	40000800 	.word	0x40000800
     584:	0000060c 	.word	0x0000060c
     588:	40000c00 	.word	0x40000c00
     58c:	00010501 	.word	0x00010501
     590:	7dff05b8 	.word	0x7dff05b8
     594:	00000a04 	.word	0x00000a04
     598:	00030700 	.word	0x00030700
     59c:	fffffcff 	.word	0xfffffcff
     5a0:	00010603 	.word	0x00010603
     5a4:	02dc6c00 	.word	0x02dc6c00
     5a8:	20000000 	.word	0x20000000
     5ac:	00806024 	.word	0x00806024
     5b0:	00806020 	.word	0x00806020
     5b4:	42004000 	.word	0x42004000

000005b8 <event_init>:

//==============================================================================
void event_init()
{
	// Enable the bus clock for the Event System
	PM->APBCMASK.bit.EVSYS_ = 1;
     5b8:	4a0b      	ldr	r2, [pc, #44]	; (5e8 <event_init+0x30>)
     5ba:	6a11      	ldr	r1, [r2, #32]
     5bc:	2302      	movs	r3, #2
     5be:	430b      	orrs	r3, r1
     5c0:	6213      	str	r3, [r2, #32]

    // Configure the General Clock with the 48MHz clk
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_EVSYS_0) |
     5c2:	4a0a      	ldr	r2, [pc, #40]	; (5ec <event_init+0x34>)
     5c4:	4b0a      	ldr	r3, [pc, #40]	; (5f0 <event_init+0x38>)
     5c6:	805a      	strh	r2, [r3, #2]
	                    GCLK_CLKCTRL_GEN_GCLK0 |
	                    GCLK_CLKCTRL_CLKEN;
	// Wait for the GCLK to be synchronized
	while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
     5c8:	4b09      	ldr	r3, [pc, #36]	; (5f0 <event_init+0x38>)
     5ca:	785b      	ldrb	r3, [r3, #1]
     5cc:	b25b      	sxtb	r3, r3
     5ce:	2b00      	cmp	r3, #0
     5d0:	dbfa      	blt.n	5c8 <event_init+0x10>

    // Reset the event system
	EVSYS->CTRL.bit.SWRST = 1;
     5d2:	4b08      	ldr	r3, [pc, #32]	; (5f4 <event_init+0x3c>)
     5d4:	781a      	ldrb	r2, [r3, #0]
     5d6:	2101      	movs	r1, #1
     5d8:	430a      	orrs	r2, r1
     5da:	701a      	strb	r2, [r3, #0]
	
	
	//TCC0->EVCTRL.bit.MCEO0 = 1;
    // Use Channel 0 - Note that 1 must be added to the channel in the USER 
    // Set up the User as TC3 (0x12)
	EVSYS->USER.reg = EVSYS_USER_CHANNEL(0+1) | EVSYS_USER_USER(0x12);
     5dc:	2289      	movs	r2, #137	; 0x89
     5de:	0052      	lsls	r2, r2, #1
     5e0:	811a      	strh	r2, [r3, #8]
	
	// Set up the channel generator as TCC0_MCX0 (0x25)
	// The Async and Sync paths both work, but the SINGLE edges don't seem to
	EVSYS->CHANNEL.reg = EVSYS_CHANNEL_CHANNEL(0)         |
     5e2:	4a05      	ldr	r2, [pc, #20]	; (5f8 <event_init+0x40>)
     5e4:	605a      	str	r2, [r3, #4]
	                     EVSYS_CHANNEL_EDGSEL_RISING_EDGE |
						 EVSYS_CHANNEL_PATH_ASYNCHRONOUS   |
						 EVSYS_CHANNEL_EVGEN(0x25);
	
}
     5e6:	4770      	bx	lr
     5e8:	40000400 	.word	0x40000400
     5ec:	00004007 	.word	0x00004007
     5f0:	40000c00 	.word	0x40000c00
     5f4:	42000400 	.word	0x42000400
     5f8:	06250000 	.word	0x06250000

000005fc <pack12to8>:
//     |    |  \ |  \/  /~~\  |  |___
//
//------------------------------------------------------------------------------

static void pack12to8(uint16_t *input, uint8_t *output, uint16_t count)
{
     5fc:	b5f0      	push	{r4, r5, r6, r7, lr}
     5fe:	46c6      	mov	lr, r8
     600:	b500      	push	{lr}
     602:	468c      	mov	ip, r1
     604:	4690      	mov	r8, r2
	// count = number of 12-bit samples in input[]
	uint16_t j = 0;
	for (uint16_t i = 0; i < count; i += 2)
     606:	2500      	movs	r5, #0
	uint16_t j = 0;
     608:	2600      	movs	r6, #0
	for (uint16_t i = 0; i < count; i += 2)
     60a:	e019      	b.n	640 <pack12to8+0x44>
	{
		uint16_t a = input[i] & 0x0FFF;        // 12 bits
     60c:	006b      	lsls	r3, r5, #1
     60e:	5a1b      	ldrh	r3, [r3, r0]
     610:	051b      	lsls	r3, r3, #20
     612:	0d1b      	lsrs	r3, r3, #20
		uint16_t b = input[i + 1] & 0x0FFF;
     614:	1c6a      	adds	r2, r5, #1
     616:	0052      	lsls	r2, r2, #1
     618:	5a14      	ldrh	r4, [r2, r0]
     61a:	0524      	lsls	r4, r4, #20
     61c:	0d24      	lsrs	r4, r4, #20

		output[j++] = a >> 4;                  // high 8 bits of a
     61e:	1c72      	adds	r2, r6, #1
     620:	b292      	uxth	r2, r2
     622:	0919      	lsrs	r1, r3, #4
     624:	4667      	mov	r7, ip
     626:	55b9      	strb	r1, [r7, r6]
		output[j++] = ((a & 0x000F) << 4) + (b >> 8); // low 4 of a + high 4 of b
     628:	1cb7      	adds	r7, r6, #2
     62a:	b2bf      	uxth	r7, r7
     62c:	011b      	lsls	r3, r3, #4
     62e:	0a21      	lsrs	r1, r4, #8
     630:	18cb      	adds	r3, r1, r3
     632:	4661      	mov	r1, ip
     634:	548b      	strb	r3, [r1, r2]
		output[j++] = b & 0x00FF;              // low 8 of b
     636:	3603      	adds	r6, #3
     638:	b2b6      	uxth	r6, r6
     63a:	55cc      	strb	r4, [r1, r7]
	for (uint16_t i = 0; i < count; i += 2)
     63c:	3502      	adds	r5, #2
     63e:	b2ad      	uxth	r5, r5
     640:	4545      	cmp	r5, r8
     642:	d3e3      	bcc.n	60c <pack12to8+0x10>
	}
}
     644:	bc04      	pop	{r2}
     646:	4690      	mov	r8, r2
     648:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0000064c <led_write>:
{
     64c:	b510      	push	{r4, lr}
	switch(led)
     64e:	2805      	cmp	r0, #5
     650:	d807      	bhi.n	662 <led_write+0x16>
     652:	0080      	lsls	r0, r0, #2
     654:	4c10      	ldr	r4, [pc, #64]	; (698 <led_write+0x4c>)
     656:	5820      	ldr	r0, [r4, r0]
     658:	4687      	mov	pc, r0
		unpacked[15] = red;
     65a:	4810      	ldr	r0, [pc, #64]	; (69c <led_write+0x50>)
     65c:	83c1      	strh	r1, [r0, #30]
		unpacked[14] = green;
     65e:	8382      	strh	r2, [r0, #28]
		unpacked[13] = blue;
     660:	8343      	strh	r3, [r0, #26]
	pack12to8(unpacked, packed_stuff, 16);
     662:	480e      	ldr	r0, [pc, #56]	; (69c <led_write+0x50>)
     664:	0001      	movs	r1, r0
     666:	3120      	adds	r1, #32
     668:	2210      	movs	r2, #16
     66a:	4b0d      	ldr	r3, [pc, #52]	; (6a0 <led_write+0x54>)
     66c:	4798      	blx	r3
}
     66e:	bd10      	pop	{r4, pc}
		unpacked[12] = red;
     670:	480a      	ldr	r0, [pc, #40]	; (69c <led_write+0x50>)
     672:	8301      	strh	r1, [r0, #24]
		unpacked[11] = green;
     674:	82c2      	strh	r2, [r0, #22]
		unpacked[10] = blue;
     676:	8283      	strh	r3, [r0, #20]
		break;
     678:	e7f3      	b.n	662 <led_write+0x16>
		unpacked[9] = red;
     67a:	4808      	ldr	r0, [pc, #32]	; (69c <led_write+0x50>)
     67c:	8241      	strh	r1, [r0, #18]
		unpacked[8] = green;
     67e:	8202      	strh	r2, [r0, #16]
		unpacked[7] = blue;
     680:	81c3      	strh	r3, [r0, #14]
		break;
     682:	e7ee      	b.n	662 <led_write+0x16>
		unpacked[6] = red;
     684:	4805      	ldr	r0, [pc, #20]	; (69c <led_write+0x50>)
     686:	8181      	strh	r1, [r0, #12]
		unpacked[5] = green;
     688:	8142      	strh	r2, [r0, #10]
		unpacked[4] = blue;
     68a:	8103      	strh	r3, [r0, #8]
		break;
     68c:	e7e9      	b.n	662 <led_write+0x16>
		unpacked[3] = red;
     68e:	4803      	ldr	r0, [pc, #12]	; (69c <led_write+0x50>)
     690:	80c1      	strh	r1, [r0, #6]
		unpacked[2] = green;
     692:	8082      	strh	r2, [r0, #4]
		unpacked[1] = blue;
     694:	8043      	strh	r3, [r0, #2]
		break;
     696:	e7e4      	b.n	662 <led_write+0x16>
     698:	00001ba4 	.word	0x00001ba4
     69c:	20000454 	.word	0x20000454
     6a0:	000005fd 	.word	0x000005fd

000006a4 <led_get_packed_buffer>:
	return packed_stuff;
     6a4:	4801      	ldr	r0, [pc, #4]	; (6ac <led_get_packed_buffer+0x8>)
}
     6a6:	3020      	adds	r0, #32
     6a8:	4770      	bx	lr
     6aa:	46c0      	nop			; (mov r8, r8)
     6ac:	20000454 	.word	0x20000454

000006b0 <init_notes>:
const float GSHARP3 = 207.652;
float sim_notes[4];
volatile uint8_t this_tone = 0;


void init_notes(void) { sim_notes[0] = DSHARP4; 
     6b0:	4b04      	ldr	r3, [pc, #16]	; (6c4 <init_notes+0x14>)
     6b2:	4a05      	ldr	r2, [pc, #20]	; (6c8 <init_notes+0x18>)
     6b4:	601a      	str	r2, [r3, #0]
						sim_notes[1] = B3; 
     6b6:	4a05      	ldr	r2, [pc, #20]	; (6cc <init_notes+0x1c>)
     6b8:	605a      	str	r2, [r3, #4]
						sim_notes[2] = GSHARP4; 
     6ba:	4a05      	ldr	r2, [pc, #20]	; (6d0 <init_notes+0x20>)
     6bc:	609a      	str	r2, [r3, #8]
						sim_notes[3] = GSHARP3;}
     6be:	4a05      	ldr	r2, [pc, #20]	; (6d4 <init_notes+0x24>)
     6c0:	60da      	str	r2, [r3, #12]
     6c2:	4770      	bx	lr
     6c4:	200004b4 	.word	0x200004b4
     6c8:	439b9042 	.word	0x439b9042
     6cc:	4377f127 	.word	0x4377f127
     6d0:	43cfa70a 	.word	0x43cfa70a
     6d4:	434fa6e9 	.word	0x434fa6e9

000006d8 <led_always_on>:
	
}
//-----------------------------------------------------------------------------

void led_always_on()
{
     6d8:	b510      	push	{r4, lr}
	check_blankFlag = counter_get_blankFlag();//check for blank
     6da:	4b40      	ldr	r3, [pc, #256]	; (7dc <led_always_on+0x104>)
     6dc:	4798      	blx	r3
     6de:	4b40      	ldr	r3, [pc, #256]	; (7e0 <led_always_on+0x108>)
     6e0:	7018      	strb	r0, [r3, #0]
	if (!check_blankFlag) return;
     6e2:	781b      	ldrb	r3, [r3, #0]
     6e4:	2b00      	cmp	r3, #0
     6e6:	d100      	bne.n	6ea <led_always_on+0x12>
	
	
	
	
	spi_write();
}
     6e8:	bd10      	pop	{r4, pc}
	counter_clear_blank_flag();
     6ea:	4b3e      	ldr	r3, [pc, #248]	; (7e4 <led_always_on+0x10c>)
     6ec:	4798      	blx	r3
	red = 500;
     6ee:	23fa      	movs	r3, #250	; 0xfa
     6f0:	005b      	lsls	r3, r3, #1
     6f2:	4a3d      	ldr	r2, [pc, #244]	; (7e8 <led_always_on+0x110>)
     6f4:	8013      	strh	r3, [r2, #0]
	green = 500;
     6f6:	4a3d      	ldr	r2, [pc, #244]	; (7ec <led_always_on+0x114>)
     6f8:	8013      	strh	r3, [r2, #0]
	blue = 500;
     6fa:	4a3d      	ldr	r2, [pc, #244]	; (7f0 <led_always_on+0x118>)
     6fc:	8013      	strh	r3, [r2, #0]
	switch(buttonValue)
     6fe:	4b3d      	ldr	r3, [pc, #244]	; (7f4 <led_always_on+0x11c>)
     700:	781b      	ldrb	r3, [r3, #0]
     702:	b2db      	uxtb	r3, r3
     704:	2b04      	cmp	r3, #4
     706:	d818      	bhi.n	73a <led_always_on+0x62>
     708:	009b      	lsls	r3, r3, #2
     70a:	4a3b      	ldr	r2, [pc, #236]	; (7f8 <led_always_on+0x120>)
     70c:	58d3      	ldr	r3, [r2, r3]
     70e:	469f      	mov	pc, r3
				led_write(1, 0, 100, 0);
     710:	2300      	movs	r3, #0
     712:	2264      	movs	r2, #100	; 0x64
     714:	2100      	movs	r1, #0
     716:	2001      	movs	r0, #1
     718:	4c38      	ldr	r4, [pc, #224]	; (7fc <led_always_on+0x124>)
     71a:	47a0      	blx	r4
				led_write(2, 100, 0, 0);
     71c:	2300      	movs	r3, #0
     71e:	2200      	movs	r2, #0
     720:	2164      	movs	r1, #100	; 0x64
     722:	2002      	movs	r0, #2
     724:	47a0      	blx	r4
				led_write(3, 200, 200, 0);
     726:	2300      	movs	r3, #0
     728:	22c8      	movs	r2, #200	; 0xc8
     72a:	21c8      	movs	r1, #200	; 0xc8
     72c:	2003      	movs	r0, #3
     72e:	47a0      	blx	r4
				led_write(4, 0, 0, 100);
     730:	2364      	movs	r3, #100	; 0x64
     732:	2200      	movs	r2, #0
     734:	2100      	movs	r1, #0
     736:	2004      	movs	r0, #4
     738:	47a0      	blx	r4
	spi_write();
     73a:	4b31      	ldr	r3, [pc, #196]	; (800 <led_always_on+0x128>)
     73c:	4798      	blx	r3
     73e:	e7d3      	b.n	6e8 <led_always_on+0x10>
				green = 1500;
     740:	4a2a      	ldr	r2, [pc, #168]	; (7ec <led_always_on+0x114>)
     742:	4b30      	ldr	r3, [pc, #192]	; (804 <led_always_on+0x12c>)
     744:	8013      	strh	r3, [r2, #0]
				red = 0;
     746:	4928      	ldr	r1, [pc, #160]	; (7e8 <led_always_on+0x110>)
     748:	2000      	movs	r0, #0
     74a:	8008      	strh	r0, [r1, #0]
				blue = 0;
     74c:	4b28      	ldr	r3, [pc, #160]	; (7f0 <led_always_on+0x118>)
     74e:	8018      	strh	r0, [r3, #0]
				led_write(1, red, green, blue);
     750:	8809      	ldrh	r1, [r1, #0]
     752:	b289      	uxth	r1, r1
     754:	8812      	ldrh	r2, [r2, #0]
     756:	b292      	uxth	r2, r2
     758:	881b      	ldrh	r3, [r3, #0]
     75a:	b29b      	uxth	r3, r3
     75c:	3001      	adds	r0, #1
     75e:	4c27      	ldr	r4, [pc, #156]	; (7fc <led_always_on+0x124>)
     760:	47a0      	blx	r4
				break;
     762:	e7ea      	b.n	73a <led_always_on+0x62>
				red = 1500;
     764:	4920      	ldr	r1, [pc, #128]	; (7e8 <led_always_on+0x110>)
     766:	4b27      	ldr	r3, [pc, #156]	; (804 <led_always_on+0x12c>)
     768:	800b      	strh	r3, [r1, #0]
				green = 0;
     76a:	4a20      	ldr	r2, [pc, #128]	; (7ec <led_always_on+0x114>)
     76c:	2000      	movs	r0, #0
     76e:	8010      	strh	r0, [r2, #0]
				blue = 0;
     770:	4b1f      	ldr	r3, [pc, #124]	; (7f0 <led_always_on+0x118>)
     772:	8018      	strh	r0, [r3, #0]
				led_write(2, red, green, blue);
     774:	8809      	ldrh	r1, [r1, #0]
     776:	b289      	uxth	r1, r1
     778:	8812      	ldrh	r2, [r2, #0]
     77a:	b292      	uxth	r2, r2
     77c:	881b      	ldrh	r3, [r3, #0]
     77e:	b29b      	uxth	r3, r3
     780:	3002      	adds	r0, #2
     782:	4c1e      	ldr	r4, [pc, #120]	; (7fc <led_always_on+0x124>)
     784:	47a0      	blx	r4
				break;
     786:	e7d8      	b.n	73a <led_always_on+0x62>
				red = 1500;
     788:	4917      	ldr	r1, [pc, #92]	; (7e8 <led_always_on+0x110>)
     78a:	4b1e      	ldr	r3, [pc, #120]	; (804 <led_always_on+0x12c>)
     78c:	800b      	strh	r3, [r1, #0]
				green = 1500;
     78e:	4a17      	ldr	r2, [pc, #92]	; (7ec <led_always_on+0x114>)
     790:	8013      	strh	r3, [r2, #0]
				blue = 0;
     792:	4b17      	ldr	r3, [pc, #92]	; (7f0 <led_always_on+0x118>)
     794:	2000      	movs	r0, #0
     796:	8018      	strh	r0, [r3, #0]
				led_write(3, red, green, blue);
     798:	8809      	ldrh	r1, [r1, #0]
     79a:	b289      	uxth	r1, r1
     79c:	8812      	ldrh	r2, [r2, #0]
     79e:	b292      	uxth	r2, r2
     7a0:	881b      	ldrh	r3, [r3, #0]
     7a2:	b29b      	uxth	r3, r3
     7a4:	3003      	adds	r0, #3
     7a6:	4c15      	ldr	r4, [pc, #84]	; (7fc <led_always_on+0x124>)
     7a8:	47a0      	blx	r4
				this_tone = B3;
     7aa:	22f7      	movs	r2, #247	; 0xf7
     7ac:	4b0c      	ldr	r3, [pc, #48]	; (7e0 <led_always_on+0x108>)
     7ae:	705a      	strb	r2, [r3, #1]
				break;
     7b0:	e7c3      	b.n	73a <led_always_on+0x62>
				red = 0;
     7b2:	490d      	ldr	r1, [pc, #52]	; (7e8 <led_always_on+0x110>)
     7b4:	2300      	movs	r3, #0
     7b6:	800b      	strh	r3, [r1, #0]
				green = 0;
     7b8:	4a0c      	ldr	r2, [pc, #48]	; (7ec <led_always_on+0x114>)
     7ba:	8013      	strh	r3, [r2, #0]
				blue = 1500;
     7bc:	4b0c      	ldr	r3, [pc, #48]	; (7f0 <led_always_on+0x118>)
     7be:	4811      	ldr	r0, [pc, #68]	; (804 <led_always_on+0x12c>)
     7c0:	8018      	strh	r0, [r3, #0]
				led_write(4, red, green, blue);
     7c2:	8809      	ldrh	r1, [r1, #0]
     7c4:	b289      	uxth	r1, r1
     7c6:	8812      	ldrh	r2, [r2, #0]
     7c8:	b292      	uxth	r2, r2
     7ca:	881b      	ldrh	r3, [r3, #0]
     7cc:	b29b      	uxth	r3, r3
     7ce:	2004      	movs	r0, #4
     7d0:	4c0a      	ldr	r4, [pc, #40]	; (7fc <led_always_on+0x124>)
     7d2:	47a0      	blx	r4
				this_tone = GSHARP3;//sim_notes[2];
     7d4:	22cf      	movs	r2, #207	; 0xcf
     7d6:	4b02      	ldr	r3, [pc, #8]	; (7e0 <led_always_on+0x108>)
     7d8:	705a      	strb	r2, [r3, #1]
				break;
     7da:	e7ae      	b.n	73a <led_always_on+0x62>
     7dc:	00000311 	.word	0x00000311
     7e0:	2000048c 	.word	0x2000048c
     7e4:	0000031d 	.word	0x0000031d
     7e8:	200004a6 	.word	0x200004a6
     7ec:	200004a4 	.word	0x200004a4
     7f0:	2000049c 	.word	0x2000049c
     7f4:	2000049e 	.word	0x2000049e
     7f8:	00001bbc 	.word	0x00001bbc
     7fc:	0000064d 	.word	0x0000064d
     800:	00000cad 	.word	0x00000cad
     804:	000005dc 	.word	0x000005dc

00000808 <main_return_millis>:
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     808:	b672      	cpsid	i
//-----------------------------------------------------------------------------

uint32_t main_return_millis()
{
	__disable_irq();
	uint32_t return_value = millis;
     80a:	4b02      	ldr	r3, [pc, #8]	; (814 <main_return_millis+0xc>)
     80c:	6818      	ldr	r0, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
     80e:	b662      	cpsie	i
	__enable_irq();
	return return_value;
}
     810:	4770      	bx	lr
     812:	46c0      	nop			; (mov r8, r8)
     814:	200004c8 	.word	0x200004c8

00000818 <main>:
{
     818:	b510      	push	{r4, lr}
    SystemInit();
     81a:	4b40      	ldr	r3, [pc, #256]	; (91c <main+0x104>)
     81c:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
     81e:	4a40      	ldr	r2, [pc, #256]	; (920 <main+0x108>)
     820:	4b40      	ldr	r3, [pc, #256]	; (924 <main+0x10c>)
     822:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
     824:	4840      	ldr	r0, [pc, #256]	; (928 <main+0x110>)
     826:	6a03      	ldr	r3, [r0, #32]
     828:	021b      	lsls	r3, r3, #8
     82a:	0a1b      	lsrs	r3, r3, #8
     82c:	21c0      	movs	r1, #192	; 0xc0
     82e:	0609      	lsls	r1, r1, #24
     830:	430b      	orrs	r3, r1
     832:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
     834:	2300      	movs	r3, #0
     836:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
     838:	3307      	adds	r3, #7
     83a:	6013      	str	r3, [r2, #0]
	buttons_init();
     83c:	4b3b      	ldr	r3, [pc, #236]	; (92c <main+0x114>)
     83e:	4798      	blx	r3
	pwm_init();
     840:	4b3b      	ldr	r3, [pc, #236]	; (930 <main+0x118>)
     842:	4798      	blx	r3
	speaker_init();
     844:	4b3b      	ldr	r3, [pc, #236]	; (934 <main+0x11c>)
     846:	4798      	blx	r3
	init_notes();
     848:	4b3b      	ldr	r3, [pc, #236]	; (938 <main+0x120>)
     84a:	4798      	blx	r3
	timer_init();
     84c:	4b3b      	ldr	r3, [pc, #236]	; (93c <main+0x124>)
     84e:	4798      	blx	r3
	counter_init();
     850:	4b3b      	ldr	r3, [pc, #236]	; (940 <main+0x128>)
     852:	4798      	blx	r3
	spi_init();
     854:	4b3b      	ldr	r3, [pc, #236]	; (944 <main+0x12c>)
     856:	4798      	blx	r3
	event_init();
     858:	4b3b      	ldr	r3, [pc, #236]	; (948 <main+0x130>)
     85a:	4798      	blx	r3
	timer_enable();
     85c:	4b3b      	ldr	r3, [pc, #236]	; (94c <main+0x134>)
     85e:	4798      	blx	r3
	counter_enable();
     860:	4b3b      	ldr	r3, [pc, #236]	; (950 <main+0x138>)
     862:	4798      	blx	r3
     864:	e02f      	b.n	8c6 <main+0xae>
			main_old_time = main_new_time;
     866:	4b3b      	ldr	r3, [pc, #236]	; (954 <main+0x13c>)
     868:	681a      	ldr	r2, [r3, #0]
     86a:	4b3b      	ldr	r3, [pc, #236]	; (958 <main+0x140>)
     86c:	601a      	str	r2, [r3, #0]
			buttonValue = buttons_returnButtonValues();
     86e:	4b3b      	ldr	r3, [pc, #236]	; (95c <main+0x144>)
     870:	4798      	blx	r3
     872:	4b3b      	ldr	r3, [pc, #236]	; (960 <main+0x148>)
     874:	7018      	strb	r0, [r3, #0]
     876:	e034      	b.n	8e2 <main+0xca>
				pwm_disable();
     878:	4b3a      	ldr	r3, [pc, #232]	; (964 <main+0x14c>)
     87a:	4798      	blx	r3
		switch(state_now)
     87c:	4b3a      	ldr	r3, [pc, #232]	; (968 <main+0x150>)
     87e:	789b      	ldrb	r3, [r3, #2]
     880:	b2db      	uxtb	r3, r3
     882:	2b04      	cmp	r3, #4
     884:	d818      	bhi.n	8b8 <main+0xa0>
     886:	009b      	lsls	r3, r3, #2
     888:	4a38      	ldr	r2, [pc, #224]	; (96c <main+0x154>)
     88a:	58d3      	ldr	r3, [r2, r3]
     88c:	469f      	mov	pc, r3
				state_now = s0_pressed;//turn on the right led, play the right note
     88e:	2201      	movs	r2, #1
     890:	4b35      	ldr	r3, [pc, #212]	; (968 <main+0x150>)
     892:	709a      	strb	r2, [r3, #2]
				break;
     894:	e7f2      	b.n	87c <main+0x64>
				state_now = s1_pressed;//same here . . . 
     896:	2202      	movs	r2, #2
     898:	4b33      	ldr	r3, [pc, #204]	; (968 <main+0x150>)
     89a:	709a      	strb	r2, [r3, #2]
				break;
     89c:	e7ee      	b.n	87c <main+0x64>
				state_now = s2_pressed;
     89e:	2203      	movs	r2, #3
     8a0:	4b31      	ldr	r3, [pc, #196]	; (968 <main+0x150>)
     8a2:	709a      	strb	r2, [r3, #2]
				break;
     8a4:	e7ea      	b.n	87c <main+0x64>
				state_now = s3_pressed;
     8a6:	2204      	movs	r2, #4
     8a8:	4b2f      	ldr	r3, [pc, #188]	; (968 <main+0x150>)
     8aa:	709a      	strb	r2, [r3, #2]
				break;
     8ac:	e7e6      	b.n	87c <main+0x64>
				pwm_disable();
     8ae:	4b2d      	ldr	r3, [pc, #180]	; (964 <main+0x14c>)
     8b0:	4798      	blx	r3
				this_tone = 0;
     8b2:	2200      	movs	r2, #0
     8b4:	4b2c      	ldr	r3, [pc, #176]	; (968 <main+0x150>)
     8b6:	705a      	strb	r2, [r3, #1]
		pwm_set(this_tone);
     8b8:	4b2b      	ldr	r3, [pc, #172]	; (968 <main+0x150>)
     8ba:	7858      	ldrb	r0, [r3, #1]
     8bc:	b2c0      	uxtb	r0, r0
     8be:	4b2c      	ldr	r3, [pc, #176]	; (970 <main+0x158>)
     8c0:	4798      	blx	r3
     8c2:	4b2c      	ldr	r3, [pc, #176]	; (974 <main+0x15c>)
     8c4:	4798      	blx	r3
		pwm_enable();
     8c6:	4b2c      	ldr	r3, [pc, #176]	; (978 <main+0x160>)
     8c8:	4798      	blx	r3
		main_new_time = main_return_millis();
     8ca:	4b2c      	ldr	r3, [pc, #176]	; (97c <main+0x164>)
     8cc:	4798      	blx	r3
     8ce:	4c21      	ldr	r4, [pc, #132]	; (954 <main+0x13c>)
     8d0:	6020      	str	r0, [r4, #0]
		led_always_on();
     8d2:	4b2b      	ldr	r3, [pc, #172]	; (980 <main+0x168>)
     8d4:	4798      	blx	r3
		if((main_new_time - main_old_time) > 20)
     8d6:	6823      	ldr	r3, [r4, #0]
     8d8:	4a1f      	ldr	r2, [pc, #124]	; (958 <main+0x140>)
     8da:	6812      	ldr	r2, [r2, #0]
     8dc:	1a9b      	subs	r3, r3, r2
     8de:	2b14      	cmp	r3, #20
     8e0:	d8c1      	bhi.n	866 <main+0x4e>
		switch (buttonValue)
     8e2:	4b1f      	ldr	r3, [pc, #124]	; (960 <main+0x148>)
     8e4:	781b      	ldrb	r3, [r3, #0]
     8e6:	b2db      	uxtb	r3, r3
     8e8:	2b04      	cmp	r3, #4
     8ea:	d8c7      	bhi.n	87c <main+0x64>
     8ec:	009b      	lsls	r3, r3, #2
     8ee:	4a25      	ldr	r2, [pc, #148]	; (984 <main+0x16c>)
     8f0:	58d3      	ldr	r3, [r2, r3]
     8f2:	469f      	mov	pc, r3
				this_tone = sim_notes[3];
     8f4:	4b24      	ldr	r3, [pc, #144]	; (988 <main+0x170>)
     8f6:	68d8      	ldr	r0, [r3, #12]
     8f8:	4b24      	ldr	r3, [pc, #144]	; (98c <main+0x174>)
     8fa:	4798      	blx	r3
     8fc:	b2c0      	uxtb	r0, r0
     8fe:	4b1a      	ldr	r3, [pc, #104]	; (968 <main+0x150>)
     900:	7058      	strb	r0, [r3, #1]
				break;
     902:	e7d9      	b.n	8b8 <main+0xa0>
				this_tone = DSHARP4;
     904:	22ff      	movs	r2, #255	; 0xff
     906:	4b18      	ldr	r3, [pc, #96]	; (968 <main+0x150>)
     908:	705a      	strb	r2, [r3, #1]
				break;
     90a:	e7d5      	b.n	8b8 <main+0xa0>
				this_tone = B3;
     90c:	22f7      	movs	r2, #247	; 0xf7
     90e:	4b16      	ldr	r3, [pc, #88]	; (968 <main+0x150>)
     910:	705a      	strb	r2, [r3, #1]
				break;
     912:	e7d1      	b.n	8b8 <main+0xa0>
				this_tone = GSHARP3;//sim_notes[2];
     914:	22cf      	movs	r2, #207	; 0xcf
     916:	4b14      	ldr	r3, [pc, #80]	; (968 <main+0x150>)
     918:	705a      	strb	r2, [r3, #1]
				break;
     91a:	e7cd      	b.n	8b8 <main+0xa0>
     91c:	00000421 	.word	0x00000421
     920:	e000e010 	.word	0xe000e010
     924:	0000bb7f 	.word	0x0000bb7f
     928:	e000ed00 	.word	0xe000ed00
     92c:	00000115 	.word	0x00000115
     930:	000009a1 	.word	0x000009a1
     934:	00000ae1 	.word	0x00000ae1
     938:	000006b1 	.word	0x000006b1
     93c:	00000da5 	.word	0x00000da5
     940:	00000285 	.word	0x00000285
     944:	00000b91 	.word	0x00000b91
     948:	000005b9 	.word	0x000005b9
     94c:	00000d85 	.word	0x00000d85
     950:	00000255 	.word	0x00000255
     954:	200004c4 	.word	0x200004c4
     958:	200004a0 	.word	0x200004a0
     95c:	00000181 	.word	0x00000181
     960:	2000049e 	.word	0x2000049e
     964:	00000a85 	.word	0x00000a85
     968:	2000048c 	.word	0x2000048c
     96c:	00001bd0 	.word	0x00001bd0
     970:	00001779 	.word	0x00001779
     974:	00000a9d 	.word	0x00000a9d
     978:	00000a6d 	.word	0x00000a6d
     97c:	00000809 	.word	0x00000809
     980:	000006d9 	.word	0x000006d9
     984:	00001be4 	.word	0x00001be4
     988:	200004b4 	.word	0x200004b4
     98c:	00000e1d 	.word	0x00000e1d

00000990 <SysTick_Handler>:
//     | .__/ |  \ .__/
//
//-----------------------------------------------------------------------------
void SysTick_Handler ()
{
	millis++;
     990:	4a02      	ldr	r2, [pc, #8]	; (99c <SysTick_Handler+0xc>)
     992:	6813      	ldr	r3, [r2, #0]
     994:	3301      	adds	r3, #1
     996:	6013      	str	r3, [r2, #0]
     998:	4770      	bx	lr
     99a:	46c0      	nop			; (mov r8, r8)
     99c:	200004c8 	.word	0x200004c8

000009a0 <pwm_init>:
//
//------------------------------------------------------------------------------

//==============================================================================
void pwm_init()
{
     9a0:	b530      	push	{r4, r5, lr}
	// Enable the TCC bus clock (CLK_TCCx_APB)
	PM->APBCMASK.reg |= ((PM_APBCMASK_TCC0) | (PM_APBCMASK_TCC1));
     9a2:	4a2c      	ldr	r2, [pc, #176]	; (a54 <pwm_init+0xb4>)
     9a4:	6a11      	ldr	r1, [r2, #32]
     9a6:	23c0      	movs	r3, #192	; 0xc0
     9a8:	009b      	lsls	r3, r3, #2
     9aa:	430b      	orrs	r3, r1
     9ac:	6213      	str	r3, [r2, #32]

	// Configure the General Clock with the 48MHz clk
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_TCC0_TCC1) |
     9ae:	4a2a      	ldr	r2, [pc, #168]	; (a58 <pwm_init+0xb8>)
     9b0:	4b2a      	ldr	r3, [pc, #168]	; (a5c <pwm_init+0xbc>)
     9b2:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_GEN_GCLK0 |
	GCLK_CLKCTRL_CLKEN;
	// Wait for the GCLK to be synchronized
	while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
     9b4:	4b29      	ldr	r3, [pc, #164]	; (a5c <pwm_init+0xbc>)
     9b6:	785b      	ldrb	r3, [r3, #1]
     9b8:	b25b      	sxtb	r3, r3
     9ba:	2b00      	cmp	r3, #0
     9bc:	dbfa      	blt.n	9b4 <pwm_init+0x14>

	// Reset the timer
	//TCC0->CTRLA.reg = TCC_CTRLA_SWRST;
	//while (TCC0->SYNCBUSY.bit.SWRST);
	TCC1->CTRLA.reg = TCC_CTRLA_SWRST;
     9be:	2201      	movs	r2, #1
     9c0:	4b27      	ldr	r3, [pc, #156]	; (a60 <pwm_init+0xc0>)
     9c2:	601a      	str	r2, [r3, #0]
	while (TCC1->SYNCBUSY.bit.SWRST);
     9c4:	4b26      	ldr	r3, [pc, #152]	; (a60 <pwm_init+0xc0>)
     9c6:	689b      	ldr	r3, [r3, #8]
     9c8:	07db      	lsls	r3, r3, #31
     9ca:	d4fb      	bmi.n	9c4 <pwm_init+0x24>
	//// LUPD for TCC0
	//TCC0->CTRLBCLR.bit.LUPD = 1;
	//while(TCC0->SYNCBUSY.bit.CTRLB);

	// LUPD for TCC0
	TCC1->CTRLBCLR.bit.LUPD = 1;
     9cc:	4a24      	ldr	r2, [pc, #144]	; (a60 <pwm_init+0xc0>)
     9ce:	7913      	ldrb	r3, [r2, #4]
     9d0:	2102      	movs	r1, #2
     9d2:	430b      	orrs	r3, r1
     9d4:	7113      	strb	r3, [r2, #4]
	while(TCC1->SYNCBUSY.bit.CTRLB);
     9d6:	4b22      	ldr	r3, [pc, #136]	; (a60 <pwm_init+0xc0>)
     9d8:	689b      	ldr	r3, [r3, #8]
     9da:	075b      	lsls	r3, r3, #29
     9dc:	d4fb      	bmi.n	9d6 <pwm_init+0x36>

	//set OTMX to allow for CCB
	// check FAQ
	//TCC0->WEXCTRL.bit.OTMX = 0x1;
	TCC1->WEXCTRL.bit.OTMX = 0x0;
     9de:	4b20      	ldr	r3, [pc, #128]	; (a60 <pwm_init+0xc0>)
     9e0:	6959      	ldr	r1, [r3, #20]
     9e2:	2203      	movs	r2, #3
     9e4:	4391      	bics	r1, r2
     9e6:	6159      	str	r1, [r3, #20]

	// Configure TCC0 into Normal PWM mode
	//TCC0->WAVE.reg = TCC_WAVE_WAVEGEN_NPWM;   // Normal PWM mode on
	//while (TCC0->SYNCBUSY.bit.WAVE);          // Wait for synchronization
	TCC1->WAVE.reg = TCC_WAVE_WAVEGEN_NPWM;   // Normal PWM mode on
     9e8:	2202      	movs	r2, #2
     9ea:	63da      	str	r2, [r3, #60]	; 0x3c
	while (TCC1->SYNCBUSY.bit.WAVE);          // Wait for synchronization
     9ec:	4b1c      	ldr	r3, [pc, #112]	; (a60 <pwm_init+0xc0>)
     9ee:	689b      	ldr	r3, [r3, #8]
     9f0:	065b      	lsls	r3, r3, #25
     9f2:	d4fb      	bmi.n	9ec <pwm_init+0x4c>
	//TCC0->CCB[2].reg = TCC0->PER.reg / 2;      // init to half the period
	//while (TCC0->SYNCBUSY.bit.CCB0);
	//TCC0->CCB[3].reg = TCC0->PER.reg / 2;      // init to half the period
	//while (TCC0->SYNCBUSY.bit.CCB0);

	TCC1->PER.reg = 0xFFFF;  // Set period
     9f4:	4a1b      	ldr	r2, [pc, #108]	; (a64 <pwm_init+0xc4>)
     9f6:	4b1a      	ldr	r3, [pc, #104]	; (a60 <pwm_init+0xc0>)
     9f8:	641a      	str	r2, [r3, #64]	; 0x40
	while (TCC1->SYNCBUSY.bit.PER);
     9fa:	4b19      	ldr	r3, [pc, #100]	; (a60 <pwm_init+0xc0>)
     9fc:	689b      	ldr	r3, [r3, #8]
     9fe:	061b      	lsls	r3, r3, #24
     a00:	d4fb      	bmi.n	9fa <pwm_init+0x5a>

	TCC1->CCB[0].reg = TCC1->PER.reg / 2;      // init to half the period
     a02:	4a17      	ldr	r2, [pc, #92]	; (a60 <pwm_init+0xc0>)
     a04:	6c13      	ldr	r3, [r2, #64]	; 0x40
     a06:	085b      	lsrs	r3, r3, #1
     a08:	6713      	str	r3, [r2, #112]	; 0x70
	while (TCC1->SYNCBUSY.bit.CCB0);           // Wait for synchronization
     a0a:	4b15      	ldr	r3, [pc, #84]	; (a60 <pwm_init+0xc0>)
     a0c:	689b      	ldr	r3, [r3, #8]
     a0e:	031b      	lsls	r3, r3, #12
     a10:	d4fb      	bmi.n	a0a <pwm_init+0x6a>

	// Enable the TCC0 counter
	//TCC0->CTRLA.reg |= TCC_CTRLA_ENABLE;
	//while (TCC0->SYNCBUSY.bit.ENABLE);        // Wait for synchronization
	// Enable the TCC1 counter
	TCC1->CTRLA.reg |= TCC_CTRLA_ENABLE;
     a12:	4a13      	ldr	r2, [pc, #76]	; (a60 <pwm_init+0xc0>)
     a14:	6813      	ldr	r3, [r2, #0]
     a16:	2102      	movs	r1, #2
     a18:	430b      	orrs	r3, r1
     a1a:	6013      	str	r3, [r2, #0]
	while (TCC1->SYNCBUSY.bit.ENABLE);        // Wait for synchronization
     a1c:	4b10      	ldr	r3, [pc, #64]	; (a60 <pwm_init+0xc0>)
     a1e:	689b      	ldr	r3, [r3, #8]
     a20:	079b      	lsls	r3, r3, #30
     a22:	d4fb      	bmi.n	a1c <pwm_init+0x7c>


	// Enable peripheral function E on  PA09
	PORT->Group[0].PINCFG[9].bit.PMUXEN = 1;
     a24:	4b10      	ldr	r3, [pc, #64]	; (a68 <pwm_init+0xc8>)
     a26:	2149      	movs	r1, #73	; 0x49
     a28:	5c5a      	ldrb	r2, [r3, r1]
     a2a:	2401      	movs	r4, #1
     a2c:	4322      	orrs	r2, r4
     a2e:	545a      	strb	r2, [r3, r1]
	PORT->Group[0].PMUX[9/2].bit.PMUXO = PORT_PMUX_PMUXO_E_Val;
     a30:	2034      	movs	r0, #52	; 0x34
     a32:	5c19      	ldrb	r1, [r3, r0]
     a34:	220f      	movs	r2, #15
     a36:	4011      	ands	r1, r2
     a38:	2540      	movs	r5, #64	; 0x40
     a3a:	4329      	orrs	r1, r5
     a3c:	5419      	strb	r1, [r3, r0]

	// Enable the peripheral multiplexer for the output pin
	PORT->Group[0].PINCFG[15].bit.PMUXEN = 1;
     a3e:	301b      	adds	r0, #27
     a40:	5c19      	ldrb	r1, [r3, r0]
     a42:	4321      	orrs	r1, r4
     a44:	5419      	strb	r1, [r3, r0]
	PORT->Group[0].PMUX[15/2].bit.PMUXO = PORT_PMUX_PMUXO_F_Val;
     a46:	2137      	movs	r1, #55	; 0x37
     a48:	5c58      	ldrb	r0, [r3, r1]
     a4a:	4002      	ands	r2, r0
     a4c:	2050      	movs	r0, #80	; 0x50
     a4e:	4302      	orrs	r2, r0
     a50:	545a      	strb	r2, [r3, r1]


	// Enable peripheral function F on  PA20
	//PORT->Group[0].PINCFG[20].bit.PMUXEN = 1;
	//PORT->Group[0].PMUX[10].bit.PMUXE = PORT_PMUX_PMUXE_F_Val;
}
     a52:	bd30      	pop	{r4, r5, pc}
     a54:	40000400 	.word	0x40000400
     a58:	0000401a 	.word	0x0000401a
     a5c:	40000c00 	.word	0x40000c00
     a60:	42002400 	.word	0x42002400
     a64:	0000ffff 	.word	0x0000ffff
     a68:	41004400 	.word	0x41004400

00000a6c <pwm_enable>:
//==============================================================================
void pwm_enable()
{
	//TCC0->CTRLA.bit.ENABLE = 1;
	//while (TCC0->SYNCBUSY.bit.ENABLE);
	TCC1->CTRLA.bit.ENABLE = 1;
     a6c:	4a04      	ldr	r2, [pc, #16]	; (a80 <pwm_enable+0x14>)
     a6e:	6811      	ldr	r1, [r2, #0]
     a70:	2302      	movs	r3, #2
     a72:	430b      	orrs	r3, r1
     a74:	6013      	str	r3, [r2, #0]
	while (TCC1->SYNCBUSY.bit.ENABLE);
     a76:	4b02      	ldr	r3, [pc, #8]	; (a80 <pwm_enable+0x14>)
     a78:	689b      	ldr	r3, [r3, #8]
     a7a:	079b      	lsls	r3, r3, #30
     a7c:	d4fb      	bmi.n	a76 <pwm_enable+0xa>

}
     a7e:	4770      	bx	lr
     a80:	42002400 	.word	0x42002400

00000a84 <pwm_disable>:
//==============================================================================
void pwm_disable()
{
	//TCC0->CTRLA.bit.ENABLE = 0;
	//while (TCC0->SYNCBUSY.bit.ENABLE);
	TCC1->CTRLA.bit.ENABLE = 0;
     a84:	4b04      	ldr	r3, [pc, #16]	; (a98 <pwm_disable+0x14>)
     a86:	6819      	ldr	r1, [r3, #0]
     a88:	2202      	movs	r2, #2
     a8a:	4391      	bics	r1, r2
     a8c:	6019      	str	r1, [r3, #0]
	while (TCC1->SYNCBUSY.bit.ENABLE);
     a8e:	4b02      	ldr	r3, [pc, #8]	; (a98 <pwm_disable+0x14>)
     a90:	689b      	ldr	r3, [r3, #8]
     a92:	079b      	lsls	r3, r3, #30
     a94:	d4fb      	bmi.n	a8e <pwm_disable+0xa>
}
     a96:	4770      	bx	lr
     a98:	42002400 	.word	0x42002400

00000a9c <pwm_set>:
//     |    |  \ |  \/  /~~\  |  |___
//
//------------------------------------------------------------------------------

void pwm_set(float freqVal)
{
     a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     a9e:	1c04      	adds	r4, r0, #0
	TCC1 ->PERB.reg = 48000000UL/freqVal;
     aa0:	4f0a      	ldr	r7, [pc, #40]	; (acc <pwm_set+0x30>)
     aa2:	1c01      	adds	r1, r0, #0
     aa4:	480a      	ldr	r0, [pc, #40]	; (ad0 <pwm_set+0x34>)
     aa6:	47b8      	blx	r7
     aa8:	4e0a      	ldr	r6, [pc, #40]	; (ad4 <pwm_set+0x38>)
     aaa:	47b0      	blx	r6
     aac:	4d0a      	ldr	r5, [pc, #40]	; (ad8 <pwm_set+0x3c>)
     aae:	66e8      	str	r0, [r5, #108]	; 0x6c
	
	TCC1 ->CCB[0].reg =(uint32_t)(48000000UL/(2*freqVal));
     ab0:	1c21      	adds	r1, r4, #0
     ab2:	1c20      	adds	r0, r4, #0
     ab4:	4b09      	ldr	r3, [pc, #36]	; (adc <pwm_set+0x40>)
     ab6:	4798      	blx	r3
     ab8:	1c01      	adds	r1, r0, #0
     aba:	4805      	ldr	r0, [pc, #20]	; (ad0 <pwm_set+0x34>)
     abc:	47b8      	blx	r7
     abe:	47b0      	blx	r6
     ac0:	6728      	str	r0, [r5, #112]	; 0x70
	while (TCC1->SYNCBUSY.bit.PER);
     ac2:	4b05      	ldr	r3, [pc, #20]	; (ad8 <pwm_set+0x3c>)
     ac4:	689b      	ldr	r3, [r3, #8]
     ac6:	061b      	lsls	r3, r3, #24
     ac8:	d4fb      	bmi.n	ac2 <pwm_set+0x26>
}
     aca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     acc:	00001171 	.word	0x00001171
     ad0:	4c371b00 	.word	0x4c371b00
     ad4:	00000e1d 	.word	0x00000e1d
     ad8:	42002400 	.word	0x42002400
     adc:	00000e4d 	.word	0x00000e4d

00000ae0 <speaker_init>:
#include "speaker.h"

void speaker_init(void)
{
	// Enable PORT module clock
	PM->APBBMASK.reg |= PM_APBBMASK_PORT;
     ae0:	4b24      	ldr	r3, [pc, #144]	; (b74 <speaker_init+0x94>)
     ae2:	69da      	ldr	r2, [r3, #28]
     ae4:	2108      	movs	r1, #8
     ae6:	430a      	orrs	r2, r1
     ae8:	61da      	str	r2, [r3, #28]

	// Enable TCC0 in the Power Manager
	PM->APBCMASK.reg |= PM_APBCMASK_TCC0;
     aea:	6a19      	ldr	r1, [r3, #32]
     aec:	2280      	movs	r2, #128	; 0x80
     aee:	0052      	lsls	r2, r2, #1
     af0:	430a      	orrs	r2, r1
     af2:	621a      	str	r2, [r3, #32]

	// Route a generic clock to TCC0
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID_TCC0_TCC1 |
     af4:	4a20      	ldr	r2, [pc, #128]	; (b78 <speaker_init+0x98>)
     af6:	4b21      	ldr	r3, [pc, #132]	; (b7c <speaker_init+0x9c>)
     af8:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_GEN_GCLK0 |
	GCLK_CLKCTRL_CLKEN;
	while (GCLK->STATUS.bit.SYNCBUSY);
     afa:	4b20      	ldr	r3, [pc, #128]	; (b7c <speaker_init+0x9c>)
     afc:	785b      	ldrb	r3, [r3, #1]
     afe:	09db      	lsrs	r3, r3, #7
     b00:	d1fb      	bne.n	afa <speaker_init+0x1a>

	// Configure PA09 mux to Peripheral Function E (TCC0/WO1)
	PORT->Group[0].PINCFG[9].bit.PMUXEN = 1;
     b02:	4a1f      	ldr	r2, [pc, #124]	; (b80 <speaker_init+0xa0>)
     b04:	2149      	movs	r1, #73	; 0x49
     b06:	5c53      	ldrb	r3, [r2, r1]
     b08:	2001      	movs	r0, #1
     b0a:	4303      	orrs	r3, r0
     b0c:	5453      	strb	r3, [r2, r1]
	PORT->Group[0].PMUX[9 >> 1].bit.PMUXO = MUX_PA09E_TCC0_WO1;
     b0e:	3915      	subs	r1, #21
     b10:	5c50      	ldrb	r0, [r2, r1]
     b12:	230f      	movs	r3, #15
     b14:	4003      	ands	r3, r0
     b16:	2040      	movs	r0, #64	; 0x40
     b18:	4303      	orrs	r3, r0
     b1a:	5453      	strb	r3, [r2, r1]

	// Reset TCC0
	TCC0->CTRLA.bit.SWRST = 1;
     b1c:	4a19      	ldr	r2, [pc, #100]	; (b84 <speaker_init+0xa4>)
     b1e:	6811      	ldr	r1, [r2, #0]
     b20:	2301      	movs	r3, #1
     b22:	430b      	orrs	r3, r1
     b24:	6013      	str	r3, [r2, #0]
	while (TCC0->SYNCBUSY.bit.SWRST);
     b26:	4b17      	ldr	r3, [pc, #92]	; (b84 <speaker_init+0xa4>)
     b28:	689b      	ldr	r3, [r3, #8]
     b2a:	07db      	lsls	r3, r3, #31
     b2c:	d4fb      	bmi.n	b26 <speaker_init+0x46>

	// Configure TCC0 for normal PWM
	TCC0->WAVE.bit.WAVEGEN = TCC_WAVE_WAVEGEN_NPWM;
     b2e:	4915      	ldr	r1, [pc, #84]	; (b84 <speaker_init+0xa4>)
     b30:	6bca      	ldr	r2, [r1, #60]	; 0x3c
     b32:	2307      	movs	r3, #7
     b34:	439a      	bics	r2, r3
     b36:	3b05      	subs	r3, #5
     b38:	4313      	orrs	r3, r2
     b3a:	63cb      	str	r3, [r1, #60]	; 0x3c
	while (TCC0->SYNCBUSY.bit.WAVE);
     b3c:	4b11      	ldr	r3, [pc, #68]	; (b84 <speaker_init+0xa4>)
     b3e:	689b      	ldr	r3, [r3, #8]
     b40:	065b      	lsls	r3, r3, #25
     b42:	d4fb      	bmi.n	b3c <speaker_init+0x5c>

	// Default period and duty cycle
	TCC0->PER.reg = 48000 - 1;   // ~1 kHz at 48 MHz clock
     b44:	4a10      	ldr	r2, [pc, #64]	; (b88 <speaker_init+0xa8>)
     b46:	4b0f      	ldr	r3, [pc, #60]	; (b84 <speaker_init+0xa4>)
     b48:	641a      	str	r2, [r3, #64]	; 0x40
	while (TCC0->SYNCBUSY.bit.PER);
     b4a:	4b0e      	ldr	r3, [pc, #56]	; (b84 <speaker_init+0xa4>)
     b4c:	689b      	ldr	r3, [r3, #8]
     b4e:	061b      	lsls	r3, r3, #24
     b50:	d4fb      	bmi.n	b4a <speaker_init+0x6a>

	TCC0->CC[1].reg = 24000;     // 50% duty
     b52:	4a0e      	ldr	r2, [pc, #56]	; (b8c <speaker_init+0xac>)
     b54:	4b0b      	ldr	r3, [pc, #44]	; (b84 <speaker_init+0xa4>)
     b56:	649a      	str	r2, [r3, #72]	; 0x48
	while (TCC0->SYNCBUSY.bit.CC1);
     b58:	4b0a      	ldr	r3, [pc, #40]	; (b84 <speaker_init+0xa4>)
     b5a:	689b      	ldr	r3, [r3, #8]
     b5c:	059b      	lsls	r3, r3, #22
     b5e:	d4fb      	bmi.n	b58 <speaker_init+0x78>

	// Enable TCC0
	TCC0->CTRLA.bit.ENABLE = 1;
     b60:	4a08      	ldr	r2, [pc, #32]	; (b84 <speaker_init+0xa4>)
     b62:	6811      	ldr	r1, [r2, #0]
     b64:	2302      	movs	r3, #2
     b66:	430b      	orrs	r3, r1
     b68:	6013      	str	r3, [r2, #0]
	while (TCC0->SYNCBUSY.bit.ENABLE);
     b6a:	4b06      	ldr	r3, [pc, #24]	; (b84 <speaker_init+0xa4>)
     b6c:	689b      	ldr	r3, [r3, #8]
     b6e:	079b      	lsls	r3, r3, #30
     b70:	d4fb      	bmi.n	b6a <speaker_init+0x8a>
}
     b72:	4770      	bx	lr
     b74:	40000400 	.word	0x40000400
     b78:	0000401a 	.word	0x0000401a
     b7c:	40000c00 	.word	0x40000c00
     b80:	41004400 	.word	0x41004400
     b84:	42002000 	.word	0x42002000
     b88:	0000bb7f 	.word	0x0000bb7f
     b8c:	00005dc0 	.word	0x00005dc0

00000b90 <spi_init>:
//
//------------------------------------------------------------------------------

//==============================================================================
void spi_init()
{
     b90:	b570      	push	{r4, r5, r6, lr}
	// MOSI
	// Configure the appropriate peripheral
	#if (SPI_MOSI_PIN % 2) // Odd Pin
	PORT->Group[SPI_MOSI_GROUP].PMUX[SPI_MOSI_PMUX].bit.PMUXO = PORT_PMUX_PMUXO_D_Val;
	#else                  // Even Pin
	PORT->Group[SPI_MOSI_GROUP].PMUX[SPI_MOSI_PMUX].bit.PMUXE = PORT_PMUX_PMUXE_D_Val;
     b92:	4b3b      	ldr	r3, [pc, #236]	; (c80 <spi_init+0xf0>)
     b94:	20b5      	movs	r0, #181	; 0xb5
     b96:	5c19      	ldrb	r1, [r3, r0]
     b98:	260f      	movs	r6, #15
     b9a:	43b1      	bics	r1, r6
     b9c:	2503      	movs	r5, #3
     b9e:	4329      	orrs	r1, r5
     ba0:	5419      	strb	r1, [r3, r0]
	#endif
	// Enable the PMUX
	PORT->Group[SPI_MOSI_GROUP].PINCFG[SPI_MOSI_PIN].bit.PMUXEN = 1;
     ba2:	22ca      	movs	r2, #202	; 0xca
     ba4:	5c9c      	ldrb	r4, [r3, r2]
     ba6:	2101      	movs	r1, #1
     ba8:	430c      	orrs	r4, r1
     baa:	549c      	strb	r4, [r3, r2]
	// MISO
	// Configure the appropriate peripheral
	#if (SPI_MISO_PIN % 2) // Odd Pin
	PORT->Group[SPI_MISO_GROUP].PMUX[SPI_MISO_PMUX].bit.PMUXO = PORT_PMUX_PMUXO_D_Val;
	#else                  // Even Pin
	PORT->Group[SPI_MISO_GROUP].PMUX[SPI_MISO_PMUX].bit.PMUXE = PORT_PMUX_PMUXE_D_Val;
     bac:	2436      	movs	r4, #54	; 0x36
     bae:	5d1a      	ldrb	r2, [r3, r4]
     bb0:	43b2      	bics	r2, r6
     bb2:	432a      	orrs	r2, r5
     bb4:	551a      	strb	r2, [r3, r4]
	#endif
	// Enable the PMUX
	PORT->Group[SPI_MISO_GROUP].PINCFG[SPI_MISO_PIN].bit.PMUXEN = 1;
     bb6:	3416      	adds	r4, #22
     bb8:	5d1a      	ldrb	r2, [r3, r4]
     bba:	430a      	orrs	r2, r1
     bbc:	551a      	strb	r2, [r3, r4]

	// SCK
	// Configure the appropriate peripheral
	#if (SPI_SCK_PIN % 2) // Odd Pin
	PORT->Group[SPI_SCK_GROUP].PMUX[SPI_SCK_PMUX].bit.PMUXO = PORT_PMUX_PMUXO_D_Val;
     bbe:	5c1c      	ldrb	r4, [r3, r0]
     bc0:	220f      	movs	r2, #15
     bc2:	4022      	ands	r2, r4
     bc4:	2430      	movs	r4, #48	; 0x30
     bc6:	4322      	orrs	r2, r4
     bc8:	541a      	strb	r2, [r3, r0]
	#else                  // Even Pin
	PORT->Group[SPI_SCK_GROUP].PMUX[SPI_SCK_PMUX].bit.PMUXE = PORT_PMUX_PMUXE_D_Val;
	#endif
	// Enable the PMUX
	PORT->Group[SPI_SCK_GROUP].PINCFG[SPI_SCK_PIN].bit.PMUXEN = 1;
     bca:	3016      	adds	r0, #22
     bcc:	5c1a      	ldrb	r2, [r3, r0]
     bce:	430a      	orrs	r2, r1
     bd0:	541a      	strb	r2, [r3, r0]
	
	//////////////////////////////////////////////////////////////////////////////
	// Disable the SPI - 26.6.2.1
	//////////////////////////////////////////////////////////////////////////////
	SERCOM4->SPI.CTRLA.bit.ENABLE = 0;
     bd2:	4b2c      	ldr	r3, [pc, #176]	; (c84 <spi_init+0xf4>)
     bd4:	6819      	ldr	r1, [r3, #0]
     bd6:	2202      	movs	r2, #2
     bd8:	4391      	bics	r1, r2
     bda:	6019      	str	r1, [r3, #0]
	// Wait for it to complete
	while (SERCOM4->SPI.SYNCBUSY.bit.ENABLE);
     bdc:	4b29      	ldr	r3, [pc, #164]	; (c84 <spi_init+0xf4>)
     bde:	69db      	ldr	r3, [r3, #28]
     be0:	079b      	lsls	r3, r3, #30
     be2:	d4fb      	bmi.n	bdc <spi_init+0x4c>

	//////////////////////////////////////////////////////////////////////////////
	// Set up the PM (default on, but let's just do it) and the GCLK
	//////////////////////////////////////////////////////////////////////////////
	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM4;
     be4:	4a28      	ldr	r2, [pc, #160]	; (c88 <spi_init+0xf8>)
     be6:	6a13      	ldr	r3, [r2, #32]
     be8:	2140      	movs	r1, #64	; 0x40
     bea:	430b      	orrs	r3, r1
     bec:	6213      	str	r3, [r2, #32]

	// Initialize the GCLK
	// Setting clock for the SERCOM4_CORE clock
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID_SERCOM4_CORE |
     bee:	4a27      	ldr	r2, [pc, #156]	; (c8c <spi_init+0xfc>)
     bf0:	4b27      	ldr	r3, [pc, #156]	; (c90 <spi_init+0x100>)
     bf2:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_GEN_GCLK0       |
	GCLK_CLKCTRL_CLKEN ;

	// Wait for the GCLK to be synchronized
	while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
     bf4:	4b26      	ldr	r3, [pc, #152]	; (c90 <spi_init+0x100>)
     bf6:	785b      	ldrb	r3, [r3, #1]
     bf8:	b25b      	sxtb	r3, r3
     bfa:	2b00      	cmp	r3, #0
     bfc:	dbfa      	blt.n	bf4 <spi_init+0x64>
	//////////////////////////////////////////////////////////////////////////////
	// Initialize the SPI
	//////////////////////////////////////////////////////////////////////////////

	// Reset the SPI
	SERCOM4->SPI.CTRLA.bit.SWRST = 1;
     bfe:	4a21      	ldr	r2, [pc, #132]	; (c84 <spi_init+0xf4>)
     c00:	6811      	ldr	r1, [r2, #0]
     c02:	2301      	movs	r3, #1
     c04:	430b      	orrs	r3, r1
     c06:	6013      	str	r3, [r2, #0]
	// Wait for it to complete
	while (SERCOM4->SPI.CTRLA.bit.SWRST || SERCOM4->SPI.SYNCBUSY.bit.SWRST);
     c08:	4b1e      	ldr	r3, [pc, #120]	; (c84 <spi_init+0xf4>)
     c0a:	681b      	ldr	r3, [r3, #0]
     c0c:	07db      	lsls	r3, r3, #31
     c0e:	d4fb      	bmi.n	c08 <spi_init+0x78>
     c10:	4b1c      	ldr	r3, [pc, #112]	; (c84 <spi_init+0xf4>)
     c12:	69db      	ldr	r3, [r3, #28]
     c14:	07db      	lsls	r3, r3, #31
     c16:	d4f7      	bmi.n	c08 <spi_init+0x78>

	// Set up CTRLA
	SERCOM4->SPI.CTRLA.bit.DIPO = 0; // MISO on PAD0
     c18:	4b1a      	ldr	r3, [pc, #104]	; (c84 <spi_init+0xf4>)
     c1a:	6819      	ldr	r1, [r3, #0]
     c1c:	4a1d      	ldr	r2, [pc, #116]	; (c94 <spi_init+0x104>)
     c1e:	400a      	ands	r2, r1
     c20:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.DOPO = 1; // MOSI on PAD2, SCK on PAD3, SS on PAD 1
     c22:	6819      	ldr	r1, [r3, #0]
     c24:	4a1c      	ldr	r2, [pc, #112]	; (c98 <spi_init+0x108>)
     c26:	4011      	ands	r1, r2
     c28:	2280      	movs	r2, #128	; 0x80
     c2a:	0252      	lsls	r2, r2, #9
     c2c:	430a      	orrs	r2, r1
     c2e:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.DORD = 0; // MSB Transferred first
     c30:	6819      	ldr	r1, [r3, #0]
     c32:	4a1a      	ldr	r2, [pc, #104]	; (c9c <spi_init+0x10c>)
     c34:	400a      	ands	r2, r1
     c36:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.CPOL = 0; // SCK Low when Idle
     c38:	6819      	ldr	r1, [r3, #0]
     c3a:	4a19      	ldr	r2, [pc, #100]	; (ca0 <spi_init+0x110>)
     c3c:	400a      	ands	r2, r1
     c3e:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.CPHA = 0; // Data sampled on leading edge and change on trailing edge
     c40:	6819      	ldr	r1, [r3, #0]
     c42:	4a18      	ldr	r2, [pc, #96]	; (ca4 <spi_init+0x114>)
     c44:	400a      	ands	r2, r1
     c46:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.MODE = 3; // Set MODE as SPI Master
     c48:	6819      	ldr	r1, [r3, #0]
     c4a:	221c      	movs	r2, #28
     c4c:	4391      	bics	r1, r2
     c4e:	3a10      	subs	r2, #16
     c50:	430a      	orrs	r2, r1
     c52:	601a      	str	r2, [r3, #0]

	// Set up CTRLB
	SERCOM4->SPI.CTRLB.bit.RXEN = 1; // Enable the receiver
     c54:	6859      	ldr	r1, [r3, #4]
     c56:	2280      	movs	r2, #128	; 0x80
     c58:	0292      	lsls	r2, r2, #10
     c5a:	430a      	orrs	r2, r1
     c5c:	605a      	str	r2, [r3, #4]

	// Set up the BAUD rate
	SERCOM4->SPI.BAUD.reg = 11; // 100KHz - too slow, but easy to see on the Logic Analyzer
     c5e:	220b      	movs	r2, #11
     c60:	731a      	strb	r2, [r3, #12]


	//////////////////////////////////////////////////////////////////////////////
	// Enable the SPI
	//////////////////////////////////////////////////////////////////////////////
	SERCOM4->SPI.CTRLA.bit.ENABLE = 1;
     c62:	6819      	ldr	r1, [r3, #0]
     c64:	3a09      	subs	r2, #9
     c66:	430a      	orrs	r2, r1
     c68:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC | SERCOM_SPI_INTENSET_DRE;
     c6a:	2203      	movs	r2, #3
     c6c:	759a      	strb	r2, [r3, #22]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
     c6e:	2280      	movs	r2, #128	; 0x80
     c70:	0192      	lsls	r2, r2, #6
     c72:	4b0d      	ldr	r3, [pc, #52]	; (ca8 <spi_init+0x118>)
     c74:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(SERCOM4_IRQn);
	// Wait for it to complete
	while (SERCOM4->SPI.SYNCBUSY.bit.ENABLE);
     c76:	4b03      	ldr	r3, [pc, #12]	; (c84 <spi_init+0xf4>)
     c78:	69db      	ldr	r3, [r3, #28]
     c7a:	079b      	lsls	r3, r3, #30
     c7c:	d4fb      	bmi.n	c76 <spi_init+0xe6>
	

}
     c7e:	bd70      	pop	{r4, r5, r6, pc}
     c80:	41004400 	.word	0x41004400
     c84:	42001800 	.word	0x42001800
     c88:	40000400 	.word	0x40000400
     c8c:	00004018 	.word	0x00004018
     c90:	40000c00 	.word	0x40000c00
     c94:	ffcfffff 	.word	0xffcfffff
     c98:	fffcffff 	.word	0xfffcffff
     c9c:	bfffffff 	.word	0xbfffffff
     ca0:	dfffffff 	.word	0xdfffffff
     ca4:	efffffff 	.word	0xefffffff
     ca8:	e000e100 	.word	0xe000e100

00000cac <spi_write>:


//==============================================================================
void spi_write()
{
     cac:	b510      	push	{r4, lr}
	i = 0;
     cae:	4c08      	ldr	r4, [pc, #32]	; (cd0 <spi_write+0x24>)
     cb0:	2300      	movs	r3, #0
     cb2:	7023      	strb	r3, [r4, #0]
	data_sent = 0;
     cb4:	4a07      	ldr	r2, [pc, #28]	; (cd4 <spi_write+0x28>)
     cb6:	7013      	strb	r3, [r2, #0]
	SERCOM4->SPI.DATA.reg = led_get_packed_buffer()[i++];
     cb8:	4b07      	ldr	r3, [pc, #28]	; (cd8 <spi_write+0x2c>)
     cba:	4798      	blx	r3
     cbc:	7823      	ldrb	r3, [r4, #0]
     cbe:	1c5a      	adds	r2, r3, #1
     cc0:	7022      	strb	r2, [r4, #0]
     cc2:	5cc2      	ldrb	r2, [r0, r3]
     cc4:	4b05      	ldr	r3, [pc, #20]	; (cdc <spi_write+0x30>)
     cc6:	629a      	str	r2, [r3, #40]	; 0x28
	SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
     cc8:	2201      	movs	r2, #1
     cca:	759a      	strb	r2, [r3, #22]
}
     ccc:	bd10      	pop	{r4, pc}
     cce:	46c0      	nop			; (mov r8, r8)
     cd0:	20000004 	.word	0x20000004
     cd4:	20000490 	.word	0x20000490
     cd8:	000006a5 	.word	0x000006a5
     cdc:	42001800 	.word	0x42001800

00000ce0 <SERCOM4_Handler>:
//     | /__` |__)  /__`
//     | .__/ |  \  .__/
//
//------------------------------------------------------------------------------
void SERCOM4_Handler()
{
     ce0:	b510      	push	{r4, lr}
	if (SERCOM4->SPI.INTFLAG.bit.DRE)
     ce2:	4b13      	ldr	r3, [pc, #76]	; (d30 <SERCOM4_Handler+0x50>)
     ce4:	7e1b      	ldrb	r3, [r3, #24]
     ce6:	07db      	lsls	r3, r3, #31
     ce8:	d50a      	bpl.n	d00 <SERCOM4_Handler+0x20>
	{
		if (i < 24)
     cea:	4b12      	ldr	r3, [pc, #72]	; (d34 <SERCOM4_Handler+0x54>)
     cec:	781b      	ldrb	r3, [r3, #0]
     cee:	2b17      	cmp	r3, #23
     cf0:	d911      	bls.n	d16 <SERCOM4_Handler+0x36>
			SERCOM4->SPI.DATA.reg = led_get_packed_buffer()[i++];
			data_sent = 0;
		}
		else
		{
			SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_DRE;
     cf2:	4b0f      	ldr	r3, [pc, #60]	; (d30 <SERCOM4_Handler+0x50>)
     cf4:	2201      	movs	r2, #1
     cf6:	751a      	strb	r2, [r3, #20]
			i = 1;
     cf8:	490e      	ldr	r1, [pc, #56]	; (d34 <SERCOM4_Handler+0x54>)
     cfa:	700a      	strb	r2, [r1, #0]
			SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
     cfc:	3201      	adds	r2, #1
     cfe:	759a      	strb	r2, [r3, #22]
		}
	}

	if (SERCOM4->SPI.INTFLAG.bit.TXC)
     d00:	4b0b      	ldr	r3, [pc, #44]	; (d30 <SERCOM4_Handler+0x50>)
     d02:	7e1b      	ldrb	r3, [r3, #24]
     d04:	079b      	lsls	r3, r3, #30
     d06:	d505      	bpl.n	d14 <SERCOM4_Handler+0x34>
	{
		SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_TXC;
     d08:	2202      	movs	r2, #2
     d0a:	4b09      	ldr	r3, [pc, #36]	; (d30 <SERCOM4_Handler+0x50>)
     d0c:	751a      	strb	r2, [r3, #20]
		data_sent = 1;
     d0e:	3a01      	subs	r2, #1
     d10:	4b09      	ldr	r3, [pc, #36]	; (d38 <SERCOM4_Handler+0x58>)
     d12:	701a      	strb	r2, [r3, #0]
	}
     d14:	bd10      	pop	{r4, pc}
			SERCOM4->SPI.DATA.reg = led_get_packed_buffer()[i++];
     d16:	4b09      	ldr	r3, [pc, #36]	; (d3c <SERCOM4_Handler+0x5c>)
     d18:	4798      	blx	r3
     d1a:	4a06      	ldr	r2, [pc, #24]	; (d34 <SERCOM4_Handler+0x54>)
     d1c:	7813      	ldrb	r3, [r2, #0]
     d1e:	1c59      	adds	r1, r3, #1
     d20:	7011      	strb	r1, [r2, #0]
     d22:	5cc2      	ldrb	r2, [r0, r3]
     d24:	4b02      	ldr	r3, [pc, #8]	; (d30 <SERCOM4_Handler+0x50>)
     d26:	629a      	str	r2, [r3, #40]	; 0x28
			data_sent = 0;
     d28:	2200      	movs	r2, #0
     d2a:	4b03      	ldr	r3, [pc, #12]	; (d38 <SERCOM4_Handler+0x58>)
     d2c:	701a      	strb	r2, [r3, #0]
     d2e:	e7e7      	b.n	d00 <SERCOM4_Handler+0x20>
     d30:	42001800 	.word	0x42001800
     d34:	20000004 	.word	0x20000004
     d38:	20000490 	.word	0x20000490
     d3c:	000006a5 	.word	0x000006a5

00000d40 <timer_set_period>:
}

//============================================================================
void timer_set_period(uint32_t period)
{
	TCC0->PERB.reg = period;
     d40:	4b0f      	ldr	r3, [pc, #60]	; (d80 <timer_set_period+0x40>)
     d42:	66d8      	str	r0, [r3, #108]	; 0x6c
	// Set the time to count and wait for synchronization.
	TCC0->CCB[0].bit.CCB = period/2;
     d44:	0842      	lsrs	r2, r0, #1
     d46:	0212      	lsls	r2, r2, #8
     d48:	0a10      	lsrs	r0, r2, #8
     d4a:	6f19      	ldr	r1, [r3, #112]	; 0x70
     d4c:	0e09      	lsrs	r1, r1, #24
     d4e:	0609      	lsls	r1, r1, #24
     d50:	000a      	movs	r2, r1
     d52:	4302      	orrs	r2, r0
     d54:	671a      	str	r2, [r3, #112]	; 0x70
	TCC0->CCB[1].bit.CCB = period/2;
     d56:	6f5a      	ldr	r2, [r3, #116]	; 0x74
     d58:	0e12      	lsrs	r2, r2, #24
     d5a:	0612      	lsls	r2, r2, #24
     d5c:	4302      	orrs	r2, r0
     d5e:	675a      	str	r2, [r3, #116]	; 0x74
	TCC0->CCB[2].bit.CCB = period/2;
     d60:	6f9a      	ldr	r2, [r3, #120]	; 0x78
     d62:	0e12      	lsrs	r2, r2, #24
     d64:	0612      	lsls	r2, r2, #24
     d66:	4302      	orrs	r2, r0
     d68:	679a      	str	r2, [r3, #120]	; 0x78
	TCC0->CCB[3].bit.CCB = period/2;
     d6a:	6fda      	ldr	r2, [r3, #124]	; 0x7c
     d6c:	0e12      	lsrs	r2, r2, #24
     d6e:	0612      	lsls	r2, r2, #24
     d70:	4310      	orrs	r0, r2
     d72:	67d8      	str	r0, [r3, #124]	; 0x7c
	while (TCC0->SYNCBUSY.bit.CCB0);
     d74:	4b02      	ldr	r3, [pc, #8]	; (d80 <timer_set_period+0x40>)
     d76:	689b      	ldr	r3, [r3, #8]
     d78:	031b      	lsls	r3, r3, #12
     d7a:	d4fb      	bmi.n	d74 <timer_set_period+0x34>
}
     d7c:	4770      	bx	lr
     d7e:	46c0      	nop			; (mov r8, r8)
     d80:	42002000 	.word	0x42002000

00000d84 <timer_enable>:

//============================================================================
void timer_enable()
{
	TCC0->CTRLA.bit.ENABLE = 1;
     d84:	4a02      	ldr	r2, [pc, #8]	; (d90 <timer_enable+0xc>)
     d86:	6811      	ldr	r1, [r2, #0]
     d88:	2302      	movs	r3, #2
     d8a:	430b      	orrs	r3, r1
     d8c:	6013      	str	r3, [r2, #0]
}
     d8e:	4770      	bx	lr
     d90:	42002000 	.word	0x42002000

00000d94 <timer_disable>:

//============================================================================
void timer_disable()
{
	TCC0->CTRLA.bit.ENABLE = 0;
     d94:	4b02      	ldr	r3, [pc, #8]	; (da0 <timer_disable+0xc>)
     d96:	6819      	ldr	r1, [r3, #0]
     d98:	2202      	movs	r2, #2
     d9a:	4391      	bics	r1, r2
     d9c:	6019      	str	r1, [r3, #0]
}
     d9e:	4770      	bx	lr
     da0:	42002000 	.word	0x42002000

00000da4 <timer_init>:
{
     da4:	b510      	push	{r4, lr}
	PM->APBCMASK.bit.TCC0_ = 1;
     da6:	4a15      	ldr	r2, [pc, #84]	; (dfc <timer_init+0x58>)
     da8:	6a11      	ldr	r1, [r2, #32]
     daa:	2380      	movs	r3, #128	; 0x80
     dac:	005b      	lsls	r3, r3, #1
     dae:	430b      	orrs	r3, r1
     db0:	6213      	str	r3, [r2, #32]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_TCC0_TCC1) |
     db2:	4a13      	ldr	r2, [pc, #76]	; (e00 <timer_init+0x5c>)
     db4:	4b13      	ldr	r3, [pc, #76]	; (e04 <timer_init+0x60>)
     db6:	805a      	strh	r2, [r3, #2]
    while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
     db8:	4b12      	ldr	r3, [pc, #72]	; (e04 <timer_init+0x60>)
     dba:	785b      	ldrb	r3, [r3, #1]
     dbc:	b25b      	sxtb	r3, r3
     dbe:	2b00      	cmp	r3, #0
     dc0:	dbfa      	blt.n	db8 <timer_init+0x14>
	timer_disable();
     dc2:	4b11      	ldr	r3, [pc, #68]	; (e08 <timer_init+0x64>)
     dc4:	4798      	blx	r3
	TCC0->WAVE.bit.WAVEGEN = TCC_WAVE_WAVEGEN_MFRQ_Val; // match frequency mode
     dc6:	4911      	ldr	r1, [pc, #68]	; (e0c <timer_init+0x68>)
     dc8:	6bca      	ldr	r2, [r1, #60]	; 0x3c
     dca:	2307      	movs	r3, #7
     dcc:	439a      	bics	r2, r3
     dce:	3b06      	subs	r3, #6
     dd0:	4313      	orrs	r3, r2
     dd2:	63cb      	str	r3, [r1, #60]	; 0x3c
	while (TCC0->SYNCBUSY.bit.WAVE);                    // wait for synchronization
     dd4:	4b0d      	ldr	r3, [pc, #52]	; (e0c <timer_init+0x68>)
     dd6:	689b      	ldr	r3, [r3, #8]
     dd8:	065b      	lsls	r3, r3, #25
     dda:	d4fb      	bmi.n	dd4 <timer_init+0x30>
	timer_set_period(24);
     ddc:	2018      	movs	r0, #24
     dde:	4b0c      	ldr	r3, [pc, #48]	; (e10 <timer_init+0x6c>)
     de0:	4798      	blx	r3
	TCC0->CTRLA.bit.PRESCALER = 0;
     de2:	4b0a      	ldr	r3, [pc, #40]	; (e0c <timer_init+0x68>)
     de4:	6819      	ldr	r1, [r3, #0]
     de6:	4a0b      	ldr	r2, [pc, #44]	; (e14 <timer_init+0x70>)
     de8:	400a      	ands	r2, r1
     dea:	601a      	str	r2, [r3, #0]
	TCC0->EVCTRL.bit.MCEO0 = 1;
     dec:	6a19      	ldr	r1, [r3, #32]
     dee:	2280      	movs	r2, #128	; 0x80
     df0:	0452      	lsls	r2, r2, #17
     df2:	430a      	orrs	r2, r1
     df4:	621a      	str	r2, [r3, #32]
	timer_enable();
     df6:	4b08      	ldr	r3, [pc, #32]	; (e18 <timer_init+0x74>)
     df8:	4798      	blx	r3
}
     dfa:	bd10      	pop	{r4, pc}
     dfc:	40000400 	.word	0x40000400
     e00:	0000401a 	.word	0x0000401a
     e04:	40000c00 	.word	0x40000c00
     e08:	00000d95 	.word	0x00000d95
     e0c:	42002000 	.word	0x42002000
     e10:	00000d41 	.word	0x00000d41
     e14:	fffff8ff 	.word	0xfffff8ff
     e18:	00000d85 	.word	0x00000d85

00000e1c <__aeabi_f2uiz>:
     e1c:	219e      	movs	r1, #158	; 0x9e
     e1e:	b510      	push	{r4, lr}
     e20:	05c9      	lsls	r1, r1, #23
     e22:	1c04      	adds	r4, r0, #0
     e24:	f000 fd1e 	bl	1864 <__aeabi_fcmpge>
     e28:	2800      	cmp	r0, #0
     e2a:	d103      	bne.n	e34 <__aeabi_f2uiz+0x18>
     e2c:	1c20      	adds	r0, r4, #0
     e2e:	f000 fc83 	bl	1738 <__aeabi_f2iz>
     e32:	bd10      	pop	{r4, pc}
     e34:	219e      	movs	r1, #158	; 0x9e
     e36:	1c20      	adds	r0, r4, #0
     e38:	05c9      	lsls	r1, r1, #23
     e3a:	f000 fae1 	bl	1400 <__aeabi_fsub>
     e3e:	f000 fc7b 	bl	1738 <__aeabi_f2iz>
     e42:	2380      	movs	r3, #128	; 0x80
     e44:	061b      	lsls	r3, r3, #24
     e46:	469c      	mov	ip, r3
     e48:	4460      	add	r0, ip
     e4a:	e7f2      	b.n	e32 <__aeabi_f2uiz+0x16>

00000e4c <__aeabi_fadd>:
     e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
     e4e:	46c6      	mov	lr, r8
     e50:	024e      	lsls	r6, r1, #9
     e52:	0247      	lsls	r7, r0, #9
     e54:	0a76      	lsrs	r6, r6, #9
     e56:	0a7b      	lsrs	r3, r7, #9
     e58:	0044      	lsls	r4, r0, #1
     e5a:	0fc5      	lsrs	r5, r0, #31
     e5c:	00f7      	lsls	r7, r6, #3
     e5e:	0048      	lsls	r0, r1, #1
     e60:	4698      	mov	r8, r3
     e62:	b500      	push	{lr}
     e64:	0e24      	lsrs	r4, r4, #24
     e66:	002a      	movs	r2, r5
     e68:	00db      	lsls	r3, r3, #3
     e6a:	0e00      	lsrs	r0, r0, #24
     e6c:	0fc9      	lsrs	r1, r1, #31
     e6e:	46bc      	mov	ip, r7
     e70:	428d      	cmp	r5, r1
     e72:	d067      	beq.n	f44 <__aeabi_fadd+0xf8>
     e74:	1a22      	subs	r2, r4, r0
     e76:	2a00      	cmp	r2, #0
     e78:	dc00      	bgt.n	e7c <__aeabi_fadd+0x30>
     e7a:	e0a5      	b.n	fc8 <__aeabi_fadd+0x17c>
     e7c:	2800      	cmp	r0, #0
     e7e:	d13a      	bne.n	ef6 <__aeabi_fadd+0xaa>
     e80:	2f00      	cmp	r7, #0
     e82:	d100      	bne.n	e86 <__aeabi_fadd+0x3a>
     e84:	e093      	b.n	fae <__aeabi_fadd+0x162>
     e86:	1e51      	subs	r1, r2, #1
     e88:	2900      	cmp	r1, #0
     e8a:	d000      	beq.n	e8e <__aeabi_fadd+0x42>
     e8c:	e0bc      	b.n	1008 <__aeabi_fadd+0x1bc>
     e8e:	2401      	movs	r4, #1
     e90:	1bdb      	subs	r3, r3, r7
     e92:	015a      	lsls	r2, r3, #5
     e94:	d546      	bpl.n	f24 <__aeabi_fadd+0xd8>
     e96:	019b      	lsls	r3, r3, #6
     e98:	099e      	lsrs	r6, r3, #6
     e9a:	0030      	movs	r0, r6
     e9c:	f000 fcec 	bl	1878 <__clzsi2>
     ea0:	3805      	subs	r0, #5
     ea2:	4086      	lsls	r6, r0
     ea4:	4284      	cmp	r4, r0
     ea6:	dd00      	ble.n	eaa <__aeabi_fadd+0x5e>
     ea8:	e09d      	b.n	fe6 <__aeabi_fadd+0x19a>
     eaa:	1b04      	subs	r4, r0, r4
     eac:	0032      	movs	r2, r6
     eae:	2020      	movs	r0, #32
     eb0:	3401      	adds	r4, #1
     eb2:	40e2      	lsrs	r2, r4
     eb4:	1b04      	subs	r4, r0, r4
     eb6:	40a6      	lsls	r6, r4
     eb8:	0033      	movs	r3, r6
     eba:	1e5e      	subs	r6, r3, #1
     ebc:	41b3      	sbcs	r3, r6
     ebe:	2400      	movs	r4, #0
     ec0:	4313      	orrs	r3, r2
     ec2:	075a      	lsls	r2, r3, #29
     ec4:	d004      	beq.n	ed0 <__aeabi_fadd+0x84>
     ec6:	220f      	movs	r2, #15
     ec8:	401a      	ands	r2, r3
     eca:	2a04      	cmp	r2, #4
     ecc:	d000      	beq.n	ed0 <__aeabi_fadd+0x84>
     ece:	3304      	adds	r3, #4
     ed0:	015a      	lsls	r2, r3, #5
     ed2:	d529      	bpl.n	f28 <__aeabi_fadd+0xdc>
     ed4:	3401      	adds	r4, #1
     ed6:	2cff      	cmp	r4, #255	; 0xff
     ed8:	d100      	bne.n	edc <__aeabi_fadd+0x90>
     eda:	e081      	b.n	fe0 <__aeabi_fadd+0x194>
     edc:	002a      	movs	r2, r5
     ede:	019b      	lsls	r3, r3, #6
     ee0:	0a5b      	lsrs	r3, r3, #9
     ee2:	b2e4      	uxtb	r4, r4
     ee4:	025b      	lsls	r3, r3, #9
     ee6:	05e4      	lsls	r4, r4, #23
     ee8:	0a58      	lsrs	r0, r3, #9
     eea:	07d2      	lsls	r2, r2, #31
     eec:	4320      	orrs	r0, r4
     eee:	4310      	orrs	r0, r2
     ef0:	bc04      	pop	{r2}
     ef2:	4690      	mov	r8, r2
     ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ef6:	2cff      	cmp	r4, #255	; 0xff
     ef8:	d0e3      	beq.n	ec2 <__aeabi_fadd+0x76>
     efa:	2180      	movs	r1, #128	; 0x80
     efc:	0038      	movs	r0, r7
     efe:	04c9      	lsls	r1, r1, #19
     f00:	4308      	orrs	r0, r1
     f02:	4684      	mov	ip, r0
     f04:	2a1b      	cmp	r2, #27
     f06:	dd00      	ble.n	f0a <__aeabi_fadd+0xbe>
     f08:	e082      	b.n	1010 <__aeabi_fadd+0x1c4>
     f0a:	2020      	movs	r0, #32
     f0c:	4661      	mov	r1, ip
     f0e:	40d1      	lsrs	r1, r2
     f10:	1a82      	subs	r2, r0, r2
     f12:	4660      	mov	r0, ip
     f14:	4090      	lsls	r0, r2
     f16:	0002      	movs	r2, r0
     f18:	1e50      	subs	r0, r2, #1
     f1a:	4182      	sbcs	r2, r0
     f1c:	430a      	orrs	r2, r1
     f1e:	1a9b      	subs	r3, r3, r2
     f20:	015a      	lsls	r2, r3, #5
     f22:	d4b8      	bmi.n	e96 <__aeabi_fadd+0x4a>
     f24:	075a      	lsls	r2, r3, #29
     f26:	d1ce      	bne.n	ec6 <__aeabi_fadd+0x7a>
     f28:	08de      	lsrs	r6, r3, #3
     f2a:	002a      	movs	r2, r5
     f2c:	2cff      	cmp	r4, #255	; 0xff
     f2e:	d13a      	bne.n	fa6 <__aeabi_fadd+0x15a>
     f30:	2e00      	cmp	r6, #0
     f32:	d100      	bne.n	f36 <__aeabi_fadd+0xea>
     f34:	e0ae      	b.n	1094 <__aeabi_fadd+0x248>
     f36:	2380      	movs	r3, #128	; 0x80
     f38:	03db      	lsls	r3, r3, #15
     f3a:	4333      	orrs	r3, r6
     f3c:	025b      	lsls	r3, r3, #9
     f3e:	0a5b      	lsrs	r3, r3, #9
     f40:	24ff      	movs	r4, #255	; 0xff
     f42:	e7cf      	b.n	ee4 <__aeabi_fadd+0x98>
     f44:	1a21      	subs	r1, r4, r0
     f46:	2900      	cmp	r1, #0
     f48:	dd52      	ble.n	ff0 <__aeabi_fadd+0x1a4>
     f4a:	2800      	cmp	r0, #0
     f4c:	d031      	beq.n	fb2 <__aeabi_fadd+0x166>
     f4e:	2cff      	cmp	r4, #255	; 0xff
     f50:	d0b7      	beq.n	ec2 <__aeabi_fadd+0x76>
     f52:	2080      	movs	r0, #128	; 0x80
     f54:	003e      	movs	r6, r7
     f56:	04c0      	lsls	r0, r0, #19
     f58:	4306      	orrs	r6, r0
     f5a:	46b4      	mov	ip, r6
     f5c:	291b      	cmp	r1, #27
     f5e:	dd00      	ble.n	f62 <__aeabi_fadd+0x116>
     f60:	e0aa      	b.n	10b8 <__aeabi_fadd+0x26c>
     f62:	2620      	movs	r6, #32
     f64:	4660      	mov	r0, ip
     f66:	40c8      	lsrs	r0, r1
     f68:	1a71      	subs	r1, r6, r1
     f6a:	4666      	mov	r6, ip
     f6c:	408e      	lsls	r6, r1
     f6e:	0031      	movs	r1, r6
     f70:	1e4e      	subs	r6, r1, #1
     f72:	41b1      	sbcs	r1, r6
     f74:	4301      	orrs	r1, r0
     f76:	185b      	adds	r3, r3, r1
     f78:	0159      	lsls	r1, r3, #5
     f7a:	d5d3      	bpl.n	f24 <__aeabi_fadd+0xd8>
     f7c:	3401      	adds	r4, #1
     f7e:	2cff      	cmp	r4, #255	; 0xff
     f80:	d100      	bne.n	f84 <__aeabi_fadd+0x138>
     f82:	e087      	b.n	1094 <__aeabi_fadd+0x248>
     f84:	2201      	movs	r2, #1
     f86:	4978      	ldr	r1, [pc, #480]	; (1168 <__aeabi_fadd+0x31c>)
     f88:	401a      	ands	r2, r3
     f8a:	085b      	lsrs	r3, r3, #1
     f8c:	400b      	ands	r3, r1
     f8e:	4313      	orrs	r3, r2
     f90:	e797      	b.n	ec2 <__aeabi_fadd+0x76>
     f92:	2c00      	cmp	r4, #0
     f94:	d000      	beq.n	f98 <__aeabi_fadd+0x14c>
     f96:	e0a7      	b.n	10e8 <__aeabi_fadd+0x29c>
     f98:	2b00      	cmp	r3, #0
     f9a:	d000      	beq.n	f9e <__aeabi_fadd+0x152>
     f9c:	e0b6      	b.n	110c <__aeabi_fadd+0x2c0>
     f9e:	1e3b      	subs	r3, r7, #0
     fa0:	d162      	bne.n	1068 <__aeabi_fadd+0x21c>
     fa2:	2600      	movs	r6, #0
     fa4:	2200      	movs	r2, #0
     fa6:	0273      	lsls	r3, r6, #9
     fa8:	0a5b      	lsrs	r3, r3, #9
     faa:	b2e4      	uxtb	r4, r4
     fac:	e79a      	b.n	ee4 <__aeabi_fadd+0x98>
     fae:	0014      	movs	r4, r2
     fb0:	e787      	b.n	ec2 <__aeabi_fadd+0x76>
     fb2:	2f00      	cmp	r7, #0
     fb4:	d04d      	beq.n	1052 <__aeabi_fadd+0x206>
     fb6:	1e48      	subs	r0, r1, #1
     fb8:	2800      	cmp	r0, #0
     fba:	d157      	bne.n	106c <__aeabi_fadd+0x220>
     fbc:	4463      	add	r3, ip
     fbe:	2401      	movs	r4, #1
     fc0:	015a      	lsls	r2, r3, #5
     fc2:	d5af      	bpl.n	f24 <__aeabi_fadd+0xd8>
     fc4:	2402      	movs	r4, #2
     fc6:	e7dd      	b.n	f84 <__aeabi_fadd+0x138>
     fc8:	2a00      	cmp	r2, #0
     fca:	d124      	bne.n	1016 <__aeabi_fadd+0x1ca>
     fcc:	1c62      	adds	r2, r4, #1
     fce:	b2d2      	uxtb	r2, r2
     fd0:	2a01      	cmp	r2, #1
     fd2:	ddde      	ble.n	f92 <__aeabi_fadd+0x146>
     fd4:	1bde      	subs	r6, r3, r7
     fd6:	0172      	lsls	r2, r6, #5
     fd8:	d535      	bpl.n	1046 <__aeabi_fadd+0x1fa>
     fda:	1afe      	subs	r6, r7, r3
     fdc:	000d      	movs	r5, r1
     fde:	e75c      	b.n	e9a <__aeabi_fadd+0x4e>
     fe0:	002a      	movs	r2, r5
     fe2:	2300      	movs	r3, #0
     fe4:	e77e      	b.n	ee4 <__aeabi_fadd+0x98>
     fe6:	0033      	movs	r3, r6
     fe8:	4a60      	ldr	r2, [pc, #384]	; (116c <__aeabi_fadd+0x320>)
     fea:	1a24      	subs	r4, r4, r0
     fec:	4013      	ands	r3, r2
     fee:	e768      	b.n	ec2 <__aeabi_fadd+0x76>
     ff0:	2900      	cmp	r1, #0
     ff2:	d163      	bne.n	10bc <__aeabi_fadd+0x270>
     ff4:	1c61      	adds	r1, r4, #1
     ff6:	b2c8      	uxtb	r0, r1
     ff8:	2801      	cmp	r0, #1
     ffa:	dd4e      	ble.n	109a <__aeabi_fadd+0x24e>
     ffc:	29ff      	cmp	r1, #255	; 0xff
     ffe:	d049      	beq.n	1094 <__aeabi_fadd+0x248>
    1000:	4463      	add	r3, ip
    1002:	085b      	lsrs	r3, r3, #1
    1004:	000c      	movs	r4, r1
    1006:	e75c      	b.n	ec2 <__aeabi_fadd+0x76>
    1008:	2aff      	cmp	r2, #255	; 0xff
    100a:	d041      	beq.n	1090 <__aeabi_fadd+0x244>
    100c:	000a      	movs	r2, r1
    100e:	e779      	b.n	f04 <__aeabi_fadd+0xb8>
    1010:	2201      	movs	r2, #1
    1012:	1a9b      	subs	r3, r3, r2
    1014:	e784      	b.n	f20 <__aeabi_fadd+0xd4>
    1016:	2c00      	cmp	r4, #0
    1018:	d01d      	beq.n	1056 <__aeabi_fadd+0x20a>
    101a:	28ff      	cmp	r0, #255	; 0xff
    101c:	d022      	beq.n	1064 <__aeabi_fadd+0x218>
    101e:	2480      	movs	r4, #128	; 0x80
    1020:	04e4      	lsls	r4, r4, #19
    1022:	4252      	negs	r2, r2
    1024:	4323      	orrs	r3, r4
    1026:	2a1b      	cmp	r2, #27
    1028:	dd00      	ble.n	102c <__aeabi_fadd+0x1e0>
    102a:	e08a      	b.n	1142 <__aeabi_fadd+0x2f6>
    102c:	001c      	movs	r4, r3
    102e:	2520      	movs	r5, #32
    1030:	40d4      	lsrs	r4, r2
    1032:	1aaa      	subs	r2, r5, r2
    1034:	4093      	lsls	r3, r2
    1036:	1e5a      	subs	r2, r3, #1
    1038:	4193      	sbcs	r3, r2
    103a:	4323      	orrs	r3, r4
    103c:	4662      	mov	r2, ip
    103e:	0004      	movs	r4, r0
    1040:	1ad3      	subs	r3, r2, r3
    1042:	000d      	movs	r5, r1
    1044:	e725      	b.n	e92 <__aeabi_fadd+0x46>
    1046:	2e00      	cmp	r6, #0
    1048:	d000      	beq.n	104c <__aeabi_fadd+0x200>
    104a:	e726      	b.n	e9a <__aeabi_fadd+0x4e>
    104c:	2200      	movs	r2, #0
    104e:	2400      	movs	r4, #0
    1050:	e7a9      	b.n	fa6 <__aeabi_fadd+0x15a>
    1052:	000c      	movs	r4, r1
    1054:	e735      	b.n	ec2 <__aeabi_fadd+0x76>
    1056:	2b00      	cmp	r3, #0
    1058:	d04d      	beq.n	10f6 <__aeabi_fadd+0x2aa>
    105a:	43d2      	mvns	r2, r2
    105c:	2a00      	cmp	r2, #0
    105e:	d0ed      	beq.n	103c <__aeabi_fadd+0x1f0>
    1060:	28ff      	cmp	r0, #255	; 0xff
    1062:	d1e0      	bne.n	1026 <__aeabi_fadd+0x1da>
    1064:	4663      	mov	r3, ip
    1066:	24ff      	movs	r4, #255	; 0xff
    1068:	000d      	movs	r5, r1
    106a:	e72a      	b.n	ec2 <__aeabi_fadd+0x76>
    106c:	29ff      	cmp	r1, #255	; 0xff
    106e:	d00f      	beq.n	1090 <__aeabi_fadd+0x244>
    1070:	0001      	movs	r1, r0
    1072:	e773      	b.n	f5c <__aeabi_fadd+0x110>
    1074:	2b00      	cmp	r3, #0
    1076:	d061      	beq.n	113c <__aeabi_fadd+0x2f0>
    1078:	24ff      	movs	r4, #255	; 0xff
    107a:	2f00      	cmp	r7, #0
    107c:	d100      	bne.n	1080 <__aeabi_fadd+0x234>
    107e:	e720      	b.n	ec2 <__aeabi_fadd+0x76>
    1080:	2280      	movs	r2, #128	; 0x80
    1082:	4641      	mov	r1, r8
    1084:	03d2      	lsls	r2, r2, #15
    1086:	4211      	tst	r1, r2
    1088:	d002      	beq.n	1090 <__aeabi_fadd+0x244>
    108a:	4216      	tst	r6, r2
    108c:	d100      	bne.n	1090 <__aeabi_fadd+0x244>
    108e:	003b      	movs	r3, r7
    1090:	24ff      	movs	r4, #255	; 0xff
    1092:	e716      	b.n	ec2 <__aeabi_fadd+0x76>
    1094:	24ff      	movs	r4, #255	; 0xff
    1096:	2300      	movs	r3, #0
    1098:	e724      	b.n	ee4 <__aeabi_fadd+0x98>
    109a:	2c00      	cmp	r4, #0
    109c:	d1ea      	bne.n	1074 <__aeabi_fadd+0x228>
    109e:	2b00      	cmp	r3, #0
    10a0:	d058      	beq.n	1154 <__aeabi_fadd+0x308>
    10a2:	2f00      	cmp	r7, #0
    10a4:	d100      	bne.n	10a8 <__aeabi_fadd+0x25c>
    10a6:	e70c      	b.n	ec2 <__aeabi_fadd+0x76>
    10a8:	4463      	add	r3, ip
    10aa:	015a      	lsls	r2, r3, #5
    10ac:	d400      	bmi.n	10b0 <__aeabi_fadd+0x264>
    10ae:	e739      	b.n	f24 <__aeabi_fadd+0xd8>
    10b0:	4a2e      	ldr	r2, [pc, #184]	; (116c <__aeabi_fadd+0x320>)
    10b2:	000c      	movs	r4, r1
    10b4:	4013      	ands	r3, r2
    10b6:	e704      	b.n	ec2 <__aeabi_fadd+0x76>
    10b8:	2101      	movs	r1, #1
    10ba:	e75c      	b.n	f76 <__aeabi_fadd+0x12a>
    10bc:	2c00      	cmp	r4, #0
    10be:	d11e      	bne.n	10fe <__aeabi_fadd+0x2b2>
    10c0:	2b00      	cmp	r3, #0
    10c2:	d040      	beq.n	1146 <__aeabi_fadd+0x2fa>
    10c4:	43c9      	mvns	r1, r1
    10c6:	2900      	cmp	r1, #0
    10c8:	d00b      	beq.n	10e2 <__aeabi_fadd+0x296>
    10ca:	28ff      	cmp	r0, #255	; 0xff
    10cc:	d036      	beq.n	113c <__aeabi_fadd+0x2f0>
    10ce:	291b      	cmp	r1, #27
    10d0:	dc47      	bgt.n	1162 <__aeabi_fadd+0x316>
    10d2:	001c      	movs	r4, r3
    10d4:	2620      	movs	r6, #32
    10d6:	40cc      	lsrs	r4, r1
    10d8:	1a71      	subs	r1, r6, r1
    10da:	408b      	lsls	r3, r1
    10dc:	1e59      	subs	r1, r3, #1
    10de:	418b      	sbcs	r3, r1
    10e0:	4323      	orrs	r3, r4
    10e2:	4463      	add	r3, ip
    10e4:	0004      	movs	r4, r0
    10e6:	e747      	b.n	f78 <__aeabi_fadd+0x12c>
    10e8:	2b00      	cmp	r3, #0
    10ea:	d118      	bne.n	111e <__aeabi_fadd+0x2d2>
    10ec:	1e3b      	subs	r3, r7, #0
    10ee:	d02d      	beq.n	114c <__aeabi_fadd+0x300>
    10f0:	000d      	movs	r5, r1
    10f2:	24ff      	movs	r4, #255	; 0xff
    10f4:	e6e5      	b.n	ec2 <__aeabi_fadd+0x76>
    10f6:	003b      	movs	r3, r7
    10f8:	0004      	movs	r4, r0
    10fa:	000d      	movs	r5, r1
    10fc:	e6e1      	b.n	ec2 <__aeabi_fadd+0x76>
    10fe:	28ff      	cmp	r0, #255	; 0xff
    1100:	d01c      	beq.n	113c <__aeabi_fadd+0x2f0>
    1102:	2480      	movs	r4, #128	; 0x80
    1104:	04e4      	lsls	r4, r4, #19
    1106:	4249      	negs	r1, r1
    1108:	4323      	orrs	r3, r4
    110a:	e7e0      	b.n	10ce <__aeabi_fadd+0x282>
    110c:	2f00      	cmp	r7, #0
    110e:	d100      	bne.n	1112 <__aeabi_fadd+0x2c6>
    1110:	e6d7      	b.n	ec2 <__aeabi_fadd+0x76>
    1112:	1bde      	subs	r6, r3, r7
    1114:	0172      	lsls	r2, r6, #5
    1116:	d51f      	bpl.n	1158 <__aeabi_fadd+0x30c>
    1118:	1afb      	subs	r3, r7, r3
    111a:	000d      	movs	r5, r1
    111c:	e6d1      	b.n	ec2 <__aeabi_fadd+0x76>
    111e:	24ff      	movs	r4, #255	; 0xff
    1120:	2f00      	cmp	r7, #0
    1122:	d100      	bne.n	1126 <__aeabi_fadd+0x2da>
    1124:	e6cd      	b.n	ec2 <__aeabi_fadd+0x76>
    1126:	2280      	movs	r2, #128	; 0x80
    1128:	4640      	mov	r0, r8
    112a:	03d2      	lsls	r2, r2, #15
    112c:	4210      	tst	r0, r2
    112e:	d0af      	beq.n	1090 <__aeabi_fadd+0x244>
    1130:	4216      	tst	r6, r2
    1132:	d1ad      	bne.n	1090 <__aeabi_fadd+0x244>
    1134:	003b      	movs	r3, r7
    1136:	000d      	movs	r5, r1
    1138:	24ff      	movs	r4, #255	; 0xff
    113a:	e6c2      	b.n	ec2 <__aeabi_fadd+0x76>
    113c:	4663      	mov	r3, ip
    113e:	24ff      	movs	r4, #255	; 0xff
    1140:	e6bf      	b.n	ec2 <__aeabi_fadd+0x76>
    1142:	2301      	movs	r3, #1
    1144:	e77a      	b.n	103c <__aeabi_fadd+0x1f0>
    1146:	003b      	movs	r3, r7
    1148:	0004      	movs	r4, r0
    114a:	e6ba      	b.n	ec2 <__aeabi_fadd+0x76>
    114c:	2680      	movs	r6, #128	; 0x80
    114e:	2200      	movs	r2, #0
    1150:	03f6      	lsls	r6, r6, #15
    1152:	e6f0      	b.n	f36 <__aeabi_fadd+0xea>
    1154:	003b      	movs	r3, r7
    1156:	e6b4      	b.n	ec2 <__aeabi_fadd+0x76>
    1158:	1e33      	subs	r3, r6, #0
    115a:	d000      	beq.n	115e <__aeabi_fadd+0x312>
    115c:	e6e2      	b.n	f24 <__aeabi_fadd+0xd8>
    115e:	2200      	movs	r2, #0
    1160:	e721      	b.n	fa6 <__aeabi_fadd+0x15a>
    1162:	2301      	movs	r3, #1
    1164:	e7bd      	b.n	10e2 <__aeabi_fadd+0x296>
    1166:	46c0      	nop			; (mov r8, r8)
    1168:	7dffffff 	.word	0x7dffffff
    116c:	fbffffff 	.word	0xfbffffff

00001170 <__aeabi_fdiv>:
    1170:	b5f0      	push	{r4, r5, r6, r7, lr}
    1172:	4657      	mov	r7, sl
    1174:	464e      	mov	r6, r9
    1176:	46de      	mov	lr, fp
    1178:	4645      	mov	r5, r8
    117a:	b5e0      	push	{r5, r6, r7, lr}
    117c:	0244      	lsls	r4, r0, #9
    117e:	0043      	lsls	r3, r0, #1
    1180:	0fc6      	lsrs	r6, r0, #31
    1182:	b083      	sub	sp, #12
    1184:	1c0f      	adds	r7, r1, #0
    1186:	0a64      	lsrs	r4, r4, #9
    1188:	0e1b      	lsrs	r3, r3, #24
    118a:	46b2      	mov	sl, r6
    118c:	d053      	beq.n	1236 <__aeabi_fdiv+0xc6>
    118e:	2bff      	cmp	r3, #255	; 0xff
    1190:	d027      	beq.n	11e2 <__aeabi_fdiv+0x72>
    1192:	2280      	movs	r2, #128	; 0x80
    1194:	00e4      	lsls	r4, r4, #3
    1196:	04d2      	lsls	r2, r2, #19
    1198:	4314      	orrs	r4, r2
    119a:	227f      	movs	r2, #127	; 0x7f
    119c:	4252      	negs	r2, r2
    119e:	4690      	mov	r8, r2
    11a0:	4498      	add	r8, r3
    11a2:	2300      	movs	r3, #0
    11a4:	4699      	mov	r9, r3
    11a6:	469b      	mov	fp, r3
    11a8:	027d      	lsls	r5, r7, #9
    11aa:	0078      	lsls	r0, r7, #1
    11ac:	0ffb      	lsrs	r3, r7, #31
    11ae:	0a6d      	lsrs	r5, r5, #9
    11b0:	0e00      	lsrs	r0, r0, #24
    11b2:	9300      	str	r3, [sp, #0]
    11b4:	d024      	beq.n	1200 <__aeabi_fdiv+0x90>
    11b6:	28ff      	cmp	r0, #255	; 0xff
    11b8:	d046      	beq.n	1248 <__aeabi_fdiv+0xd8>
    11ba:	2380      	movs	r3, #128	; 0x80
    11bc:	2100      	movs	r1, #0
    11be:	00ed      	lsls	r5, r5, #3
    11c0:	04db      	lsls	r3, r3, #19
    11c2:	431d      	orrs	r5, r3
    11c4:	387f      	subs	r0, #127	; 0x7f
    11c6:	4647      	mov	r7, r8
    11c8:	1a38      	subs	r0, r7, r0
    11ca:	464f      	mov	r7, r9
    11cc:	430f      	orrs	r7, r1
    11ce:	00bf      	lsls	r7, r7, #2
    11d0:	46b9      	mov	r9, r7
    11d2:	0033      	movs	r3, r6
    11d4:	9a00      	ldr	r2, [sp, #0]
    11d6:	4f87      	ldr	r7, [pc, #540]	; (13f4 <__aeabi_fdiv+0x284>)
    11d8:	4053      	eors	r3, r2
    11da:	464a      	mov	r2, r9
    11dc:	58ba      	ldr	r2, [r7, r2]
    11de:	9301      	str	r3, [sp, #4]
    11e0:	4697      	mov	pc, r2
    11e2:	2c00      	cmp	r4, #0
    11e4:	d14e      	bne.n	1284 <__aeabi_fdiv+0x114>
    11e6:	2308      	movs	r3, #8
    11e8:	4699      	mov	r9, r3
    11ea:	33f7      	adds	r3, #247	; 0xf7
    11ec:	4698      	mov	r8, r3
    11ee:	3bfd      	subs	r3, #253	; 0xfd
    11f0:	469b      	mov	fp, r3
    11f2:	027d      	lsls	r5, r7, #9
    11f4:	0078      	lsls	r0, r7, #1
    11f6:	0ffb      	lsrs	r3, r7, #31
    11f8:	0a6d      	lsrs	r5, r5, #9
    11fa:	0e00      	lsrs	r0, r0, #24
    11fc:	9300      	str	r3, [sp, #0]
    11fe:	d1da      	bne.n	11b6 <__aeabi_fdiv+0x46>
    1200:	2d00      	cmp	r5, #0
    1202:	d126      	bne.n	1252 <__aeabi_fdiv+0xe2>
    1204:	2000      	movs	r0, #0
    1206:	2101      	movs	r1, #1
    1208:	0033      	movs	r3, r6
    120a:	9a00      	ldr	r2, [sp, #0]
    120c:	4f7a      	ldr	r7, [pc, #488]	; (13f8 <__aeabi_fdiv+0x288>)
    120e:	4053      	eors	r3, r2
    1210:	4642      	mov	r2, r8
    1212:	1a10      	subs	r0, r2, r0
    1214:	464a      	mov	r2, r9
    1216:	430a      	orrs	r2, r1
    1218:	0092      	lsls	r2, r2, #2
    121a:	58ba      	ldr	r2, [r7, r2]
    121c:	001d      	movs	r5, r3
    121e:	4697      	mov	pc, r2
    1220:	9b00      	ldr	r3, [sp, #0]
    1222:	002c      	movs	r4, r5
    1224:	469a      	mov	sl, r3
    1226:	468b      	mov	fp, r1
    1228:	465b      	mov	r3, fp
    122a:	2b02      	cmp	r3, #2
    122c:	d131      	bne.n	1292 <__aeabi_fdiv+0x122>
    122e:	4653      	mov	r3, sl
    1230:	21ff      	movs	r1, #255	; 0xff
    1232:	2400      	movs	r4, #0
    1234:	e038      	b.n	12a8 <__aeabi_fdiv+0x138>
    1236:	2c00      	cmp	r4, #0
    1238:	d117      	bne.n	126a <__aeabi_fdiv+0xfa>
    123a:	2304      	movs	r3, #4
    123c:	4699      	mov	r9, r3
    123e:	2300      	movs	r3, #0
    1240:	4698      	mov	r8, r3
    1242:	3301      	adds	r3, #1
    1244:	469b      	mov	fp, r3
    1246:	e7af      	b.n	11a8 <__aeabi_fdiv+0x38>
    1248:	20ff      	movs	r0, #255	; 0xff
    124a:	2d00      	cmp	r5, #0
    124c:	d10b      	bne.n	1266 <__aeabi_fdiv+0xf6>
    124e:	2102      	movs	r1, #2
    1250:	e7da      	b.n	1208 <__aeabi_fdiv+0x98>
    1252:	0028      	movs	r0, r5
    1254:	f000 fb10 	bl	1878 <__clzsi2>
    1258:	1f43      	subs	r3, r0, #5
    125a:	409d      	lsls	r5, r3
    125c:	2376      	movs	r3, #118	; 0x76
    125e:	425b      	negs	r3, r3
    1260:	1a18      	subs	r0, r3, r0
    1262:	2100      	movs	r1, #0
    1264:	e7af      	b.n	11c6 <__aeabi_fdiv+0x56>
    1266:	2103      	movs	r1, #3
    1268:	e7ad      	b.n	11c6 <__aeabi_fdiv+0x56>
    126a:	0020      	movs	r0, r4
    126c:	f000 fb04 	bl	1878 <__clzsi2>
    1270:	1f43      	subs	r3, r0, #5
    1272:	409c      	lsls	r4, r3
    1274:	2376      	movs	r3, #118	; 0x76
    1276:	425b      	negs	r3, r3
    1278:	1a1b      	subs	r3, r3, r0
    127a:	4698      	mov	r8, r3
    127c:	2300      	movs	r3, #0
    127e:	4699      	mov	r9, r3
    1280:	469b      	mov	fp, r3
    1282:	e791      	b.n	11a8 <__aeabi_fdiv+0x38>
    1284:	230c      	movs	r3, #12
    1286:	4699      	mov	r9, r3
    1288:	33f3      	adds	r3, #243	; 0xf3
    128a:	4698      	mov	r8, r3
    128c:	3bfc      	subs	r3, #252	; 0xfc
    128e:	469b      	mov	fp, r3
    1290:	e78a      	b.n	11a8 <__aeabi_fdiv+0x38>
    1292:	2b03      	cmp	r3, #3
    1294:	d100      	bne.n	1298 <__aeabi_fdiv+0x128>
    1296:	e0a5      	b.n	13e4 <__aeabi_fdiv+0x274>
    1298:	4655      	mov	r5, sl
    129a:	2b01      	cmp	r3, #1
    129c:	d000      	beq.n	12a0 <__aeabi_fdiv+0x130>
    129e:	e081      	b.n	13a4 <__aeabi_fdiv+0x234>
    12a0:	2301      	movs	r3, #1
    12a2:	2100      	movs	r1, #0
    12a4:	2400      	movs	r4, #0
    12a6:	402b      	ands	r3, r5
    12a8:	0264      	lsls	r4, r4, #9
    12aa:	05c9      	lsls	r1, r1, #23
    12ac:	0a60      	lsrs	r0, r4, #9
    12ae:	07db      	lsls	r3, r3, #31
    12b0:	4308      	orrs	r0, r1
    12b2:	4318      	orrs	r0, r3
    12b4:	b003      	add	sp, #12
    12b6:	bc3c      	pop	{r2, r3, r4, r5}
    12b8:	4690      	mov	r8, r2
    12ba:	4699      	mov	r9, r3
    12bc:	46a2      	mov	sl, r4
    12be:	46ab      	mov	fp, r5
    12c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    12c2:	2480      	movs	r4, #128	; 0x80
    12c4:	2300      	movs	r3, #0
    12c6:	03e4      	lsls	r4, r4, #15
    12c8:	21ff      	movs	r1, #255	; 0xff
    12ca:	e7ed      	b.n	12a8 <__aeabi_fdiv+0x138>
    12cc:	21ff      	movs	r1, #255	; 0xff
    12ce:	2400      	movs	r4, #0
    12d0:	e7ea      	b.n	12a8 <__aeabi_fdiv+0x138>
    12d2:	2301      	movs	r3, #1
    12d4:	1a59      	subs	r1, r3, r1
    12d6:	291b      	cmp	r1, #27
    12d8:	dd66      	ble.n	13a8 <__aeabi_fdiv+0x238>
    12da:	9a01      	ldr	r2, [sp, #4]
    12dc:	4013      	ands	r3, r2
    12de:	2100      	movs	r1, #0
    12e0:	2400      	movs	r4, #0
    12e2:	e7e1      	b.n	12a8 <__aeabi_fdiv+0x138>
    12e4:	2380      	movs	r3, #128	; 0x80
    12e6:	03db      	lsls	r3, r3, #15
    12e8:	421c      	tst	r4, r3
    12ea:	d038      	beq.n	135e <__aeabi_fdiv+0x1ee>
    12ec:	421d      	tst	r5, r3
    12ee:	d051      	beq.n	1394 <__aeabi_fdiv+0x224>
    12f0:	431c      	orrs	r4, r3
    12f2:	0264      	lsls	r4, r4, #9
    12f4:	0a64      	lsrs	r4, r4, #9
    12f6:	0033      	movs	r3, r6
    12f8:	21ff      	movs	r1, #255	; 0xff
    12fa:	e7d5      	b.n	12a8 <__aeabi_fdiv+0x138>
    12fc:	0163      	lsls	r3, r4, #5
    12fe:	016c      	lsls	r4, r5, #5
    1300:	42a3      	cmp	r3, r4
    1302:	d23b      	bcs.n	137c <__aeabi_fdiv+0x20c>
    1304:	261b      	movs	r6, #27
    1306:	2100      	movs	r1, #0
    1308:	3801      	subs	r0, #1
    130a:	2501      	movs	r5, #1
    130c:	001f      	movs	r7, r3
    130e:	0049      	lsls	r1, r1, #1
    1310:	005b      	lsls	r3, r3, #1
    1312:	2f00      	cmp	r7, #0
    1314:	db01      	blt.n	131a <__aeabi_fdiv+0x1aa>
    1316:	429c      	cmp	r4, r3
    1318:	d801      	bhi.n	131e <__aeabi_fdiv+0x1ae>
    131a:	1b1b      	subs	r3, r3, r4
    131c:	4329      	orrs	r1, r5
    131e:	3e01      	subs	r6, #1
    1320:	2e00      	cmp	r6, #0
    1322:	d1f3      	bne.n	130c <__aeabi_fdiv+0x19c>
    1324:	001c      	movs	r4, r3
    1326:	1e63      	subs	r3, r4, #1
    1328:	419c      	sbcs	r4, r3
    132a:	430c      	orrs	r4, r1
    132c:	0001      	movs	r1, r0
    132e:	317f      	adds	r1, #127	; 0x7f
    1330:	2900      	cmp	r1, #0
    1332:	ddce      	ble.n	12d2 <__aeabi_fdiv+0x162>
    1334:	0763      	lsls	r3, r4, #29
    1336:	d004      	beq.n	1342 <__aeabi_fdiv+0x1d2>
    1338:	230f      	movs	r3, #15
    133a:	4023      	ands	r3, r4
    133c:	2b04      	cmp	r3, #4
    133e:	d000      	beq.n	1342 <__aeabi_fdiv+0x1d2>
    1340:	3404      	adds	r4, #4
    1342:	0123      	lsls	r3, r4, #4
    1344:	d503      	bpl.n	134e <__aeabi_fdiv+0x1de>
    1346:	0001      	movs	r1, r0
    1348:	4b2c      	ldr	r3, [pc, #176]	; (13fc <__aeabi_fdiv+0x28c>)
    134a:	3180      	adds	r1, #128	; 0x80
    134c:	401c      	ands	r4, r3
    134e:	29fe      	cmp	r1, #254	; 0xfe
    1350:	dd0d      	ble.n	136e <__aeabi_fdiv+0x1fe>
    1352:	2301      	movs	r3, #1
    1354:	9a01      	ldr	r2, [sp, #4]
    1356:	21ff      	movs	r1, #255	; 0xff
    1358:	4013      	ands	r3, r2
    135a:	2400      	movs	r4, #0
    135c:	e7a4      	b.n	12a8 <__aeabi_fdiv+0x138>
    135e:	2380      	movs	r3, #128	; 0x80
    1360:	03db      	lsls	r3, r3, #15
    1362:	431c      	orrs	r4, r3
    1364:	0264      	lsls	r4, r4, #9
    1366:	0a64      	lsrs	r4, r4, #9
    1368:	0033      	movs	r3, r6
    136a:	21ff      	movs	r1, #255	; 0xff
    136c:	e79c      	b.n	12a8 <__aeabi_fdiv+0x138>
    136e:	2301      	movs	r3, #1
    1370:	9a01      	ldr	r2, [sp, #4]
    1372:	01a4      	lsls	r4, r4, #6
    1374:	0a64      	lsrs	r4, r4, #9
    1376:	b2c9      	uxtb	r1, r1
    1378:	4013      	ands	r3, r2
    137a:	e795      	b.n	12a8 <__aeabi_fdiv+0x138>
    137c:	1b1b      	subs	r3, r3, r4
    137e:	261a      	movs	r6, #26
    1380:	2101      	movs	r1, #1
    1382:	e7c2      	b.n	130a <__aeabi_fdiv+0x19a>
    1384:	9b00      	ldr	r3, [sp, #0]
    1386:	468b      	mov	fp, r1
    1388:	469a      	mov	sl, r3
    138a:	2400      	movs	r4, #0
    138c:	e74c      	b.n	1228 <__aeabi_fdiv+0xb8>
    138e:	0263      	lsls	r3, r4, #9
    1390:	d5e5      	bpl.n	135e <__aeabi_fdiv+0x1ee>
    1392:	2500      	movs	r5, #0
    1394:	2480      	movs	r4, #128	; 0x80
    1396:	03e4      	lsls	r4, r4, #15
    1398:	432c      	orrs	r4, r5
    139a:	0264      	lsls	r4, r4, #9
    139c:	0a64      	lsrs	r4, r4, #9
    139e:	9b00      	ldr	r3, [sp, #0]
    13a0:	21ff      	movs	r1, #255	; 0xff
    13a2:	e781      	b.n	12a8 <__aeabi_fdiv+0x138>
    13a4:	9501      	str	r5, [sp, #4]
    13a6:	e7c1      	b.n	132c <__aeabi_fdiv+0x1bc>
    13a8:	0023      	movs	r3, r4
    13aa:	2020      	movs	r0, #32
    13ac:	40cb      	lsrs	r3, r1
    13ae:	1a41      	subs	r1, r0, r1
    13b0:	408c      	lsls	r4, r1
    13b2:	1e61      	subs	r1, r4, #1
    13b4:	418c      	sbcs	r4, r1
    13b6:	431c      	orrs	r4, r3
    13b8:	0763      	lsls	r3, r4, #29
    13ba:	d004      	beq.n	13c6 <__aeabi_fdiv+0x256>
    13bc:	230f      	movs	r3, #15
    13be:	4023      	ands	r3, r4
    13c0:	2b04      	cmp	r3, #4
    13c2:	d000      	beq.n	13c6 <__aeabi_fdiv+0x256>
    13c4:	3404      	adds	r4, #4
    13c6:	0163      	lsls	r3, r4, #5
    13c8:	d505      	bpl.n	13d6 <__aeabi_fdiv+0x266>
    13ca:	2301      	movs	r3, #1
    13cc:	9a01      	ldr	r2, [sp, #4]
    13ce:	2101      	movs	r1, #1
    13d0:	4013      	ands	r3, r2
    13d2:	2400      	movs	r4, #0
    13d4:	e768      	b.n	12a8 <__aeabi_fdiv+0x138>
    13d6:	2301      	movs	r3, #1
    13d8:	9a01      	ldr	r2, [sp, #4]
    13da:	01a4      	lsls	r4, r4, #6
    13dc:	0a64      	lsrs	r4, r4, #9
    13de:	4013      	ands	r3, r2
    13e0:	2100      	movs	r1, #0
    13e2:	e761      	b.n	12a8 <__aeabi_fdiv+0x138>
    13e4:	2380      	movs	r3, #128	; 0x80
    13e6:	03db      	lsls	r3, r3, #15
    13e8:	431c      	orrs	r4, r3
    13ea:	0264      	lsls	r4, r4, #9
    13ec:	0a64      	lsrs	r4, r4, #9
    13ee:	4653      	mov	r3, sl
    13f0:	21ff      	movs	r1, #255	; 0xff
    13f2:	e759      	b.n	12a8 <__aeabi_fdiv+0x138>
    13f4:	00001c08 	.word	0x00001c08
    13f8:	00001c48 	.word	0x00001c48
    13fc:	f7ffffff 	.word	0xf7ffffff

00001400 <__aeabi_fsub>:
    1400:	b5f0      	push	{r4, r5, r6, r7, lr}
    1402:	464f      	mov	r7, r9
    1404:	46d6      	mov	lr, sl
    1406:	4646      	mov	r6, r8
    1408:	0044      	lsls	r4, r0, #1
    140a:	b5c0      	push	{r6, r7, lr}
    140c:	0fc2      	lsrs	r2, r0, #31
    140e:	0247      	lsls	r7, r0, #9
    1410:	0248      	lsls	r0, r1, #9
    1412:	0a40      	lsrs	r0, r0, #9
    1414:	4684      	mov	ip, r0
    1416:	4666      	mov	r6, ip
    1418:	0a7b      	lsrs	r3, r7, #9
    141a:	0048      	lsls	r0, r1, #1
    141c:	0fc9      	lsrs	r1, r1, #31
    141e:	469a      	mov	sl, r3
    1420:	0e24      	lsrs	r4, r4, #24
    1422:	0015      	movs	r5, r2
    1424:	00db      	lsls	r3, r3, #3
    1426:	0e00      	lsrs	r0, r0, #24
    1428:	4689      	mov	r9, r1
    142a:	00f6      	lsls	r6, r6, #3
    142c:	28ff      	cmp	r0, #255	; 0xff
    142e:	d100      	bne.n	1432 <__aeabi_fsub+0x32>
    1430:	e08f      	b.n	1552 <__aeabi_fsub+0x152>
    1432:	2101      	movs	r1, #1
    1434:	464f      	mov	r7, r9
    1436:	404f      	eors	r7, r1
    1438:	0039      	movs	r1, r7
    143a:	4291      	cmp	r1, r2
    143c:	d066      	beq.n	150c <__aeabi_fsub+0x10c>
    143e:	1a22      	subs	r2, r4, r0
    1440:	2a00      	cmp	r2, #0
    1442:	dc00      	bgt.n	1446 <__aeabi_fsub+0x46>
    1444:	e09d      	b.n	1582 <__aeabi_fsub+0x182>
    1446:	2800      	cmp	r0, #0
    1448:	d13d      	bne.n	14c6 <__aeabi_fsub+0xc6>
    144a:	2e00      	cmp	r6, #0
    144c:	d100      	bne.n	1450 <__aeabi_fsub+0x50>
    144e:	e08b      	b.n	1568 <__aeabi_fsub+0x168>
    1450:	1e51      	subs	r1, r2, #1
    1452:	2900      	cmp	r1, #0
    1454:	d000      	beq.n	1458 <__aeabi_fsub+0x58>
    1456:	e0b5      	b.n	15c4 <__aeabi_fsub+0x1c4>
    1458:	2401      	movs	r4, #1
    145a:	1b9b      	subs	r3, r3, r6
    145c:	015a      	lsls	r2, r3, #5
    145e:	d544      	bpl.n	14ea <__aeabi_fsub+0xea>
    1460:	019b      	lsls	r3, r3, #6
    1462:	099f      	lsrs	r7, r3, #6
    1464:	0038      	movs	r0, r7
    1466:	f000 fa07 	bl	1878 <__clzsi2>
    146a:	3805      	subs	r0, #5
    146c:	4087      	lsls	r7, r0
    146e:	4284      	cmp	r4, r0
    1470:	dd00      	ble.n	1474 <__aeabi_fsub+0x74>
    1472:	e096      	b.n	15a2 <__aeabi_fsub+0x1a2>
    1474:	1b04      	subs	r4, r0, r4
    1476:	003a      	movs	r2, r7
    1478:	2020      	movs	r0, #32
    147a:	3401      	adds	r4, #1
    147c:	40e2      	lsrs	r2, r4
    147e:	1b04      	subs	r4, r0, r4
    1480:	40a7      	lsls	r7, r4
    1482:	003b      	movs	r3, r7
    1484:	1e5f      	subs	r7, r3, #1
    1486:	41bb      	sbcs	r3, r7
    1488:	2400      	movs	r4, #0
    148a:	4313      	orrs	r3, r2
    148c:	075a      	lsls	r2, r3, #29
    148e:	d004      	beq.n	149a <__aeabi_fsub+0x9a>
    1490:	220f      	movs	r2, #15
    1492:	401a      	ands	r2, r3
    1494:	2a04      	cmp	r2, #4
    1496:	d000      	beq.n	149a <__aeabi_fsub+0x9a>
    1498:	3304      	adds	r3, #4
    149a:	015a      	lsls	r2, r3, #5
    149c:	d527      	bpl.n	14ee <__aeabi_fsub+0xee>
    149e:	3401      	adds	r4, #1
    14a0:	2cff      	cmp	r4, #255	; 0xff
    14a2:	d100      	bne.n	14a6 <__aeabi_fsub+0xa6>
    14a4:	e079      	b.n	159a <__aeabi_fsub+0x19a>
    14a6:	2201      	movs	r2, #1
    14a8:	019b      	lsls	r3, r3, #6
    14aa:	0a5b      	lsrs	r3, r3, #9
    14ac:	b2e4      	uxtb	r4, r4
    14ae:	402a      	ands	r2, r5
    14b0:	025b      	lsls	r3, r3, #9
    14b2:	05e4      	lsls	r4, r4, #23
    14b4:	0a58      	lsrs	r0, r3, #9
    14b6:	07d2      	lsls	r2, r2, #31
    14b8:	4320      	orrs	r0, r4
    14ba:	4310      	orrs	r0, r2
    14bc:	bc1c      	pop	{r2, r3, r4}
    14be:	4690      	mov	r8, r2
    14c0:	4699      	mov	r9, r3
    14c2:	46a2      	mov	sl, r4
    14c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    14c6:	2cff      	cmp	r4, #255	; 0xff
    14c8:	d0e0      	beq.n	148c <__aeabi_fsub+0x8c>
    14ca:	2180      	movs	r1, #128	; 0x80
    14cc:	04c9      	lsls	r1, r1, #19
    14ce:	430e      	orrs	r6, r1
    14d0:	2a1b      	cmp	r2, #27
    14d2:	dc7b      	bgt.n	15cc <__aeabi_fsub+0x1cc>
    14d4:	0031      	movs	r1, r6
    14d6:	2020      	movs	r0, #32
    14d8:	40d1      	lsrs	r1, r2
    14da:	1a82      	subs	r2, r0, r2
    14dc:	4096      	lsls	r6, r2
    14de:	1e72      	subs	r2, r6, #1
    14e0:	4196      	sbcs	r6, r2
    14e2:	430e      	orrs	r6, r1
    14e4:	1b9b      	subs	r3, r3, r6
    14e6:	015a      	lsls	r2, r3, #5
    14e8:	d4ba      	bmi.n	1460 <__aeabi_fsub+0x60>
    14ea:	075a      	lsls	r2, r3, #29
    14ec:	d1d0      	bne.n	1490 <__aeabi_fsub+0x90>
    14ee:	2201      	movs	r2, #1
    14f0:	08df      	lsrs	r7, r3, #3
    14f2:	402a      	ands	r2, r5
    14f4:	2cff      	cmp	r4, #255	; 0xff
    14f6:	d133      	bne.n	1560 <__aeabi_fsub+0x160>
    14f8:	2f00      	cmp	r7, #0
    14fa:	d100      	bne.n	14fe <__aeabi_fsub+0xfe>
    14fc:	e0a8      	b.n	1650 <__aeabi_fsub+0x250>
    14fe:	2380      	movs	r3, #128	; 0x80
    1500:	03db      	lsls	r3, r3, #15
    1502:	433b      	orrs	r3, r7
    1504:	025b      	lsls	r3, r3, #9
    1506:	0a5b      	lsrs	r3, r3, #9
    1508:	24ff      	movs	r4, #255	; 0xff
    150a:	e7d1      	b.n	14b0 <__aeabi_fsub+0xb0>
    150c:	1a21      	subs	r1, r4, r0
    150e:	2900      	cmp	r1, #0
    1510:	dd4c      	ble.n	15ac <__aeabi_fsub+0x1ac>
    1512:	2800      	cmp	r0, #0
    1514:	d02a      	beq.n	156c <__aeabi_fsub+0x16c>
    1516:	2cff      	cmp	r4, #255	; 0xff
    1518:	d0b8      	beq.n	148c <__aeabi_fsub+0x8c>
    151a:	2080      	movs	r0, #128	; 0x80
    151c:	04c0      	lsls	r0, r0, #19
    151e:	4306      	orrs	r6, r0
    1520:	291b      	cmp	r1, #27
    1522:	dd00      	ble.n	1526 <__aeabi_fsub+0x126>
    1524:	e0af      	b.n	1686 <__aeabi_fsub+0x286>
    1526:	0030      	movs	r0, r6
    1528:	2720      	movs	r7, #32
    152a:	40c8      	lsrs	r0, r1
    152c:	1a79      	subs	r1, r7, r1
    152e:	408e      	lsls	r6, r1
    1530:	1e71      	subs	r1, r6, #1
    1532:	418e      	sbcs	r6, r1
    1534:	4306      	orrs	r6, r0
    1536:	199b      	adds	r3, r3, r6
    1538:	0159      	lsls	r1, r3, #5
    153a:	d5d6      	bpl.n	14ea <__aeabi_fsub+0xea>
    153c:	3401      	adds	r4, #1
    153e:	2cff      	cmp	r4, #255	; 0xff
    1540:	d100      	bne.n	1544 <__aeabi_fsub+0x144>
    1542:	e085      	b.n	1650 <__aeabi_fsub+0x250>
    1544:	2201      	movs	r2, #1
    1546:	497a      	ldr	r1, [pc, #488]	; (1730 <__aeabi_fsub+0x330>)
    1548:	401a      	ands	r2, r3
    154a:	085b      	lsrs	r3, r3, #1
    154c:	400b      	ands	r3, r1
    154e:	4313      	orrs	r3, r2
    1550:	e79c      	b.n	148c <__aeabi_fsub+0x8c>
    1552:	2e00      	cmp	r6, #0
    1554:	d000      	beq.n	1558 <__aeabi_fsub+0x158>
    1556:	e770      	b.n	143a <__aeabi_fsub+0x3a>
    1558:	e76b      	b.n	1432 <__aeabi_fsub+0x32>
    155a:	1e3b      	subs	r3, r7, #0
    155c:	d1c5      	bne.n	14ea <__aeabi_fsub+0xea>
    155e:	2200      	movs	r2, #0
    1560:	027b      	lsls	r3, r7, #9
    1562:	0a5b      	lsrs	r3, r3, #9
    1564:	b2e4      	uxtb	r4, r4
    1566:	e7a3      	b.n	14b0 <__aeabi_fsub+0xb0>
    1568:	0014      	movs	r4, r2
    156a:	e78f      	b.n	148c <__aeabi_fsub+0x8c>
    156c:	2e00      	cmp	r6, #0
    156e:	d04d      	beq.n	160c <__aeabi_fsub+0x20c>
    1570:	1e48      	subs	r0, r1, #1
    1572:	2800      	cmp	r0, #0
    1574:	d157      	bne.n	1626 <__aeabi_fsub+0x226>
    1576:	199b      	adds	r3, r3, r6
    1578:	2401      	movs	r4, #1
    157a:	015a      	lsls	r2, r3, #5
    157c:	d5b5      	bpl.n	14ea <__aeabi_fsub+0xea>
    157e:	2402      	movs	r4, #2
    1580:	e7e0      	b.n	1544 <__aeabi_fsub+0x144>
    1582:	2a00      	cmp	r2, #0
    1584:	d125      	bne.n	15d2 <__aeabi_fsub+0x1d2>
    1586:	1c62      	adds	r2, r4, #1
    1588:	b2d2      	uxtb	r2, r2
    158a:	2a01      	cmp	r2, #1
    158c:	dd72      	ble.n	1674 <__aeabi_fsub+0x274>
    158e:	1b9f      	subs	r7, r3, r6
    1590:	017a      	lsls	r2, r7, #5
    1592:	d535      	bpl.n	1600 <__aeabi_fsub+0x200>
    1594:	1af7      	subs	r7, r6, r3
    1596:	000d      	movs	r5, r1
    1598:	e764      	b.n	1464 <__aeabi_fsub+0x64>
    159a:	2201      	movs	r2, #1
    159c:	2300      	movs	r3, #0
    159e:	402a      	ands	r2, r5
    15a0:	e786      	b.n	14b0 <__aeabi_fsub+0xb0>
    15a2:	003b      	movs	r3, r7
    15a4:	4a63      	ldr	r2, [pc, #396]	; (1734 <__aeabi_fsub+0x334>)
    15a6:	1a24      	subs	r4, r4, r0
    15a8:	4013      	ands	r3, r2
    15aa:	e76f      	b.n	148c <__aeabi_fsub+0x8c>
    15ac:	2900      	cmp	r1, #0
    15ae:	d16c      	bne.n	168a <__aeabi_fsub+0x28a>
    15b0:	1c61      	adds	r1, r4, #1
    15b2:	b2c8      	uxtb	r0, r1
    15b4:	2801      	cmp	r0, #1
    15b6:	dd4e      	ble.n	1656 <__aeabi_fsub+0x256>
    15b8:	29ff      	cmp	r1, #255	; 0xff
    15ba:	d049      	beq.n	1650 <__aeabi_fsub+0x250>
    15bc:	199b      	adds	r3, r3, r6
    15be:	085b      	lsrs	r3, r3, #1
    15c0:	000c      	movs	r4, r1
    15c2:	e763      	b.n	148c <__aeabi_fsub+0x8c>
    15c4:	2aff      	cmp	r2, #255	; 0xff
    15c6:	d041      	beq.n	164c <__aeabi_fsub+0x24c>
    15c8:	000a      	movs	r2, r1
    15ca:	e781      	b.n	14d0 <__aeabi_fsub+0xd0>
    15cc:	2601      	movs	r6, #1
    15ce:	1b9b      	subs	r3, r3, r6
    15d0:	e789      	b.n	14e6 <__aeabi_fsub+0xe6>
    15d2:	2c00      	cmp	r4, #0
    15d4:	d01c      	beq.n	1610 <__aeabi_fsub+0x210>
    15d6:	28ff      	cmp	r0, #255	; 0xff
    15d8:	d021      	beq.n	161e <__aeabi_fsub+0x21e>
    15da:	2480      	movs	r4, #128	; 0x80
    15dc:	04e4      	lsls	r4, r4, #19
    15de:	4252      	negs	r2, r2
    15e0:	4323      	orrs	r3, r4
    15e2:	2a1b      	cmp	r2, #27
    15e4:	dd00      	ble.n	15e8 <__aeabi_fsub+0x1e8>
    15e6:	e096      	b.n	1716 <__aeabi_fsub+0x316>
    15e8:	001c      	movs	r4, r3
    15ea:	2520      	movs	r5, #32
    15ec:	40d4      	lsrs	r4, r2
    15ee:	1aaa      	subs	r2, r5, r2
    15f0:	4093      	lsls	r3, r2
    15f2:	1e5a      	subs	r2, r3, #1
    15f4:	4193      	sbcs	r3, r2
    15f6:	4323      	orrs	r3, r4
    15f8:	1af3      	subs	r3, r6, r3
    15fa:	0004      	movs	r4, r0
    15fc:	000d      	movs	r5, r1
    15fe:	e72d      	b.n	145c <__aeabi_fsub+0x5c>
    1600:	2f00      	cmp	r7, #0
    1602:	d000      	beq.n	1606 <__aeabi_fsub+0x206>
    1604:	e72e      	b.n	1464 <__aeabi_fsub+0x64>
    1606:	2200      	movs	r2, #0
    1608:	2400      	movs	r4, #0
    160a:	e7a9      	b.n	1560 <__aeabi_fsub+0x160>
    160c:	000c      	movs	r4, r1
    160e:	e73d      	b.n	148c <__aeabi_fsub+0x8c>
    1610:	2b00      	cmp	r3, #0
    1612:	d058      	beq.n	16c6 <__aeabi_fsub+0x2c6>
    1614:	43d2      	mvns	r2, r2
    1616:	2a00      	cmp	r2, #0
    1618:	d0ee      	beq.n	15f8 <__aeabi_fsub+0x1f8>
    161a:	28ff      	cmp	r0, #255	; 0xff
    161c:	d1e1      	bne.n	15e2 <__aeabi_fsub+0x1e2>
    161e:	0033      	movs	r3, r6
    1620:	24ff      	movs	r4, #255	; 0xff
    1622:	000d      	movs	r5, r1
    1624:	e732      	b.n	148c <__aeabi_fsub+0x8c>
    1626:	29ff      	cmp	r1, #255	; 0xff
    1628:	d010      	beq.n	164c <__aeabi_fsub+0x24c>
    162a:	0001      	movs	r1, r0
    162c:	e778      	b.n	1520 <__aeabi_fsub+0x120>
    162e:	2b00      	cmp	r3, #0
    1630:	d06e      	beq.n	1710 <__aeabi_fsub+0x310>
    1632:	24ff      	movs	r4, #255	; 0xff
    1634:	2e00      	cmp	r6, #0
    1636:	d100      	bne.n	163a <__aeabi_fsub+0x23a>
    1638:	e728      	b.n	148c <__aeabi_fsub+0x8c>
    163a:	2280      	movs	r2, #128	; 0x80
    163c:	4651      	mov	r1, sl
    163e:	03d2      	lsls	r2, r2, #15
    1640:	4211      	tst	r1, r2
    1642:	d003      	beq.n	164c <__aeabi_fsub+0x24c>
    1644:	4661      	mov	r1, ip
    1646:	4211      	tst	r1, r2
    1648:	d100      	bne.n	164c <__aeabi_fsub+0x24c>
    164a:	0033      	movs	r3, r6
    164c:	24ff      	movs	r4, #255	; 0xff
    164e:	e71d      	b.n	148c <__aeabi_fsub+0x8c>
    1650:	24ff      	movs	r4, #255	; 0xff
    1652:	2300      	movs	r3, #0
    1654:	e72c      	b.n	14b0 <__aeabi_fsub+0xb0>
    1656:	2c00      	cmp	r4, #0
    1658:	d1e9      	bne.n	162e <__aeabi_fsub+0x22e>
    165a:	2b00      	cmp	r3, #0
    165c:	d063      	beq.n	1726 <__aeabi_fsub+0x326>
    165e:	2e00      	cmp	r6, #0
    1660:	d100      	bne.n	1664 <__aeabi_fsub+0x264>
    1662:	e713      	b.n	148c <__aeabi_fsub+0x8c>
    1664:	199b      	adds	r3, r3, r6
    1666:	015a      	lsls	r2, r3, #5
    1668:	d400      	bmi.n	166c <__aeabi_fsub+0x26c>
    166a:	e73e      	b.n	14ea <__aeabi_fsub+0xea>
    166c:	4a31      	ldr	r2, [pc, #196]	; (1734 <__aeabi_fsub+0x334>)
    166e:	000c      	movs	r4, r1
    1670:	4013      	ands	r3, r2
    1672:	e70b      	b.n	148c <__aeabi_fsub+0x8c>
    1674:	2c00      	cmp	r4, #0
    1676:	d11e      	bne.n	16b6 <__aeabi_fsub+0x2b6>
    1678:	2b00      	cmp	r3, #0
    167a:	d12f      	bne.n	16dc <__aeabi_fsub+0x2dc>
    167c:	2e00      	cmp	r6, #0
    167e:	d04f      	beq.n	1720 <__aeabi_fsub+0x320>
    1680:	0033      	movs	r3, r6
    1682:	000d      	movs	r5, r1
    1684:	e702      	b.n	148c <__aeabi_fsub+0x8c>
    1686:	2601      	movs	r6, #1
    1688:	e755      	b.n	1536 <__aeabi_fsub+0x136>
    168a:	2c00      	cmp	r4, #0
    168c:	d11f      	bne.n	16ce <__aeabi_fsub+0x2ce>
    168e:	2b00      	cmp	r3, #0
    1690:	d043      	beq.n	171a <__aeabi_fsub+0x31a>
    1692:	43c9      	mvns	r1, r1
    1694:	2900      	cmp	r1, #0
    1696:	d00b      	beq.n	16b0 <__aeabi_fsub+0x2b0>
    1698:	28ff      	cmp	r0, #255	; 0xff
    169a:	d039      	beq.n	1710 <__aeabi_fsub+0x310>
    169c:	291b      	cmp	r1, #27
    169e:	dc44      	bgt.n	172a <__aeabi_fsub+0x32a>
    16a0:	001c      	movs	r4, r3
    16a2:	2720      	movs	r7, #32
    16a4:	40cc      	lsrs	r4, r1
    16a6:	1a79      	subs	r1, r7, r1
    16a8:	408b      	lsls	r3, r1
    16aa:	1e59      	subs	r1, r3, #1
    16ac:	418b      	sbcs	r3, r1
    16ae:	4323      	orrs	r3, r4
    16b0:	199b      	adds	r3, r3, r6
    16b2:	0004      	movs	r4, r0
    16b4:	e740      	b.n	1538 <__aeabi_fsub+0x138>
    16b6:	2b00      	cmp	r3, #0
    16b8:	d11a      	bne.n	16f0 <__aeabi_fsub+0x2f0>
    16ba:	2e00      	cmp	r6, #0
    16bc:	d124      	bne.n	1708 <__aeabi_fsub+0x308>
    16be:	2780      	movs	r7, #128	; 0x80
    16c0:	2200      	movs	r2, #0
    16c2:	03ff      	lsls	r7, r7, #15
    16c4:	e71b      	b.n	14fe <__aeabi_fsub+0xfe>
    16c6:	0033      	movs	r3, r6
    16c8:	0004      	movs	r4, r0
    16ca:	000d      	movs	r5, r1
    16cc:	e6de      	b.n	148c <__aeabi_fsub+0x8c>
    16ce:	28ff      	cmp	r0, #255	; 0xff
    16d0:	d01e      	beq.n	1710 <__aeabi_fsub+0x310>
    16d2:	2480      	movs	r4, #128	; 0x80
    16d4:	04e4      	lsls	r4, r4, #19
    16d6:	4249      	negs	r1, r1
    16d8:	4323      	orrs	r3, r4
    16da:	e7df      	b.n	169c <__aeabi_fsub+0x29c>
    16dc:	2e00      	cmp	r6, #0
    16de:	d100      	bne.n	16e2 <__aeabi_fsub+0x2e2>
    16e0:	e6d4      	b.n	148c <__aeabi_fsub+0x8c>
    16e2:	1b9f      	subs	r7, r3, r6
    16e4:	017a      	lsls	r2, r7, #5
    16e6:	d400      	bmi.n	16ea <__aeabi_fsub+0x2ea>
    16e8:	e737      	b.n	155a <__aeabi_fsub+0x15a>
    16ea:	1af3      	subs	r3, r6, r3
    16ec:	000d      	movs	r5, r1
    16ee:	e6cd      	b.n	148c <__aeabi_fsub+0x8c>
    16f0:	24ff      	movs	r4, #255	; 0xff
    16f2:	2e00      	cmp	r6, #0
    16f4:	d100      	bne.n	16f8 <__aeabi_fsub+0x2f8>
    16f6:	e6c9      	b.n	148c <__aeabi_fsub+0x8c>
    16f8:	2280      	movs	r2, #128	; 0x80
    16fa:	4650      	mov	r0, sl
    16fc:	03d2      	lsls	r2, r2, #15
    16fe:	4210      	tst	r0, r2
    1700:	d0a4      	beq.n	164c <__aeabi_fsub+0x24c>
    1702:	4660      	mov	r0, ip
    1704:	4210      	tst	r0, r2
    1706:	d1a1      	bne.n	164c <__aeabi_fsub+0x24c>
    1708:	0033      	movs	r3, r6
    170a:	000d      	movs	r5, r1
    170c:	24ff      	movs	r4, #255	; 0xff
    170e:	e6bd      	b.n	148c <__aeabi_fsub+0x8c>
    1710:	0033      	movs	r3, r6
    1712:	24ff      	movs	r4, #255	; 0xff
    1714:	e6ba      	b.n	148c <__aeabi_fsub+0x8c>
    1716:	2301      	movs	r3, #1
    1718:	e76e      	b.n	15f8 <__aeabi_fsub+0x1f8>
    171a:	0033      	movs	r3, r6
    171c:	0004      	movs	r4, r0
    171e:	e6b5      	b.n	148c <__aeabi_fsub+0x8c>
    1720:	2700      	movs	r7, #0
    1722:	2200      	movs	r2, #0
    1724:	e71c      	b.n	1560 <__aeabi_fsub+0x160>
    1726:	0033      	movs	r3, r6
    1728:	e6b0      	b.n	148c <__aeabi_fsub+0x8c>
    172a:	2301      	movs	r3, #1
    172c:	e7c0      	b.n	16b0 <__aeabi_fsub+0x2b0>
    172e:	46c0      	nop			; (mov r8, r8)
    1730:	7dffffff 	.word	0x7dffffff
    1734:	fbffffff 	.word	0xfbffffff

00001738 <__aeabi_f2iz>:
    1738:	0241      	lsls	r1, r0, #9
    173a:	0043      	lsls	r3, r0, #1
    173c:	0fc2      	lsrs	r2, r0, #31
    173e:	0a49      	lsrs	r1, r1, #9
    1740:	0e1b      	lsrs	r3, r3, #24
    1742:	2000      	movs	r0, #0
    1744:	2b7e      	cmp	r3, #126	; 0x7e
    1746:	dd0d      	ble.n	1764 <__aeabi_f2iz+0x2c>
    1748:	2b9d      	cmp	r3, #157	; 0x9d
    174a:	dc0c      	bgt.n	1766 <__aeabi_f2iz+0x2e>
    174c:	2080      	movs	r0, #128	; 0x80
    174e:	0400      	lsls	r0, r0, #16
    1750:	4301      	orrs	r1, r0
    1752:	2b95      	cmp	r3, #149	; 0x95
    1754:	dc0a      	bgt.n	176c <__aeabi_f2iz+0x34>
    1756:	2096      	movs	r0, #150	; 0x96
    1758:	1ac3      	subs	r3, r0, r3
    175a:	40d9      	lsrs	r1, r3
    175c:	4248      	negs	r0, r1
    175e:	2a00      	cmp	r2, #0
    1760:	d100      	bne.n	1764 <__aeabi_f2iz+0x2c>
    1762:	0008      	movs	r0, r1
    1764:	4770      	bx	lr
    1766:	4b03      	ldr	r3, [pc, #12]	; (1774 <__aeabi_f2iz+0x3c>)
    1768:	18d0      	adds	r0, r2, r3
    176a:	e7fb      	b.n	1764 <__aeabi_f2iz+0x2c>
    176c:	3b96      	subs	r3, #150	; 0x96
    176e:	4099      	lsls	r1, r3
    1770:	e7f4      	b.n	175c <__aeabi_f2iz+0x24>
    1772:	46c0      	nop			; (mov r8, r8)
    1774:	7fffffff 	.word	0x7fffffff

00001778 <__aeabi_ui2f>:
    1778:	b510      	push	{r4, lr}
    177a:	1e04      	subs	r4, r0, #0
    177c:	d027      	beq.n	17ce <__aeabi_ui2f+0x56>
    177e:	f000 f87b 	bl	1878 <__clzsi2>
    1782:	239e      	movs	r3, #158	; 0x9e
    1784:	1a1b      	subs	r3, r3, r0
    1786:	2b96      	cmp	r3, #150	; 0x96
    1788:	dc0a      	bgt.n	17a0 <__aeabi_ui2f+0x28>
    178a:	2296      	movs	r2, #150	; 0x96
    178c:	1ad2      	subs	r2, r2, r3
    178e:	4094      	lsls	r4, r2
    1790:	0264      	lsls	r4, r4, #9
    1792:	0a64      	lsrs	r4, r4, #9
    1794:	b2db      	uxtb	r3, r3
    1796:	0264      	lsls	r4, r4, #9
    1798:	05db      	lsls	r3, r3, #23
    179a:	0a60      	lsrs	r0, r4, #9
    179c:	4318      	orrs	r0, r3
    179e:	bd10      	pop	{r4, pc}
    17a0:	2b99      	cmp	r3, #153	; 0x99
    17a2:	dc17      	bgt.n	17d4 <__aeabi_ui2f+0x5c>
    17a4:	2299      	movs	r2, #153	; 0x99
    17a6:	1ad2      	subs	r2, r2, r3
    17a8:	2a00      	cmp	r2, #0
    17aa:	dd27      	ble.n	17fc <__aeabi_ui2f+0x84>
    17ac:	4094      	lsls	r4, r2
    17ae:	0022      	movs	r2, r4
    17b0:	4c13      	ldr	r4, [pc, #76]	; (1800 <__aeabi_ui2f+0x88>)
    17b2:	4014      	ands	r4, r2
    17b4:	0751      	lsls	r1, r2, #29
    17b6:	d004      	beq.n	17c2 <__aeabi_ui2f+0x4a>
    17b8:	210f      	movs	r1, #15
    17ba:	400a      	ands	r2, r1
    17bc:	2a04      	cmp	r2, #4
    17be:	d000      	beq.n	17c2 <__aeabi_ui2f+0x4a>
    17c0:	3404      	adds	r4, #4
    17c2:	0162      	lsls	r2, r4, #5
    17c4:	d412      	bmi.n	17ec <__aeabi_ui2f+0x74>
    17c6:	01a4      	lsls	r4, r4, #6
    17c8:	0a64      	lsrs	r4, r4, #9
    17ca:	b2db      	uxtb	r3, r3
    17cc:	e7e3      	b.n	1796 <__aeabi_ui2f+0x1e>
    17ce:	2300      	movs	r3, #0
    17d0:	2400      	movs	r4, #0
    17d2:	e7e0      	b.n	1796 <__aeabi_ui2f+0x1e>
    17d4:	22b9      	movs	r2, #185	; 0xb9
    17d6:	0021      	movs	r1, r4
    17d8:	1ad2      	subs	r2, r2, r3
    17da:	4091      	lsls	r1, r2
    17dc:	000a      	movs	r2, r1
    17de:	1e51      	subs	r1, r2, #1
    17e0:	418a      	sbcs	r2, r1
    17e2:	2105      	movs	r1, #5
    17e4:	1a09      	subs	r1, r1, r0
    17e6:	40cc      	lsrs	r4, r1
    17e8:	4314      	orrs	r4, r2
    17ea:	e7db      	b.n	17a4 <__aeabi_ui2f+0x2c>
    17ec:	4b04      	ldr	r3, [pc, #16]	; (1800 <__aeabi_ui2f+0x88>)
    17ee:	401c      	ands	r4, r3
    17f0:	239f      	movs	r3, #159	; 0x9f
    17f2:	01a4      	lsls	r4, r4, #6
    17f4:	1a1b      	subs	r3, r3, r0
    17f6:	0a64      	lsrs	r4, r4, #9
    17f8:	b2db      	uxtb	r3, r3
    17fa:	e7cc      	b.n	1796 <__aeabi_ui2f+0x1e>
    17fc:	0022      	movs	r2, r4
    17fe:	e7d7      	b.n	17b0 <__aeabi_ui2f+0x38>
    1800:	fbffffff 	.word	0xfbffffff

00001804 <__aeabi_cfrcmple>:
    1804:	4684      	mov	ip, r0
    1806:	1c08      	adds	r0, r1, #0
    1808:	4661      	mov	r1, ip
    180a:	e7ff      	b.n	180c <__aeabi_cfcmpeq>

0000180c <__aeabi_cfcmpeq>:
    180c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    180e:	f000 f8b7 	bl	1980 <__lesf2>
    1812:	2800      	cmp	r0, #0
    1814:	d401      	bmi.n	181a <__aeabi_cfcmpeq+0xe>
    1816:	2100      	movs	r1, #0
    1818:	42c8      	cmn	r0, r1
    181a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000181c <__aeabi_fcmpeq>:
    181c:	b510      	push	{r4, lr}
    181e:	f000 f849 	bl	18b4 <__eqsf2>
    1822:	4240      	negs	r0, r0
    1824:	3001      	adds	r0, #1
    1826:	bd10      	pop	{r4, pc}

00001828 <__aeabi_fcmplt>:
    1828:	b510      	push	{r4, lr}
    182a:	f000 f8a9 	bl	1980 <__lesf2>
    182e:	2800      	cmp	r0, #0
    1830:	db01      	blt.n	1836 <__aeabi_fcmplt+0xe>
    1832:	2000      	movs	r0, #0
    1834:	bd10      	pop	{r4, pc}
    1836:	2001      	movs	r0, #1
    1838:	bd10      	pop	{r4, pc}
    183a:	46c0      	nop			; (mov r8, r8)

0000183c <__aeabi_fcmple>:
    183c:	b510      	push	{r4, lr}
    183e:	f000 f89f 	bl	1980 <__lesf2>
    1842:	2800      	cmp	r0, #0
    1844:	dd01      	ble.n	184a <__aeabi_fcmple+0xe>
    1846:	2000      	movs	r0, #0
    1848:	bd10      	pop	{r4, pc}
    184a:	2001      	movs	r0, #1
    184c:	bd10      	pop	{r4, pc}
    184e:	46c0      	nop			; (mov r8, r8)

00001850 <__aeabi_fcmpgt>:
    1850:	b510      	push	{r4, lr}
    1852:	f000 f855 	bl	1900 <__gesf2>
    1856:	2800      	cmp	r0, #0
    1858:	dc01      	bgt.n	185e <__aeabi_fcmpgt+0xe>
    185a:	2000      	movs	r0, #0
    185c:	bd10      	pop	{r4, pc}
    185e:	2001      	movs	r0, #1
    1860:	bd10      	pop	{r4, pc}
    1862:	46c0      	nop			; (mov r8, r8)

00001864 <__aeabi_fcmpge>:
    1864:	b510      	push	{r4, lr}
    1866:	f000 f84b 	bl	1900 <__gesf2>
    186a:	2800      	cmp	r0, #0
    186c:	da01      	bge.n	1872 <__aeabi_fcmpge+0xe>
    186e:	2000      	movs	r0, #0
    1870:	bd10      	pop	{r4, pc}
    1872:	2001      	movs	r0, #1
    1874:	bd10      	pop	{r4, pc}
    1876:	46c0      	nop			; (mov r8, r8)

00001878 <__clzsi2>:
    1878:	211c      	movs	r1, #28
    187a:	2301      	movs	r3, #1
    187c:	041b      	lsls	r3, r3, #16
    187e:	4298      	cmp	r0, r3
    1880:	d301      	bcc.n	1886 <__clzsi2+0xe>
    1882:	0c00      	lsrs	r0, r0, #16
    1884:	3910      	subs	r1, #16
    1886:	0a1b      	lsrs	r3, r3, #8
    1888:	4298      	cmp	r0, r3
    188a:	d301      	bcc.n	1890 <__clzsi2+0x18>
    188c:	0a00      	lsrs	r0, r0, #8
    188e:	3908      	subs	r1, #8
    1890:	091b      	lsrs	r3, r3, #4
    1892:	4298      	cmp	r0, r3
    1894:	d301      	bcc.n	189a <__clzsi2+0x22>
    1896:	0900      	lsrs	r0, r0, #4
    1898:	3904      	subs	r1, #4
    189a:	a202      	add	r2, pc, #8	; (adr r2, 18a4 <__clzsi2+0x2c>)
    189c:	5c10      	ldrb	r0, [r2, r0]
    189e:	1840      	adds	r0, r0, r1
    18a0:	4770      	bx	lr
    18a2:	46c0      	nop			; (mov r8, r8)
    18a4:	02020304 	.word	0x02020304
    18a8:	01010101 	.word	0x01010101
	...

000018b4 <__eqsf2>:
    18b4:	b570      	push	{r4, r5, r6, lr}
    18b6:	0042      	lsls	r2, r0, #1
    18b8:	0245      	lsls	r5, r0, #9
    18ba:	024e      	lsls	r6, r1, #9
    18bc:	004c      	lsls	r4, r1, #1
    18be:	0fc3      	lsrs	r3, r0, #31
    18c0:	0a6d      	lsrs	r5, r5, #9
    18c2:	0e12      	lsrs	r2, r2, #24
    18c4:	0a76      	lsrs	r6, r6, #9
    18c6:	0e24      	lsrs	r4, r4, #24
    18c8:	0fc9      	lsrs	r1, r1, #31
    18ca:	2001      	movs	r0, #1
    18cc:	2aff      	cmp	r2, #255	; 0xff
    18ce:	d006      	beq.n	18de <__eqsf2+0x2a>
    18d0:	2cff      	cmp	r4, #255	; 0xff
    18d2:	d003      	beq.n	18dc <__eqsf2+0x28>
    18d4:	42a2      	cmp	r2, r4
    18d6:	d101      	bne.n	18dc <__eqsf2+0x28>
    18d8:	42b5      	cmp	r5, r6
    18da:	d006      	beq.n	18ea <__eqsf2+0x36>
    18dc:	bd70      	pop	{r4, r5, r6, pc}
    18de:	2d00      	cmp	r5, #0
    18e0:	d1fc      	bne.n	18dc <__eqsf2+0x28>
    18e2:	2cff      	cmp	r4, #255	; 0xff
    18e4:	d1fa      	bne.n	18dc <__eqsf2+0x28>
    18e6:	2e00      	cmp	r6, #0
    18e8:	d1f8      	bne.n	18dc <__eqsf2+0x28>
    18ea:	428b      	cmp	r3, r1
    18ec:	d006      	beq.n	18fc <__eqsf2+0x48>
    18ee:	2001      	movs	r0, #1
    18f0:	2a00      	cmp	r2, #0
    18f2:	d1f3      	bne.n	18dc <__eqsf2+0x28>
    18f4:	0028      	movs	r0, r5
    18f6:	1e45      	subs	r5, r0, #1
    18f8:	41a8      	sbcs	r0, r5
    18fa:	e7ef      	b.n	18dc <__eqsf2+0x28>
    18fc:	2000      	movs	r0, #0
    18fe:	e7ed      	b.n	18dc <__eqsf2+0x28>

00001900 <__gesf2>:
    1900:	b5f0      	push	{r4, r5, r6, r7, lr}
    1902:	0042      	lsls	r2, r0, #1
    1904:	0245      	lsls	r5, r0, #9
    1906:	024c      	lsls	r4, r1, #9
    1908:	0fc3      	lsrs	r3, r0, #31
    190a:	0048      	lsls	r0, r1, #1
    190c:	0a6d      	lsrs	r5, r5, #9
    190e:	0e12      	lsrs	r2, r2, #24
    1910:	0a64      	lsrs	r4, r4, #9
    1912:	0e00      	lsrs	r0, r0, #24
    1914:	0fc9      	lsrs	r1, r1, #31
    1916:	2aff      	cmp	r2, #255	; 0xff
    1918:	d01e      	beq.n	1958 <__gesf2+0x58>
    191a:	28ff      	cmp	r0, #255	; 0xff
    191c:	d021      	beq.n	1962 <__gesf2+0x62>
    191e:	2a00      	cmp	r2, #0
    1920:	d10a      	bne.n	1938 <__gesf2+0x38>
    1922:	426e      	negs	r6, r5
    1924:	416e      	adcs	r6, r5
    1926:	b2f6      	uxtb	r6, r6
    1928:	2800      	cmp	r0, #0
    192a:	d10f      	bne.n	194c <__gesf2+0x4c>
    192c:	2c00      	cmp	r4, #0
    192e:	d10d      	bne.n	194c <__gesf2+0x4c>
    1930:	2000      	movs	r0, #0
    1932:	2d00      	cmp	r5, #0
    1934:	d009      	beq.n	194a <__gesf2+0x4a>
    1936:	e005      	b.n	1944 <__gesf2+0x44>
    1938:	2800      	cmp	r0, #0
    193a:	d101      	bne.n	1940 <__gesf2+0x40>
    193c:	2c00      	cmp	r4, #0
    193e:	d001      	beq.n	1944 <__gesf2+0x44>
    1940:	428b      	cmp	r3, r1
    1942:	d011      	beq.n	1968 <__gesf2+0x68>
    1944:	2101      	movs	r1, #1
    1946:	4258      	negs	r0, r3
    1948:	4308      	orrs	r0, r1
    194a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    194c:	2e00      	cmp	r6, #0
    194e:	d0f7      	beq.n	1940 <__gesf2+0x40>
    1950:	2001      	movs	r0, #1
    1952:	3901      	subs	r1, #1
    1954:	4308      	orrs	r0, r1
    1956:	e7f8      	b.n	194a <__gesf2+0x4a>
    1958:	2d00      	cmp	r5, #0
    195a:	d0de      	beq.n	191a <__gesf2+0x1a>
    195c:	2002      	movs	r0, #2
    195e:	4240      	negs	r0, r0
    1960:	e7f3      	b.n	194a <__gesf2+0x4a>
    1962:	2c00      	cmp	r4, #0
    1964:	d0db      	beq.n	191e <__gesf2+0x1e>
    1966:	e7f9      	b.n	195c <__gesf2+0x5c>
    1968:	4282      	cmp	r2, r0
    196a:	dceb      	bgt.n	1944 <__gesf2+0x44>
    196c:	db04      	blt.n	1978 <__gesf2+0x78>
    196e:	42a5      	cmp	r5, r4
    1970:	d8e8      	bhi.n	1944 <__gesf2+0x44>
    1972:	2000      	movs	r0, #0
    1974:	42a5      	cmp	r5, r4
    1976:	d2e8      	bcs.n	194a <__gesf2+0x4a>
    1978:	2101      	movs	r1, #1
    197a:	1e58      	subs	r0, r3, #1
    197c:	4308      	orrs	r0, r1
    197e:	e7e4      	b.n	194a <__gesf2+0x4a>

00001980 <__lesf2>:
    1980:	b5f0      	push	{r4, r5, r6, r7, lr}
    1982:	0042      	lsls	r2, r0, #1
    1984:	024d      	lsls	r5, r1, #9
    1986:	004c      	lsls	r4, r1, #1
    1988:	0246      	lsls	r6, r0, #9
    198a:	0a76      	lsrs	r6, r6, #9
    198c:	0e12      	lsrs	r2, r2, #24
    198e:	0fc3      	lsrs	r3, r0, #31
    1990:	0a6d      	lsrs	r5, r5, #9
    1992:	0e24      	lsrs	r4, r4, #24
    1994:	0fc9      	lsrs	r1, r1, #31
    1996:	2aff      	cmp	r2, #255	; 0xff
    1998:	d016      	beq.n	19c8 <__lesf2+0x48>
    199a:	2cff      	cmp	r4, #255	; 0xff
    199c:	d018      	beq.n	19d0 <__lesf2+0x50>
    199e:	2a00      	cmp	r2, #0
    19a0:	d10a      	bne.n	19b8 <__lesf2+0x38>
    19a2:	4270      	negs	r0, r6
    19a4:	4170      	adcs	r0, r6
    19a6:	b2c0      	uxtb	r0, r0
    19a8:	2c00      	cmp	r4, #0
    19aa:	d015      	beq.n	19d8 <__lesf2+0x58>
    19ac:	2800      	cmp	r0, #0
    19ae:	d005      	beq.n	19bc <__lesf2+0x3c>
    19b0:	2001      	movs	r0, #1
    19b2:	3901      	subs	r1, #1
    19b4:	4308      	orrs	r0, r1
    19b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19b8:	2c00      	cmp	r4, #0
    19ba:	d013      	beq.n	19e4 <__lesf2+0x64>
    19bc:	4299      	cmp	r1, r3
    19be:	d014      	beq.n	19ea <__lesf2+0x6a>
    19c0:	2001      	movs	r0, #1
    19c2:	425b      	negs	r3, r3
    19c4:	4318      	orrs	r0, r3
    19c6:	e7f6      	b.n	19b6 <__lesf2+0x36>
    19c8:	2002      	movs	r0, #2
    19ca:	2e00      	cmp	r6, #0
    19cc:	d1f3      	bne.n	19b6 <__lesf2+0x36>
    19ce:	e7e4      	b.n	199a <__lesf2+0x1a>
    19d0:	2002      	movs	r0, #2
    19d2:	2d00      	cmp	r5, #0
    19d4:	d1ef      	bne.n	19b6 <__lesf2+0x36>
    19d6:	e7e2      	b.n	199e <__lesf2+0x1e>
    19d8:	2d00      	cmp	r5, #0
    19da:	d1e7      	bne.n	19ac <__lesf2+0x2c>
    19dc:	2000      	movs	r0, #0
    19de:	2e00      	cmp	r6, #0
    19e0:	d0e9      	beq.n	19b6 <__lesf2+0x36>
    19e2:	e7ed      	b.n	19c0 <__lesf2+0x40>
    19e4:	2d00      	cmp	r5, #0
    19e6:	d1e9      	bne.n	19bc <__lesf2+0x3c>
    19e8:	e7ea      	b.n	19c0 <__lesf2+0x40>
    19ea:	42a2      	cmp	r2, r4
    19ec:	dc06      	bgt.n	19fc <__lesf2+0x7c>
    19ee:	dbdf      	blt.n	19b0 <__lesf2+0x30>
    19f0:	42ae      	cmp	r6, r5
    19f2:	d803      	bhi.n	19fc <__lesf2+0x7c>
    19f4:	2000      	movs	r0, #0
    19f6:	42ae      	cmp	r6, r5
    19f8:	d3da      	bcc.n	19b0 <__lesf2+0x30>
    19fa:	e7dc      	b.n	19b6 <__lesf2+0x36>
    19fc:	2001      	movs	r0, #1
    19fe:	4249      	negs	r1, r1
    1a00:	4308      	orrs	r0, r1
    1a02:	e7d8      	b.n	19b6 <__lesf2+0x36>

00001a04 <__libc_init_array>:
    1a04:	b570      	push	{r4, r5, r6, lr}
    1a06:	4e0d      	ldr	r6, [pc, #52]	; (1a3c <__libc_init_array+0x38>)
    1a08:	4d0d      	ldr	r5, [pc, #52]	; (1a40 <__libc_init_array+0x3c>)
    1a0a:	2400      	movs	r4, #0
    1a0c:	1bad      	subs	r5, r5, r6
    1a0e:	10ad      	asrs	r5, r5, #2
    1a10:	d005      	beq.n	1a1e <__libc_init_array+0x1a>
    1a12:	00a3      	lsls	r3, r4, #2
    1a14:	58f3      	ldr	r3, [r6, r3]
    1a16:	3401      	adds	r4, #1
    1a18:	4798      	blx	r3
    1a1a:	42a5      	cmp	r5, r4
    1a1c:	d1f9      	bne.n	1a12 <__libc_init_array+0xe>
    1a1e:	f000 f935 	bl	1c8c <_init>
    1a22:	4e08      	ldr	r6, [pc, #32]	; (1a44 <__libc_init_array+0x40>)
    1a24:	4d08      	ldr	r5, [pc, #32]	; (1a48 <__libc_init_array+0x44>)
    1a26:	2400      	movs	r4, #0
    1a28:	1bad      	subs	r5, r5, r6
    1a2a:	10ad      	asrs	r5, r5, #2
    1a2c:	d005      	beq.n	1a3a <__libc_init_array+0x36>
    1a2e:	00a3      	lsls	r3, r4, #2
    1a30:	58f3      	ldr	r3, [r6, r3]
    1a32:	3401      	adds	r4, #1
    1a34:	4798      	blx	r3
    1a36:	42a5      	cmp	r5, r4
    1a38:	d1f9      	bne.n	1a2e <__libc_init_array+0x2a>
    1a3a:	bd70      	pop	{r4, r5, r6, pc}
    1a3c:	00001c98 	.word	0x00001c98
    1a40:	00001c98 	.word	0x00001c98
    1a44:	00001c98 	.word	0x00001c98
    1a48:	00001ca0 	.word	0x00001ca0

00001a4c <register_fini>:
    1a4c:	4b03      	ldr	r3, [pc, #12]	; (1a5c <register_fini+0x10>)
    1a4e:	b510      	push	{r4, lr}
    1a50:	2b00      	cmp	r3, #0
    1a52:	d002      	beq.n	1a5a <register_fini+0xe>
    1a54:	4802      	ldr	r0, [pc, #8]	; (1a60 <register_fini+0x14>)
    1a56:	f000 f805 	bl	1a64 <atexit>
    1a5a:	bd10      	pop	{r4, pc}
    1a5c:	00000000 	.word	0x00000000
    1a60:	00001a75 	.word	0x00001a75

00001a64 <atexit>:
    1a64:	b510      	push	{r4, lr}
    1a66:	0001      	movs	r1, r0
    1a68:	2300      	movs	r3, #0
    1a6a:	2200      	movs	r2, #0
    1a6c:	2000      	movs	r0, #0
    1a6e:	f000 f81f 	bl	1ab0 <__register_exitproc>
    1a72:	bd10      	pop	{r4, pc}

00001a74 <__libc_fini_array>:
    1a74:	b570      	push	{r4, r5, r6, lr}
    1a76:	4b09      	ldr	r3, [pc, #36]	; (1a9c <__libc_fini_array+0x28>)
    1a78:	4c09      	ldr	r4, [pc, #36]	; (1aa0 <__libc_fini_array+0x2c>)
    1a7a:	1ae4      	subs	r4, r4, r3
    1a7c:	10a4      	asrs	r4, r4, #2
    1a7e:	d009      	beq.n	1a94 <__libc_fini_array+0x20>
    1a80:	4a08      	ldr	r2, [pc, #32]	; (1aa4 <__libc_fini_array+0x30>)
    1a82:	18a5      	adds	r5, r4, r2
    1a84:	00ad      	lsls	r5, r5, #2
    1a86:	18ed      	adds	r5, r5, r3
    1a88:	682b      	ldr	r3, [r5, #0]
    1a8a:	3c01      	subs	r4, #1
    1a8c:	4798      	blx	r3
    1a8e:	3d04      	subs	r5, #4
    1a90:	2c00      	cmp	r4, #0
    1a92:	d1f9      	bne.n	1a88 <__libc_fini_array+0x14>
    1a94:	f000 f904 	bl	1ca0 <_fini>
    1a98:	bd70      	pop	{r4, r5, r6, pc}
    1a9a:	46c0      	nop			; (mov r8, r8)
    1a9c:	00001cac 	.word	0x00001cac
    1aa0:	00001cb0 	.word	0x00001cb0
    1aa4:	3fffffff 	.word	0x3fffffff

00001aa8 <__retarget_lock_acquire_recursive>:
    1aa8:	4770      	bx	lr
    1aaa:	46c0      	nop			; (mov r8, r8)

00001aac <__retarget_lock_release_recursive>:
    1aac:	4770      	bx	lr
    1aae:	46c0      	nop			; (mov r8, r8)

00001ab0 <__register_exitproc>:
    1ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ab2:	464e      	mov	r6, r9
    1ab4:	4645      	mov	r5, r8
    1ab6:	46de      	mov	lr, fp
    1ab8:	4657      	mov	r7, sl
    1aba:	b5e0      	push	{r5, r6, r7, lr}
    1abc:	4d36      	ldr	r5, [pc, #216]	; (1b98 <__register_exitproc+0xe8>)
    1abe:	b083      	sub	sp, #12
    1ac0:	0006      	movs	r6, r0
    1ac2:	6828      	ldr	r0, [r5, #0]
    1ac4:	4698      	mov	r8, r3
    1ac6:	000f      	movs	r7, r1
    1ac8:	4691      	mov	r9, r2
    1aca:	f7ff ffed 	bl	1aa8 <__retarget_lock_acquire_recursive>
    1ace:	4b33      	ldr	r3, [pc, #204]	; (1b9c <__register_exitproc+0xec>)
    1ad0:	681c      	ldr	r4, [r3, #0]
    1ad2:	23a4      	movs	r3, #164	; 0xa4
    1ad4:	005b      	lsls	r3, r3, #1
    1ad6:	58e0      	ldr	r0, [r4, r3]
    1ad8:	2800      	cmp	r0, #0
    1ada:	d052      	beq.n	1b82 <__register_exitproc+0xd2>
    1adc:	6843      	ldr	r3, [r0, #4]
    1ade:	2b1f      	cmp	r3, #31
    1ae0:	dc13      	bgt.n	1b0a <__register_exitproc+0x5a>
    1ae2:	1c5a      	adds	r2, r3, #1
    1ae4:	9201      	str	r2, [sp, #4]
    1ae6:	2e00      	cmp	r6, #0
    1ae8:	d128      	bne.n	1b3c <__register_exitproc+0x8c>
    1aea:	9a01      	ldr	r2, [sp, #4]
    1aec:	3302      	adds	r3, #2
    1aee:	009b      	lsls	r3, r3, #2
    1af0:	6042      	str	r2, [r0, #4]
    1af2:	501f      	str	r7, [r3, r0]
    1af4:	6828      	ldr	r0, [r5, #0]
    1af6:	f7ff ffd9 	bl	1aac <__retarget_lock_release_recursive>
    1afa:	2000      	movs	r0, #0
    1afc:	b003      	add	sp, #12
    1afe:	bc3c      	pop	{r2, r3, r4, r5}
    1b00:	4690      	mov	r8, r2
    1b02:	4699      	mov	r9, r3
    1b04:	46a2      	mov	sl, r4
    1b06:	46ab      	mov	fp, r5
    1b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b0a:	4b25      	ldr	r3, [pc, #148]	; (1ba0 <__register_exitproc+0xf0>)
    1b0c:	2b00      	cmp	r3, #0
    1b0e:	d03d      	beq.n	1b8c <__register_exitproc+0xdc>
    1b10:	20c8      	movs	r0, #200	; 0xc8
    1b12:	0040      	lsls	r0, r0, #1
    1b14:	e000      	b.n	1b18 <__register_exitproc+0x68>
    1b16:	bf00      	nop
    1b18:	2800      	cmp	r0, #0
    1b1a:	d037      	beq.n	1b8c <__register_exitproc+0xdc>
    1b1c:	22a4      	movs	r2, #164	; 0xa4
    1b1e:	2300      	movs	r3, #0
    1b20:	0052      	lsls	r2, r2, #1
    1b22:	58a1      	ldr	r1, [r4, r2]
    1b24:	6043      	str	r3, [r0, #4]
    1b26:	6001      	str	r1, [r0, #0]
    1b28:	50a0      	str	r0, [r4, r2]
    1b2a:	3240      	adds	r2, #64	; 0x40
    1b2c:	5083      	str	r3, [r0, r2]
    1b2e:	3204      	adds	r2, #4
    1b30:	5083      	str	r3, [r0, r2]
    1b32:	3301      	adds	r3, #1
    1b34:	9301      	str	r3, [sp, #4]
    1b36:	2300      	movs	r3, #0
    1b38:	2e00      	cmp	r6, #0
    1b3a:	d0d6      	beq.n	1aea <__register_exitproc+0x3a>
    1b3c:	009a      	lsls	r2, r3, #2
    1b3e:	4692      	mov	sl, r2
    1b40:	4482      	add	sl, r0
    1b42:	464a      	mov	r2, r9
    1b44:	2188      	movs	r1, #136	; 0x88
    1b46:	4654      	mov	r4, sl
    1b48:	5062      	str	r2, [r4, r1]
    1b4a:	22c4      	movs	r2, #196	; 0xc4
    1b4c:	0052      	lsls	r2, r2, #1
    1b4e:	4691      	mov	r9, r2
    1b50:	4481      	add	r9, r0
    1b52:	464a      	mov	r2, r9
    1b54:	3987      	subs	r1, #135	; 0x87
    1b56:	4099      	lsls	r1, r3
    1b58:	6812      	ldr	r2, [r2, #0]
    1b5a:	468b      	mov	fp, r1
    1b5c:	430a      	orrs	r2, r1
    1b5e:	4694      	mov	ip, r2
    1b60:	464a      	mov	r2, r9
    1b62:	4661      	mov	r1, ip
    1b64:	6011      	str	r1, [r2, #0]
    1b66:	2284      	movs	r2, #132	; 0x84
    1b68:	4641      	mov	r1, r8
    1b6a:	0052      	lsls	r2, r2, #1
    1b6c:	50a1      	str	r1, [r4, r2]
    1b6e:	2e02      	cmp	r6, #2
    1b70:	d1bb      	bne.n	1aea <__register_exitproc+0x3a>
    1b72:	0002      	movs	r2, r0
    1b74:	465c      	mov	r4, fp
    1b76:	328d      	adds	r2, #141	; 0x8d
    1b78:	32ff      	adds	r2, #255	; 0xff
    1b7a:	6811      	ldr	r1, [r2, #0]
    1b7c:	430c      	orrs	r4, r1
    1b7e:	6014      	str	r4, [r2, #0]
    1b80:	e7b3      	b.n	1aea <__register_exitproc+0x3a>
    1b82:	0020      	movs	r0, r4
    1b84:	304d      	adds	r0, #77	; 0x4d
    1b86:	30ff      	adds	r0, #255	; 0xff
    1b88:	50e0      	str	r0, [r4, r3]
    1b8a:	e7a7      	b.n	1adc <__register_exitproc+0x2c>
    1b8c:	6828      	ldr	r0, [r5, #0]
    1b8e:	f7ff ff8d 	bl	1aac <__retarget_lock_release_recursive>
    1b92:	2001      	movs	r0, #1
    1b94:	4240      	negs	r0, r0
    1b96:	e7b1      	b.n	1afc <__register_exitproc+0x4c>
    1b98:	20000430 	.word	0x20000430
    1b9c:	00001c88 	.word	0x00001c88
    1ba0:	00000000 	.word	0x00000000
    1ba4:	00000662 	.word	0x00000662
    1ba8:	0000065a 	.word	0x0000065a
    1bac:	00000670 	.word	0x00000670
    1bb0:	0000067a 	.word	0x0000067a
    1bb4:	00000684 	.word	0x00000684
    1bb8:	0000068e 	.word	0x0000068e
    1bbc:	00000710 	.word	0x00000710
    1bc0:	00000740 	.word	0x00000740
    1bc4:	00000764 	.word	0x00000764
    1bc8:	00000788 	.word	0x00000788
    1bcc:	000007b2 	.word	0x000007b2
    1bd0:	000008ae 	.word	0x000008ae
    1bd4:	000008f4 	.word	0x000008f4
    1bd8:	00000904 	.word	0x00000904
    1bdc:	0000090c 	.word	0x0000090c
    1be0:	00000914 	.word	0x00000914
    1be4:	00000878 	.word	0x00000878
    1be8:	0000088e 	.word	0x0000088e
    1bec:	00000896 	.word	0x00000896
    1bf0:	0000089e 	.word	0x0000089e
    1bf4:	000008a6 	.word	0x000008a6

00001bf8 <GSHARP3>:
    1bf8:	434fa6e9                                ..OC

00001bfc <B3>:
    1bfc:	4377f127                                '.wC

00001c00 <DSHARP4>:
    1c00:	439b9042                                B..C

00001c04 <GSHARP4>:
    1c04:	43cfa70a 000012fc 000012cc 000012de     ...C............
    1c14:	00001220 000012de 000012c2 000012de      ...............
    1c24:	00001220 000012cc 000012cc 000012c2      ...............
    1c34:	00001220 00001228 00001228 00001228      ...(...(...(...
    1c44:	000012e4 000012cc 000012cc 000012a0     ................
    1c54:	00001384 000012a0 000012c2 000012a0     ................
    1c64:	00001384 000012cc 000012cc 000012c2     ................
    1c74:	00001384 00001228 00001228 00001228     ....(...(...(...
    1c84:	0000138e                                ....

00001c88 <_global_impure_ptr>:
    1c88:	20000008                                ... 

00001c8c <_init>:
    1c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c8e:	46c0      	nop			; (mov r8, r8)
    1c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1c92:	bc08      	pop	{r3}
    1c94:	469e      	mov	lr, r3
    1c96:	4770      	bx	lr

00001c98 <__init_array_start>:
    1c98:	00001a4d 	.word	0x00001a4d

00001c9c <__frame_dummy_init_array_entry>:
    1c9c:	000000dd                                ....

00001ca0 <_fini>:
    1ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ca2:	46c0      	nop			; (mov r8, r8)
    1ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1ca6:	bc08      	pop	{r3}
    1ca8:	469e      	mov	lr, r3
    1caa:	4770      	bx	lr

00001cac <__fini_array_start>:
    1cac:	000000b5 	.word	0x000000b5
