module au_top (
    input clk,              // 100MHz clock
    input rst_n,            // reset button (active low)
    output led [8],         // 8 user controllable LEDs
    input usb_rx,           // USB->Serial input
    output usb_tx,          // USB->Serial output
    output io_led [3][8],   // LEDs on IO Shield
    output io_seg [8],      // 7-segment LEDs on IO Shield
    output io_sel [4],      // Digit select on IO Shield
    input io_button [5],    // 5 buttons on IO Shield
    //   0
    // 3 1 4
    //   2
    input io_dip [3][8]     // DIP switches on IO Shield
    
  ) {
  
    sig rst;                  // reset signal
    // declare modules
   .clk(clk) {
    // The reset conditioner is used to synchronize the reset signal to the FPGA
    // clock. This ensures the entire FPGA comes out of reset at the same time.
    reset_conditioner reset_cond;
    // this module checks if we are pressing any of the 5 io buttons
    button_conditioner buttoncond[5];

    .rst(rst){
      // declare our module to address the segment         
      multi_seven_seg seg;
      // declare our test module
      addertest addertest;

    }
  }

  

    

  always {
    
    reset_cond.in = ~rst_n; // input raw inverted reset signal
    rst = reset_cond.out;   // conditioned reset
    usb_tx = usb_rx;        // loop serial port
    
    led = 8h00;             // turn LEDs off
    io_led = 3x{{8h00}};    // turn io LEDs off  
    
    // connect stuff to our test module
    // connect buttons
    io_led[2][4:0] = io_button[4:0];
    buttoncond.in = io_button[4:0];
    addertest.button = buttoncond.out[1];
    addertest.endbutton = buttoncond.out[3];
    // connect output checkoff counter to
    // to the right bank of leds 
    io_led[0][7:0] = addertest.checkoff; // starting from the left it indicates which case number we are on.
    // when there is an error, we go to error 
    // we are showing which of the four outputs are incorrect
    // we connect the bank of led to flag output
    io_led[1][7:0] = addertest.flag; // starting from left lit for incorrect z v n s 
     // connect s output to segment's values
     //seg.values = {4he,4hf,4hc,4hd};
     seg.values = {addertest.s[15:12],addertest.s[11:8],addertest.s[7:4],addertest.s[3:0]};
     io_seg = ~seg.seg;          //  select needed segments, we do bitwise inversion as 0 indicates selected segment
     io_sel = ~seg.sel;           // select all needed digits

    
    //io_led[2] = addertest.counter.q;
    //io_led[1] = addertest.out[7:0];
    //io_led[2] = addertest.out[15:8];
    

//    io_led[2][7] = addertest.z;
//    io_led[2][6] = addertest.v;
//    io_led[2][5] = addertest.n;

}