

================================================================
== Vitis HLS Report for 'rx_sar_table'
================================================================
* Date:           Tue Jul 19 06:13:58 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.033 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.000 ns|  16.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     456|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |       10|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     137|    -|
|Register         |        -|     -|    1004|     288|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       10|     0|    1004|     881|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |               Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |rx_table_appd_V_U       |rx_sar_table_rx_table_appd_V       |        2|  0|   0|    0|  1000|   18|     1|        18000|
    |rx_table_gap_U          |rx_sar_table_rx_table_gap          |        1|  0|   0|    0|  1000|    1|     1|         1000|
    |rx_table_recvd_V_U      |rx_sar_table_rx_table_recvd_V      |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |rx_table_head_V_U       |rx_sar_table_rx_table_recvd_V      |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |rx_table_offset_V_U     |rx_sar_table_rx_table_recvd_V      |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |rx_table_win_shift_V_U  |rx_sar_table_rx_table_win_shift_V  |        1|  0|   0|    0|  1000|    4|     1|         4000|
    +------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                   |       10|  0|   0|    0|  6000|  119|     6|       119000|
    +------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |actualWindowSize_fu_482_p2         |         +|   0|  0|  25|          18|          18|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_condition_341                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_377                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_676                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_679                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter4_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op100_load_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op105_load_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op114_write_state6    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op118_write_state6    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_read_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op89_load_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op90_store_state4     |       and|   0|  0|   2|           1|           1|
    |tmp_6_i_nbreadreq_fu_154_p3        |       and|   0|  0|  65|           1|           0|
    |tmp_i_250_nbreadreq_fu_140_p3      |       and|   0|  0|  65|           1|           0|
    |tmp_i_nbreadreq_fu_126_p3          |       and|   0|  0|  65|           1|           0|
    |lshr_ln799_fu_535_p2               |      lshr|   0|  0|  78|          31|          31|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5   |        or|   0|  0|   2|           1|           1|
    |rxSar2rxApp_upd_rsp_din            |        or|   0|  0|  96|          96|          65|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln213_fu_476_p2                |       xor|   0|  0|  18|          18|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 456|         188|         139|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done                        |   9|          2|    1|          2|
    |rxApp2rxSar_upd_req_blk_n      |   9|          2|    1|          2|
    |rxEng2rxSar_upd_req_blk_n      |   9|          2|    1|          2|
    |rxSar2rxApp_upd_rsp_blk_n      |   9|          2|    1|          2|
    |rxSar2rxEng_upd_rsp_blk_n      |   9|          2|    1|          2|
    |rxSar2txEng_rsp_blk_n          |   9|          2|    1|          2|
    |rx_table_appd_V_address0       |  26|          5|   10|         50|
    |rx_table_appd_V_d0             |  14|          3|   18|         54|
    |rx_table_recvd_V_address0      |  14|          3|   10|         30|
    |rx_table_win_shift_V_address0  |  20|          4|   10|         40|
    |txEng2rxSar_req_blk_n          |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 137|         29|   55|        188|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |actualWindowSize_reg_716               |  18|   0|   18|          0|
    |addr_V_reg_566                         |  16|   0|   16|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |in_recvd_gap_reg_641                   |   1|   0|    1|          0|
    |reg_315                                |  32|   0|   32|          0|
    |reg_319                                |  18|   0|   18|          0|
    |reg_323                                |   4|   0|    4|          0|
    |rx_table_gap_load_reg_711              |   1|   0|    1|          0|
    |rx_table_head_V_load_reg_701           |  32|   0|   32|          0|
    |rx_table_offset_V_load_reg_706         |  32|   0|   32|          0|
    |tmp_6_i_reg_604                        |   1|   0|    1|          0|
    |tmp_appd_V_reg_585                     |  18|   0|   18|          0|
    |tmp_appd_V_reg_585_pp0_iter2_reg       |  18|   0|   18|          0|
    |tmp_head_V_reg_631                     |  32|   0|   32|          0|
    |tmp_i_250_reg_571                      |   1|   0|    1|          0|
    |tmp_i_reg_562                          |   1|   0|    1|          0|
    |tmp_init_V_reg_627                     |   1|   0|    1|          0|
    |tmp_offset_V_reg_636                   |  32|   0|   32|          0|
    |tmp_recvd_V_reg_613                    |  32|   0|   32|          0|
    |tmp_reg_594                            |  31|   0|   31|          0|
    |tmp_s_reg_599                          |  14|   0|   14|          0|
    |tmp_sessionID_V_3_reg_608              |  10|   0|   10|          0|
    |tmp_sessionID_V_reg_580                |  10|   0|   10|          0|
    |tmp_sessionID_V_reg_580_pp0_iter2_reg  |  10|   0|   10|          0|
    |tmp_win_shift_V_reg_618                |   4|   0|    4|          0|
    |tmp_write_V_2_reg_623                  |   1|   0|    1|          0|
    |tmp_write_V_reg_590                    |   1|   0|    1|          0|
    |trunc_ln145_reg_575                    |  32|   0|   32|          0|
    |trunc_ln208_6_reg_646                  |  18|   0|   18|          0|
    |addr_V_reg_566                         |  64|  32|   16|          0|
    |tmp_6_i_reg_604                        |  64|  32|    1|          0|
    |tmp_i_250_reg_571                      |  64|  32|    1|          0|
    |tmp_i_reg_562                          |  64|  32|    1|          0|
    |tmp_reg_594                            |  64|  32|   31|          0|
    |tmp_s_reg_599                          |  64|  32|   14|          0|
    |tmp_write_V_2_reg_623                  |  64|  32|    1|          0|
    |tmp_write_V_reg_590                    |  64|  32|    1|          0|
    |trunc_ln145_reg_575                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1004| 288|  526|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|         rx_sar_table|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|         rx_sar_table|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|         rx_sar_table|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|         rx_sar_table|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|         rx_sar_table|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|         rx_sar_table|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|         rx_sar_table|  return value|
|txEng2rxSar_req_dout         |   in|   16|     ap_fifo|      txEng2rxSar_req|       pointer|
|txEng2rxSar_req_empty_n      |   in|    1|     ap_fifo|      txEng2rxSar_req|       pointer|
|txEng2rxSar_req_read         |  out|    1|     ap_fifo|      txEng2rxSar_req|       pointer|
|rxApp2rxSar_upd_req_dout     |   in|   96|     ap_fifo|  rxApp2rxSar_upd_req|       pointer|
|rxApp2rxSar_upd_req_empty_n  |   in|    1|     ap_fifo|  rxApp2rxSar_upd_req|       pointer|
|rxApp2rxSar_upd_req_read     |  out|    1|     ap_fifo|  rxApp2rxSar_upd_req|       pointer|
|rxEng2rxSar_upd_req_dout     |   in|  192|     ap_fifo|  rxEng2rxSar_upd_req|       pointer|
|rxEng2rxSar_upd_req_empty_n  |   in|    1|     ap_fifo|  rxEng2rxSar_upd_req|       pointer|
|rxEng2rxSar_upd_req_read     |  out|    1|     ap_fifo|  rxEng2rxSar_upd_req|       pointer|
|rxSar2rxEng_upd_rsp_din      |  out|  192|     ap_fifo|  rxSar2rxEng_upd_rsp|       pointer|
|rxSar2rxEng_upd_rsp_full_n   |   in|    1|     ap_fifo|  rxSar2rxEng_upd_rsp|       pointer|
|rxSar2rxEng_upd_rsp_write    |  out|    1|     ap_fifo|  rxSar2rxEng_upd_rsp|       pointer|
|rxSar2rxApp_upd_rsp_din      |  out|   96|     ap_fifo|  rxSar2rxApp_upd_rsp|       pointer|
|rxSar2rxApp_upd_rsp_full_n   |   in|    1|     ap_fifo|  rxSar2rxApp_upd_rsp|       pointer|
|rxSar2rxApp_upd_rsp_write    |  out|    1|     ap_fifo|  rxSar2rxApp_upd_rsp|       pointer|
|rxSar2txEng_rsp_din          |  out|   96|     ap_fifo|      rxSar2txEng_rsp|       pointer|
|rxSar2txEng_rsp_full_n       |   in|    1|     ap_fifo|      rxSar2txEng_rsp|       pointer|
|rxSar2txEng_rsp_write        |  out|    1|     ap_fifo|      rxSar2txEng_rsp|       pointer|
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxApp2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxApp2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxApp2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxEng2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxEng2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxEng2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2rxApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2rxApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2rxApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxSar2rxEng_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxSar2rxEng_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxSar2rxEng_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2txEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2txEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2txEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2rxSar_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2rxSar_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2rxSar_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxSar2rxEng_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxEng2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2rxApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxApp2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2txEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2rxSar_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:43]   --->   Operation 31 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln51 = specmemcore void @_ssdm_op_SpecMemCore, i32 %rx_table_recvd_V, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:51]   --->   Operation 32 'specmemcore' 'specmemcore_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln51 = specmemcore void @_ssdm_op_SpecMemCore, i18 %rx_table_appd_V, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:51]   --->   Operation 33 'specmemcore' 'specmemcore_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln51 = specmemcore void @_ssdm_op_SpecMemCore, i4 %rx_table_win_shift_V, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:51]   --->   Operation 34 'specmemcore' 'specmemcore_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln51 = specmemcore void @_ssdm_op_SpecMemCore, i32 %rx_table_head_V, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:51]   --->   Operation 35 'specmemcore' 'specmemcore_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln51 = specmemcore void @_ssdm_op_SpecMemCore, i32 %rx_table_offset_V, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:51]   --->   Operation 36 'specmemcore' 'specmemcore_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln51 = specmemcore void @_ssdm_op_SpecMemCore, i1 %rx_table_gap, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:51]   --->   Operation 37 'specmemcore' 'specmemcore_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txEng2rxSar_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 38 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:59]   --->   Operation 39 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.16ns)   --->   "%addr_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txEng2rxSar_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'read' 'addr_V' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.43>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i_250 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %rxApp2rxSar_upd_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 41 'nbreadreq' 'tmp_i_250' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %tmp_i_250, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:77]   --->   Operation 42 'br' 'br_ln77' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.16ns)   --->   "%rxApp2rxSar_upd_req_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %rxApp2rxSar_upd_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'rxApp2rxSar_upd_req_read' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i96 %rxApp2rxSar_upd_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'trunc' 'trunc_ln145' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_sessionID_V = trunc i96 %rxApp2rxSar_upd_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'trunc' 'tmp_sessionID_V' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_appd_V = partselect i18 @_ssdm_op_PartSelect.i18.i96.i32.i32, i96 %rxApp2rxSar_upd_req_read, i32 32, i32 49" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'partselect' 'tmp_appd_V' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_write_V = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %rxApp2rxSar_upd_req_read, i32 64" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'bitselect' 'tmp_write_V' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %tmp_write_V, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:80]   --->   Operation 48 'br' 'br_ln80' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i96.i32.i32, i96 %rxApp2rxSar_upd_req_read, i32 65, i32 95" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'partselect' 'tmp' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i96.i32.i32, i96 %rxApp2rxSar_upd_req_read, i32 50, i32 63" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'partselect' 'tmp_s' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.43>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i192P0A, i192 %rxEng2rxSar_upd_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 51 'nbreadreq' 'tmp_6_i' <Predicate = (!tmp_i & !tmp_i_250)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %tmp_6_i, void %rx_sar_table.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:90]   --->   Operation 52 'br' 'br_ln90' <Predicate = (!tmp_i & !tmp_i_250)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.16ns)   --->   "%rxEng2rxSar_upd_req_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %rxEng2rxSar_upd_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'rxEng2rxSar_upd_req_read' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_sessionID_V_3 = trunc i192 %rxEng2rxSar_upd_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'trunc' 'tmp_sessionID_V_3' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_recvd_V = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %rxEng2rxSar_upd_req_read, i32 32, i32 63" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'tmp_recvd_V' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_win_shift_V = partselect i4 @_ssdm_op_PartSelect.i4.i192.i32.i32, i192 %rxEng2rxSar_upd_req_read, i32 64, i32 67" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'tmp_win_shift_V' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_write_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i32, i192 %rxEng2rxSar_upd_req_read, i32 72" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'bitselect' 'tmp_write_V_2' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_init_V = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i32, i192 %rxEng2rxSar_upd_req_read, i32 80" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'bitselect' 'tmp_init_V' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_head_V = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %rxEng2rxSar_upd_req_read, i32 96, i32 127" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'partselect' 'tmp_head_V' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_offset_V = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %rxEng2rxSar_upd_req_read, i32 128, i32 159" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'partselect' 'tmp_offset_V' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%in_recvd_gap = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i32, i192 %rxEng2rxSar_upd_req_read, i32 160" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'bitselect' 'in_recvd_gap' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %tmp_write_V_2, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:93]   --->   Operation 62 'br' 'br_ln93' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %tmp_init_V, void %rx_sar_table.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:99]   --->   Operation 63 'br' 'br_ln99' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln208_6 = partselect i18 @_ssdm_op_PartSelect.i18.i192.i32.i32, i192 %rxEng2rxSar_upd_req_read, i32 32, i32 49"   --->   Operation 64 'partselect' 'trunc_ln208_6' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2 & tmp_init_V)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln534_11 = zext i10 %tmp_sessionID_V_3"   --->   Operation 65 'zext' 'zext_ln534_11' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%rx_table_recvd_V_addr_1 = getelementptr i32 %rx_table_recvd_V, i64 0, i64 %zext_ln534_11"   --->   Operation 66 'getelementptr' 'rx_table_recvd_V_addr_1' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%rx_table_head_V_addr = getelementptr i32 %rx_table_head_V, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:96]   --->   Operation 67 'getelementptr' 'rx_table_head_V_addr' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%rx_table_offset_V_addr = getelementptr i32 %rx_table_offset_V, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:97]   --->   Operation 68 'getelementptr' 'rx_table_offset_V_addr' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%rx_table_gap_addr = getelementptr i1 %rx_table_gap, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:98]   --->   Operation 69 'getelementptr' 'rx_table_gap_addr' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%rx_table_appd_V_addr_2 = getelementptr i18 %rx_table_appd_V, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:109]   --->   Operation 70 'getelementptr' 'rx_table_appd_V_addr_2' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%rx_table_win_shift_V_addr_1 = getelementptr i4 %rx_table_win_shift_V, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:109]   --->   Operation 71 'getelementptr' 'rx_table_win_shift_V_addr_1' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (1.20ns)   --->   "%rx_table_recvd_V_load = load i10 %rx_table_recvd_V_addr_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'load' 'rx_table_recvd_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 73 [2/2] (1.20ns)   --->   "%rx_table_appd_V_load_1 = load i10 %rx_table_appd_V_addr_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'load' 'rx_table_appd_V_load_1' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_4 : Operation 74 [2/2] (1.17ns)   --->   "%rx_table_win_shift_V_load = load i10 %rx_table_win_shift_V_addr_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'load' 'rx_table_win_shift_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 1000> <RAM>
ST_4 : Operation 75 [2/2] (1.20ns)   --->   "%rx_table_head_V_load = load i10 %rx_table_head_V_addr" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'load' 'rx_table_head_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 76 [2/2] (1.20ns)   --->   "%rx_table_offset_V_load = load i10 %rx_table_offset_V_addr" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'load' 'rx_table_offset_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 77 [2/2] (1.17ns)   --->   "%rx_table_gap_load = load i10 %rx_table_gap_addr" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'load' 'rx_table_gap_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 1000> <RAM>
ST_4 : Operation 78 [1/1] (1.20ns)   --->   "%store_ln95 = store i32 %tmp_recvd_V, i10 %rx_table_recvd_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:95]   --->   Operation 78 'store' 'store_ln95' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 79 [1/1] (1.20ns)   --->   "%store_ln96 = store i32 %tmp_head_V, i10 %rx_table_head_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:96]   --->   Operation 79 'store' 'store_ln96' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 80 [1/1] (1.20ns)   --->   "%store_ln97 = store i32 %tmp_offset_V, i10 %rx_table_offset_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:97]   --->   Operation 80 'store' 'store_ln97' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 81 [1/1] (1.17ns)   --->   "%store_ln98 = store i1 %in_recvd_gap, i10 %rx_table_gap_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:98]   --->   Operation 81 'store' 'store_ln98' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 1000> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%rx_table_appd_V_addr_3 = getelementptr i18 %rx_table_appd_V, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:101]   --->   Operation 82 'getelementptr' 'rx_table_appd_V_addr_3' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2 & tmp_init_V)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.20ns)   --->   "%store_ln101 = store i18 %trunc_ln208_6, i10 %rx_table_appd_V_addr_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:101]   --->   Operation 83 'store' 'store_ln101' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2 & tmp_init_V)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%rx_table_win_shift_V_addr_2 = getelementptr i4 %rx_table_win_shift_V, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:103]   --->   Operation 84 'getelementptr' 'rx_table_win_shift_V_addr_2' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2 & tmp_init_V)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.17ns)   --->   "%store_ln103 = store i4 %tmp_win_shift_V, i10 %rx_table_win_shift_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:103]   --->   Operation 85 'store' 'store_ln103' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2 & tmp_init_V)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 1000> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln105 = br void %rx_sar_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:105]   --->   Operation 86 'br' 'br_ln105' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2 & tmp_init_V)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln534_10 = zext i10 %tmp_sessionID_V"   --->   Operation 87 'zext' 'zext_ln534_10' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%rx_table_appd_V_addr_1 = getelementptr i18 %rx_table_appd_V, i64 0, i64 %zext_ln534_10" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:82]   --->   Operation 88 'getelementptr' 'rx_table_appd_V_addr_1' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (1.20ns)   --->   "%rx_table_appd_V_load = load i10 %rx_table_appd_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:86]   --->   Operation 89 'load' 'rx_table_appd_V_load' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_4 : Operation 90 [1/1] (1.20ns)   --->   "%store_ln82 = store i18 %tmp_appd_V, i10 %rx_table_appd_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:82]   --->   Operation 90 'store' 'store_ln82' <Predicate = (!tmp_i & tmp_i_250 & tmp_write_V)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln83 = br void %rx_sar_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:83]   --->   Operation 91 'br' 'br_ln83' <Predicate = (!tmp_i & tmp_i_250 & tmp_write_V)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i16 %addr_V"   --->   Operation 92 'zext' 'zext_ln534' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%rx_table_recvd_V_addr = getelementptr i32 %rx_table_recvd_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 93 'getelementptr' 'rx_table_recvd_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%rx_table_appd_V_addr = getelementptr i18 %rx_table_appd_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 94 'getelementptr' 'rx_table_appd_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%rx_table_win_shift_V_addr = getelementptr i4 %rx_table_win_shift_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 95 'getelementptr' 'rx_table_win_shift_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (1.20ns)   --->   "%entry_recvd_V = load i10 %rx_table_recvd_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 96 'load' 'entry_recvd_V' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 97 [2/2] (1.20ns)   --->   "%entry_appd_V = load i10 %rx_table_appd_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 97 'load' 'entry_appd_V' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_4 : Operation 98 [2/2] (1.17ns)   --->   "%entry_win_shift_V = load i10 %rx_table_win_shift_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 98 'load' 'entry_win_shift_V' <Predicate = (tmp_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 1.99>
ST_5 : Operation 99 [1/2] (1.20ns)   --->   "%rx_table_recvd_V_load = load i10 %rx_table_recvd_V_addr_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'load' 'rx_table_recvd_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 100 [1/2] (1.20ns)   --->   "%rx_table_appd_V_load_1 = load i10 %rx_table_appd_V_addr_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'load' 'rx_table_appd_V_load_1' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_5 : Operation 101 [1/2] (1.17ns)   --->   "%rx_table_win_shift_V_load = load i10 %rx_table_win_shift_V_addr_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'load' 'rx_table_win_shift_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 1000> <RAM>
ST_5 : Operation 102 [1/2] (1.20ns)   --->   "%rx_table_head_V_load = load i10 %rx_table_head_V_addr" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'load' 'rx_table_head_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 103 [1/2] (1.20ns)   --->   "%rx_table_offset_V_load = load i10 %rx_table_offset_V_addr" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'load' 'rx_table_offset_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 104 [1/2] (1.17ns)   --->   "%rx_table_gap_load = load i10 %rx_table_gap_addr" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'load' 'rx_table_gap_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 1000> <RAM>
ST_5 : Operation 105 [1/2] (1.20ns)   --->   "%rx_table_appd_V_load = load i10 %rx_table_appd_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:86]   --->   Operation 105 'load' 'rx_table_appd_V_load' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_5 : Operation 106 [1/2] (1.20ns)   --->   "%entry_recvd_V = load i10 %rx_table_recvd_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 106 'load' 'entry_recvd_V' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 107 [1/2] (1.20ns)   --->   "%entry_appd_V = load i10 %rx_table_appd_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 107 'load' 'entry_appd_V' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_5 : Operation 108 [1/2] (1.17ns)   --->   "%entry_win_shift_V = load i10 %rx_table_win_shift_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 108 'load' 'entry_win_shift_V' <Predicate = (tmp_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 1000> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node actualWindowSize)   --->   "%trunc_ln208 = trunc i32 %entry_recvd_V"   --->   Operation 109 'trunc' 'trunc_ln208' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node actualWindowSize)   --->   "%xor_ln213 = xor i18 %trunc_ln208, i18 262143"   --->   Operation 110 'xor' 'xor_ln213' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.79ns) (out node of the LUT)   --->   "%actualWindowSize = add i18 %entry_appd_V, i18 %xor_ln213"   --->   Operation 111 'add' 'actualWindowSize' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_67_i = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i1.i32.i32.i28.i4.i14.i18.i32, i1 %rx_table_gap_load, i32 %rx_table_offset_V_load, i32 %rx_table_head_V_load, i28 0, i4 %rx_table_win_shift_V_load, i14 0, i18 %rx_table_appd_V_load_1, i32 %rx_table_recvd_V_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'bitconcatenate' 'tmp_67_i' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln174_17 = zext i161 %tmp_67_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'zext' 'zext_ln174_17' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %rxSar2rxEng_upd_rsp, i192 %zext_ln174_17" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'write' 'write_ln174' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rx_sar_table.exit"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i31.i1.i14.i18.i32, i31 %tmp, i1 0, i14 %tmp_s, i18 %rx_table_appd_V_load, i32 %trunc_ln145" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'bitconcatenate' 'or_ln' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln174 = or i96 %or_ln, i96 18446744073709551616" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'or' 'or_ln174' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %rxSar2rxApp_upd_rsp, i96 %or_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rx_sar_table.exit"   --->   Operation 119 'br' 'br_ln0' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i18 %actualWindowSize"   --->   Operation 120 'zext' 'zext_ln546' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln799 = zext i4 %entry_win_shift_V"   --->   Operation 121 'zext' 'zext_ln799' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.86ns)   --->   "%lshr_ln799 = lshr i31 %zext_ln546, i31 %zext_ln799"   --->   Operation 122 'lshr' 'lshr_ln799' <Predicate = (tmp_i)> <Delay = 0.86> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%reply_windowSize_V = trunc i31 %lshr_ln799"   --->   Operation 123 'trunc' 'reply_windowSize_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_66_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i12.i4.i32, i16 %reply_windowSize_V, i12 0, i4 %entry_win_shift_V, i32 %entry_recvd_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'bitconcatenate' 'tmp_66_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i64 %tmp_66_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'zext' 'zext_ln174' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %rxSar2txEng_rsp, i96 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln75 = br void %rx_sar_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:75]   --->   Operation 127 'br' 'br_ln75' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ txEng2rxSar_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_table_recvd_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ rx_table_appd_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ rx_table_win_shift_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ rxSar2txEng_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxApp2rxSar_upd_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxSar2rxApp_upd_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng2rxSar_upd_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_table_head_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ rx_table_offset_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ rx_table_gap]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ rxSar2rxEng_upd_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specinterface_ln0           (specinterface ) [ 0000000]
specpipeline_ln43           (specpipeline  ) [ 0000000]
specmemcore_ln51            (specmemcore   ) [ 0000000]
specmemcore_ln51            (specmemcore   ) [ 0000000]
specmemcore_ln51            (specmemcore   ) [ 0000000]
specmemcore_ln51            (specmemcore   ) [ 0000000]
specmemcore_ln51            (specmemcore   ) [ 0000000]
specmemcore_ln51            (specmemcore   ) [ 0000000]
tmp_i                       (nbreadreq     ) [ 0111111]
br_ln59                     (br            ) [ 0000000]
addr_V                      (read          ) [ 0111100]
tmp_i_250                   (nbreadreq     ) [ 0111111]
br_ln77                     (br            ) [ 0000000]
rxApp2rxSar_upd_req_read    (read          ) [ 0000000]
trunc_ln145                 (trunc         ) [ 0101111]
tmp_sessionID_V             (trunc         ) [ 0101100]
tmp_appd_V                  (partselect    ) [ 0101100]
tmp_write_V                 (bitselect     ) [ 0111111]
br_ln80                     (br            ) [ 0000000]
tmp                         (partselect    ) [ 0101111]
tmp_s                       (partselect    ) [ 0101111]
tmp_6_i                     (nbreadreq     ) [ 0101111]
br_ln90                     (br            ) [ 0000000]
rxEng2rxSar_upd_req_read    (read          ) [ 0000000]
tmp_sessionID_V_3           (trunc         ) [ 0100100]
tmp_recvd_V                 (partselect    ) [ 0100100]
tmp_win_shift_V             (partselect    ) [ 0100100]
tmp_write_V_2               (bitselect     ) [ 0101111]
tmp_init_V                  (bitselect     ) [ 0101100]
tmp_head_V                  (partselect    ) [ 0100100]
tmp_offset_V                (partselect    ) [ 0100100]
in_recvd_gap                (bitselect     ) [ 0100100]
br_ln93                     (br            ) [ 0000000]
br_ln99                     (br            ) [ 0000000]
trunc_ln208_6               (partselect    ) [ 0100100]
zext_ln534_11               (zext          ) [ 0000000]
rx_table_recvd_V_addr_1     (getelementptr ) [ 0100010]
rx_table_head_V_addr        (getelementptr ) [ 0100010]
rx_table_offset_V_addr      (getelementptr ) [ 0100010]
rx_table_gap_addr           (getelementptr ) [ 0100010]
rx_table_appd_V_addr_2      (getelementptr ) [ 0100010]
rx_table_win_shift_V_addr_1 (getelementptr ) [ 0100010]
store_ln95                  (store         ) [ 0000000]
store_ln96                  (store         ) [ 0000000]
store_ln97                  (store         ) [ 0000000]
store_ln98                  (store         ) [ 0000000]
rx_table_appd_V_addr_3      (getelementptr ) [ 0000000]
store_ln101                 (store         ) [ 0000000]
rx_table_win_shift_V_addr_2 (getelementptr ) [ 0000000]
store_ln103                 (store         ) [ 0000000]
br_ln105                    (br            ) [ 0000000]
zext_ln534_10               (zext          ) [ 0000000]
rx_table_appd_V_addr_1      (getelementptr ) [ 0100010]
store_ln82                  (store         ) [ 0000000]
br_ln83                     (br            ) [ 0000000]
zext_ln534                  (zext          ) [ 0000000]
rx_table_recvd_V_addr       (getelementptr ) [ 0100010]
rx_table_appd_V_addr        (getelementptr ) [ 0100010]
rx_table_win_shift_V_addr   (getelementptr ) [ 0100010]
rx_table_recvd_V_load       (load          ) [ 0100001]
rx_table_appd_V_load_1      (load          ) [ 0100001]
rx_table_win_shift_V_load   (load          ) [ 0100001]
rx_table_head_V_load        (load          ) [ 0100001]
rx_table_offset_V_load      (load          ) [ 0100001]
rx_table_gap_load           (load          ) [ 0100001]
rx_table_appd_V_load        (load          ) [ 0100001]
entry_recvd_V               (load          ) [ 0100001]
entry_appd_V                (load          ) [ 0000000]
entry_win_shift_V           (load          ) [ 0100001]
trunc_ln208                 (trunc         ) [ 0000000]
xor_ln213                   (xor           ) [ 0000000]
actualWindowSize            (add           ) [ 0100001]
tmp_67_i                    (bitconcatenate) [ 0000000]
zext_ln174_17               (zext          ) [ 0000000]
write_ln174                 (write         ) [ 0000000]
br_ln0                      (br            ) [ 0000000]
or_ln                       (bitconcatenate) [ 0000000]
or_ln174                    (or            ) [ 0000000]
write_ln174                 (write         ) [ 0000000]
br_ln0                      (br            ) [ 0000000]
zext_ln546                  (zext          ) [ 0000000]
zext_ln799                  (zext          ) [ 0000000]
lshr_ln799                  (lshr          ) [ 0000000]
reply_windowSize_V          (trunc         ) [ 0000000]
tmp_66_i                    (bitconcatenate) [ 0000000]
zext_ln174                  (zext          ) [ 0000000]
write_ln174                 (write         ) [ 0000000]
br_ln75                     (br            ) [ 0000000]
ret_ln0                     (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="txEng2rxSar_req">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng2rxSar_req"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rx_table_recvd_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_table_recvd_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rx_table_appd_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_table_appd_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_table_win_shift_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_table_win_shift_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rxSar2txEng_rsp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxSar2txEng_rsp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rxApp2rxSar_upd_req">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxApp2rxSar_upd_req"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rxSar2rxApp_upd_rsp">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxSar2rxApp_upd_rsp"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rxEng2rxSar_upd_req">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng2rxSar_upd_req"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_table_head_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_table_head_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rx_table_offset_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_table_offset_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rx_table_gap">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_table_gap"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rxSar2rxEng_upd_rsp">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxSar2rxEng_upd_rsp"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i96.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i192P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i192P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i192.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i161.i1.i32.i32.i28.i4.i14.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i31.i1.i14.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i12.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_i_nbreadreq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="addr_V_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_i_250_nbreadreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="96" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_250/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="rxApp2rxSar_upd_req_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="96" slack="0"/>
<pin id="150" dir="0" index="1" bw="96" slack="0"/>
<pin id="151" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxApp2rxSar_upd_req_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_6_i_nbreadreq_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="192" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_6_i/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="rxEng2rxSar_upd_req_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="192" slack="0"/>
<pin id="164" dir="0" index="1" bw="192" slack="0"/>
<pin id="165" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng2rxSar_upd_req_read/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln174_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="192" slack="0"/>
<pin id="171" dir="0" index="2" bw="161" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln174_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="96" slack="0"/>
<pin id="178" dir="0" index="2" bw="96" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln174_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="96" slack="0"/>
<pin id="185" dir="0" index="2" bw="64" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="rx_table_recvd_V_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="10" slack="0"/>
<pin id="193" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rx_table_recvd_V_addr_1/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="rx_table_head_V_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rx_table_head_V_addr/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="rx_table_offset_V_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="10" slack="0"/>
<pin id="207" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rx_table_offset_V_addr/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="rx_table_gap_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="10" slack="0"/>
<pin id="214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rx_table_gap_addr/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="rx_table_appd_V_addr_2_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="18" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="10" slack="0"/>
<pin id="221" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rx_table_appd_V_addr_2/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="rx_table_win_shift_V_addr_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="10" slack="0"/>
<pin id="228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rx_table_win_shift_V_addr_1/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="rx_table_recvd_V_load/4 store_ln95/4 entry_recvd_V/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="18" slack="1"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="rx_table_appd_V_load_1/4 store_ln101/4 rx_table_appd_V_load/4 store_ln82/4 entry_appd_V/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="1"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="rx_table_win_shift_V_load/4 store_ln103/4 entry_win_shift_V/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="rx_table_head_V_load/4 store_ln96/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="rx_table_offset_V_load/4 store_ln97/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="1"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="rx_table_gap_load/4 store_ln98/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="rx_table_appd_V_addr_3_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="18" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="10" slack="0"/>
<pin id="271" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rx_table_appd_V_addr_3/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="rx_table_win_shift_V_addr_2_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="10" slack="0"/>
<pin id="279" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rx_table_win_shift_V_addr_2/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="rx_table_appd_V_addr_1_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="18" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="10" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rx_table_appd_V_addr_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="rx_table_recvd_V_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="16" slack="0"/>
<pin id="295" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rx_table_recvd_V_addr/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="rx_table_appd_V_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="18" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="16" slack="0"/>
<pin id="302" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rx_table_appd_V_addr/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="rx_table_win_shift_V_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="16" slack="0"/>
<pin id="309" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rx_table_win_shift_V_addr/4 "/>
</bind>
</comp>

<comp id="315" class="1005" name="reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_recvd_V_load entry_recvd_V "/>
</bind>
</comp>

<comp id="319" class="1005" name="reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="18" slack="1"/>
<pin id="321" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_appd_V_load_1 rx_table_appd_V_load "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="1"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_win_shift_V_load entry_win_shift_V "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln145_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="96" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_sessionID_V_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="96" slack="0"/>
<pin id="333" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_sessionID_V/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_appd_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="18" slack="0"/>
<pin id="337" dir="0" index="1" bw="96" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="1" index="4" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_appd_V/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_write_V_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="96" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_write_V/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="31" slack="0"/>
<pin id="355" dir="0" index="1" bw="96" slack="0"/>
<pin id="356" dir="0" index="2" bw="8" slack="0"/>
<pin id="357" dir="0" index="3" bw="8" slack="0"/>
<pin id="358" dir="1" index="4" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="14" slack="0"/>
<pin id="365" dir="0" index="1" bw="96" slack="0"/>
<pin id="366" dir="0" index="2" bw="7" slack="0"/>
<pin id="367" dir="0" index="3" bw="7" slack="0"/>
<pin id="368" dir="1" index="4" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_sessionID_V_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="192" slack="0"/>
<pin id="375" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_sessionID_V_3/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_recvd_V_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="192" slack="0"/>
<pin id="380" dir="0" index="2" bw="7" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_recvd_V/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_win_shift_V_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="192" slack="0"/>
<pin id="390" dir="0" index="2" bw="8" slack="0"/>
<pin id="391" dir="0" index="3" bw="8" slack="0"/>
<pin id="392" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_win_shift_V/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_write_V_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="192" slack="0"/>
<pin id="400" dir="0" index="2" bw="8" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_write_V_2/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_init_V_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="192" slack="0"/>
<pin id="408" dir="0" index="2" bw="8" slack="0"/>
<pin id="409" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_init_V/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_head_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="192" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="0"/>
<pin id="417" dir="0" index="3" bw="8" slack="0"/>
<pin id="418" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_head_V/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_offset_V_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="192" slack="0"/>
<pin id="426" dir="0" index="2" bw="9" slack="0"/>
<pin id="427" dir="0" index="3" bw="9" slack="0"/>
<pin id="428" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_offset_V/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="in_recvd_gap_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="192" slack="0"/>
<pin id="436" dir="0" index="2" bw="9" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="in_recvd_gap/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln208_6_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="18" slack="0"/>
<pin id="443" dir="0" index="1" bw="192" slack="0"/>
<pin id="444" dir="0" index="2" bw="7" slack="0"/>
<pin id="445" dir="0" index="3" bw="7" slack="0"/>
<pin id="446" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln208_6/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln534_11_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_11/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln534_10_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="2"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_10/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln534_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="3"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln208_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln208/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="xor_ln213_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="18" slack="0"/>
<pin id="478" dir="0" index="1" bw="18" slack="0"/>
<pin id="479" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln213/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="actualWindowSize_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="18" slack="0"/>
<pin id="484" dir="0" index="1" bw="18" slack="0"/>
<pin id="485" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="actualWindowSize/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_67_i_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="161" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="1"/>
<pin id="491" dir="0" index="2" bw="32" slack="1"/>
<pin id="492" dir="0" index="3" bw="32" slack="1"/>
<pin id="493" dir="0" index="4" bw="1" slack="0"/>
<pin id="494" dir="0" index="5" bw="4" slack="1"/>
<pin id="495" dir="0" index="6" bw="1" slack="0"/>
<pin id="496" dir="0" index="7" bw="18" slack="1"/>
<pin id="497" dir="0" index="8" bw="32" slack="1"/>
<pin id="498" dir="1" index="9" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67_i/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln174_17_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="161" slack="0"/>
<pin id="507" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_17/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="96" slack="0"/>
<pin id="512" dir="0" index="1" bw="31" slack="4"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="0" index="3" bw="14" slack="4"/>
<pin id="515" dir="0" index="4" bw="18" slack="1"/>
<pin id="516" dir="0" index="5" bw="32" slack="4"/>
<pin id="517" dir="1" index="6" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="or_ln174_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="96" slack="0"/>
<pin id="523" dir="0" index="1" bw="96" slack="0"/>
<pin id="524" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln546_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="18" slack="1"/>
<pin id="530" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln546/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln799_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="1"/>
<pin id="533" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln799/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="lshr_ln799_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="18" slack="0"/>
<pin id="537" dir="0" index="1" bw="4" slack="0"/>
<pin id="538" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln799/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="reply_windowSize_V_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="31" slack="0"/>
<pin id="543" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="reply_windowSize_V/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_66_i_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="0"/>
<pin id="547" dir="0" index="1" bw="16" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="0" index="3" bw="4" slack="1"/>
<pin id="550" dir="0" index="4" bw="32" slack="1"/>
<pin id="551" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66_i/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln174_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="0"/>
<pin id="559" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/6 "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_i_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="566" class="1005" name="addr_V_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="3"/>
<pin id="568" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="addr_V "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_i_250_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_250 "/>
</bind>
</comp>

<comp id="575" class="1005" name="trunc_ln145_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="4"/>
<pin id="577" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_sessionID_V_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="2"/>
<pin id="582" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_sessionID_V "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_appd_V_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="18" slack="2"/>
<pin id="587" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_appd_V "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_write_V_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="2"/>
<pin id="592" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_write_V "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="31" slack="4"/>
<pin id="596" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_s_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="4"/>
<pin id="601" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_6_i_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_sessionID_V_3_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="1"/>
<pin id="610" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_sessionID_V_3 "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_recvd_V_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_recvd_V "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_win_shift_V_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="1"/>
<pin id="620" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_win_shift_V "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_write_V_2_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_write_V_2 "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_init_V_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_init_V "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_head_V_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_head_V "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_offset_V_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_offset_V "/>
</bind>
</comp>

<comp id="641" class="1005" name="in_recvd_gap_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_recvd_gap "/>
</bind>
</comp>

<comp id="646" class="1005" name="trunc_ln208_6_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="18" slack="1"/>
<pin id="648" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln208_6 "/>
</bind>
</comp>

<comp id="651" class="1005" name="rx_table_recvd_V_addr_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="10" slack="1"/>
<pin id="653" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_recvd_V_addr_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="rx_table_head_V_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="1"/>
<pin id="658" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_head_V_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="rx_table_offset_V_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="1"/>
<pin id="663" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_offset_V_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="rx_table_gap_addr_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="1"/>
<pin id="668" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_gap_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="rx_table_appd_V_addr_2_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="10" slack="1"/>
<pin id="673" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_appd_V_addr_2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="rx_table_win_shift_V_addr_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="1"/>
<pin id="678" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_win_shift_V_addr_1 "/>
</bind>
</comp>

<comp id="681" class="1005" name="rx_table_appd_V_addr_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="1"/>
<pin id="683" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_appd_V_addr_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="rx_table_recvd_V_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="1"/>
<pin id="688" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_recvd_V_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="rx_table_appd_V_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="1"/>
<pin id="693" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_appd_V_addr "/>
</bind>
</comp>

<comp id="696" class="1005" name="rx_table_win_shift_V_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="1"/>
<pin id="698" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_win_shift_V_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="rx_table_head_V_load_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_head_V_load "/>
</bind>
</comp>

<comp id="706" class="1005" name="rx_table_offset_V_load_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_offset_V_load "/>
</bind>
</comp>

<comp id="711" class="1005" name="rx_table_gap_load_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rx_table_gap_load "/>
</bind>
</comp>

<comp id="716" class="1005" name="actualWindowSize_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="18" slack="1"/>
<pin id="718" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="actualWindowSize "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="74" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="76" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="112" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="120" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="120" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="102" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="102" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="102" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="102" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="102" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="102" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="189" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="217" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="224" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="196" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="203" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="210" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="4" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="102" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="280"><net_src comp="6" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="102" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="102" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="283" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="296"><net_src comp="2" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="102" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="4" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="102" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="6" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="102" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="291" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="313"><net_src comp="298" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="314"><net_src comp="305" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="318"><net_src comp="231" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="237" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="243" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="148" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="148" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="148" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="148" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="359"><net_src comp="62" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="148" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="66" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="148" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="70" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="72" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="376"><net_src comp="162" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="78" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="162" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="72" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="393"><net_src comp="80" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="162" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="60" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="402"><net_src comp="84" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="162" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="86" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="84" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="162" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="88" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="419"><net_src comp="78" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="162" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="90" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="92" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="429"><net_src comp="78" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="162" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="94" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="96" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="438"><net_src comp="84" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="162" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="98" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="447"><net_src comp="100" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="162" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="54" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="56" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="454"><net_src comp="451" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="458"><net_src comp="451" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="465"><net_src comp="462" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="475"><net_src comp="231" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="104" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="237" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="476" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="499"><net_src comp="106" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="500"><net_src comp="108" pin="0"/><net_sink comp="488" pin=4"/></net>

<net id="501"><net_src comp="323" pin="1"/><net_sink comp="488" pin=5"/></net>

<net id="502"><net_src comp="110" pin="0"/><net_sink comp="488" pin=6"/></net>

<net id="503"><net_src comp="319" pin="1"/><net_sink comp="488" pin=7"/></net>

<net id="504"><net_src comp="315" pin="1"/><net_sink comp="488" pin=8"/></net>

<net id="508"><net_src comp="488" pin="9"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="518"><net_src comp="114" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="116" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="520"><net_src comp="319" pin="1"/><net_sink comp="510" pin=4"/></net>

<net id="525"><net_src comp="510" pin="6"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="118" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="521" pin="2"/><net_sink comp="175" pin=2"/></net>

<net id="534"><net_src comp="323" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="528" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="552"><net_src comp="122" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="541" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="124" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="555"><net_src comp="323" pin="1"/><net_sink comp="545" pin=3"/></net>

<net id="556"><net_src comp="315" pin="1"/><net_sink comp="545" pin=4"/></net>

<net id="560"><net_src comp="545" pin="5"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="565"><net_src comp="126" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="134" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="574"><net_src comp="140" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="327" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="510" pin=5"/></net>

<net id="583"><net_src comp="331" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="588"><net_src comp="335" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="593"><net_src comp="345" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="353" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="602"><net_src comp="363" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="510" pin=3"/></net>

<net id="607"><net_src comp="154" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="373" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="616"><net_src comp="377" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="621"><net_src comp="387" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="626"><net_src comp="397" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="405" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="413" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="639"><net_src comp="423" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="644"><net_src comp="433" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="649"><net_src comp="441" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="654"><net_src comp="189" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="659"><net_src comp="196" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="664"><net_src comp="203" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="669"><net_src comp="210" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="674"><net_src comp="217" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="679"><net_src comp="224" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="684"><net_src comp="283" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="689"><net_src comp="291" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="694"><net_src comp="298" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="699"><net_src comp="305" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="704"><net_src comp="249" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="488" pin=3"/></net>

<net id="709"><net_src comp="255" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="714"><net_src comp="261" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="719"><net_src comp="482" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="528" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: txEng2rxSar_req | {}
	Port: rx_table_recvd_V | {4 }
	Port: rx_table_appd_V | {4 }
	Port: rx_table_win_shift_V | {4 }
	Port: rxSar2txEng_rsp | {6 }
	Port: rxApp2rxSar_upd_req | {}
	Port: rxSar2rxApp_upd_rsp | {6 }
	Port: rxEng2rxSar_upd_req | {}
	Port: rx_table_head_V | {4 }
	Port: rx_table_offset_V | {4 }
	Port: rx_table_gap | {4 }
	Port: rxSar2rxEng_upd_rsp | {6 }
 - Input state : 
	Port: rx_sar_table : txEng2rxSar_req | {1 }
	Port: rx_sar_table : rx_table_recvd_V | {4 5 }
	Port: rx_sar_table : rx_table_appd_V | {4 5 }
	Port: rx_sar_table : rx_table_win_shift_V | {4 5 }
	Port: rx_sar_table : rxSar2txEng_rsp | {}
	Port: rx_sar_table : rxApp2rxSar_upd_req | {2 }
	Port: rx_sar_table : rxSar2rxApp_upd_rsp | {}
	Port: rx_sar_table : rxEng2rxSar_upd_req | {3 }
	Port: rx_sar_table : rx_table_head_V | {4 5 }
	Port: rx_sar_table : rx_table_offset_V | {4 5 }
	Port: rx_sar_table : rx_table_gap | {4 5 }
	Port: rx_sar_table : rxSar2rxEng_upd_rsp | {}
  - Chain level:
	State 1
	State 2
		br_ln80 : 1
	State 3
		br_ln93 : 1
		br_ln99 : 1
	State 4
		rx_table_recvd_V_addr_1 : 1
		rx_table_head_V_addr : 1
		rx_table_offset_V_addr : 1
		rx_table_gap_addr : 1
		rx_table_appd_V_addr_2 : 1
		rx_table_win_shift_V_addr_1 : 1
		rx_table_recvd_V_load : 2
		rx_table_appd_V_load_1 : 2
		rx_table_win_shift_V_load : 2
		rx_table_head_V_load : 2
		rx_table_offset_V_load : 2
		rx_table_gap_load : 2
		store_ln95 : 2
		store_ln96 : 2
		store_ln97 : 2
		store_ln98 : 2
		rx_table_appd_V_addr_3 : 1
		store_ln101 : 2
		rx_table_win_shift_V_addr_2 : 1
		store_ln103 : 2
		rx_table_appd_V_addr_1 : 1
		rx_table_appd_V_load : 2
		store_ln82 : 2
		rx_table_recvd_V_addr : 1
		rx_table_appd_V_addr : 1
		rx_table_win_shift_V_addr : 1
		entry_recvd_V : 2
		entry_appd_V : 2
		entry_win_shift_V : 2
	State 5
		trunc_ln208 : 1
		xor_ln213 : 2
		actualWindowSize : 2
	State 6
		zext_ln174_17 : 1
		write_ln174 : 2
		or_ln174 : 1
		write_ln174 : 1
		lshr_ln799 : 1
		reply_windowSize_V : 2
		tmp_66_i : 3
		zext_ln174 : 4
		write_ln174 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|   lshr   |           lshr_ln799_fu_535          |    0    |    41   |
|----------|--------------------------------------|---------|---------|
|    add   |        actualWindowSize_fu_482       |    0    |    25   |
|----------|--------------------------------------|---------|---------|
|    xor   |           xor_ln213_fu_476           |    0    |    18   |
|----------|--------------------------------------|---------|---------|
|          |        tmp_i_nbreadreq_fu_126        |    0    |    0    |
| nbreadreq|      tmp_i_250_nbreadreq_fu_140      |    0    |    0    |
|          |       tmp_6_i_nbreadreq_fu_154       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |          addr_V_read_fu_134          |    0    |    0    |
|   read   | rxApp2rxSar_upd_req_read_read_fu_148 |    0    |    0    |
|          | rxEng2rxSar_upd_req_read_read_fu_162 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |       write_ln174_write_fu_168       |    0    |    0    |
|   write  |       write_ln174_write_fu_175       |    0    |    0    |
|          |       write_ln174_write_fu_182       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |          trunc_ln145_fu_327          |    0    |    0    |
|          |        tmp_sessionID_V_fu_331        |    0    |    0    |
|   trunc  |       tmp_sessionID_V_3_fu_373       |    0    |    0    |
|          |          trunc_ln208_fu_472          |    0    |    0    |
|          |       reply_windowSize_V_fu_541      |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |           tmp_appd_V_fu_335          |    0    |    0    |
|          |              tmp_fu_353              |    0    |    0    |
|          |             tmp_s_fu_363             |    0    |    0    |
|partselect|          tmp_recvd_V_fu_377          |    0    |    0    |
|          |        tmp_win_shift_V_fu_387        |    0    |    0    |
|          |           tmp_head_V_fu_413          |    0    |    0    |
|          |          tmp_offset_V_fu_423         |    0    |    0    |
|          |         trunc_ln208_6_fu_441         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |          tmp_write_V_fu_345          |    0    |    0    |
| bitselect|         tmp_write_V_2_fu_397         |    0    |    0    |
|          |           tmp_init_V_fu_405          |    0    |    0    |
|          |          in_recvd_gap_fu_433         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |         zext_ln534_11_fu_451         |    0    |    0    |
|          |         zext_ln534_10_fu_462         |    0    |    0    |
|          |           zext_ln534_fu_466          |    0    |    0    |
|   zext   |         zext_ln174_17_fu_505         |    0    |    0    |
|          |           zext_ln546_fu_528          |    0    |    0    |
|          |           zext_ln799_fu_531          |    0    |    0    |
|          |           zext_ln174_fu_557          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |            tmp_67_i_fu_488           |    0    |    0    |
|bitconcatenate|             or_ln_fu_510             |    0    |    0    |
|          |            tmp_66_i_fu_545           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|    or    |            or_ln174_fu_521           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    84   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|      actualWindowSize_reg_716     |   18   |
|           addr_V_reg_566          |   16   |
|        in_recvd_gap_reg_641       |    1   |
|              reg_315              |   32   |
|              reg_319              |   18   |
|              reg_323              |    4   |
|   rx_table_appd_V_addr_1_reg_681  |   10   |
|   rx_table_appd_V_addr_2_reg_671  |   10   |
|    rx_table_appd_V_addr_reg_691   |   10   |
|     rx_table_gap_addr_reg_666     |   10   |
|     rx_table_gap_load_reg_711     |    1   |
|    rx_table_head_V_addr_reg_656   |   10   |
|    rx_table_head_V_load_reg_701   |   32   |
|   rx_table_offset_V_addr_reg_661  |   10   |
|   rx_table_offset_V_load_reg_706  |   32   |
|  rx_table_recvd_V_addr_1_reg_651  |   10   |
|   rx_table_recvd_V_addr_reg_686   |   10   |
|rx_table_win_shift_V_addr_1_reg_676|   10   |
| rx_table_win_shift_V_addr_reg_696 |   10   |
|          tmp_6_i_reg_604          |    1   |
|         tmp_appd_V_reg_585        |   18   |
|         tmp_head_V_reg_631        |   32   |
|         tmp_i_250_reg_571         |    1   |
|           tmp_i_reg_562           |    1   |
|         tmp_init_V_reg_627        |    1   |
|        tmp_offset_V_reg_636       |   32   |
|        tmp_recvd_V_reg_613        |   32   |
|            tmp_reg_594            |   31   |
|           tmp_s_reg_599           |   14   |
|     tmp_sessionID_V_3_reg_608     |   10   |
|      tmp_sessionID_V_reg_580      |   10   |
|      tmp_win_shift_V_reg_618      |    4   |
|       tmp_write_V_2_reg_623       |    1   |
|        tmp_write_V_reg_590        |    1   |
|        trunc_ln145_reg_575        |   32   |
|       trunc_ln208_6_reg_646       |   18   |
+-----------------------------------+--------+
|               Total               |   493  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_231 |  p0  |   4  |  10  |   40   ||    20   |
| grp_access_fu_237 |  p0  |   7  |  10  |   70   ||    37   |
| grp_access_fu_237 |  p1  |   2  |  18  |   36   ||    9    |
| grp_access_fu_243 |  p0  |   5  |  10  |   50   ||    26   |
| grp_access_fu_249 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_255 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_261 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  || 3.03757 ||   119   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   119  |
|  Register |    -   |   493  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   493  |   203  |
+-----------+--------+--------+--------+
