{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767425709064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767425709069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 15:35:08 2026 " "Processing started: Sat Jan 03 15:35:08 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767425709069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767425709069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coin_catcher_game -c coin_catcher_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off coin_catcher_game -c coin_catcher_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767425709069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767425709400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767425709400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "coin_catcher_game.v 1 1 " "Using design file coin_catcher_game.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 coin_catcher_game " "Found entity 1: coin_catcher_game" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425715729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767425715729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coin_catcher_game " "Elaborating entity \"coin_catcher_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767425715729 ""}
{ "Warning" "WSGN_SEARCH_FILE" "freq_div.v 1 1 " "Using design file freq_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "D:/Verilog_Project/coin_catcher_game/freq_div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425715740 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767425715740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:Clocks " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:Clocks\"" {  } { { "coin_catcher_game.v" "Clocks" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767425715740 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/Verilog_Project/coin_catcher_game/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425715750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767425715750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:BtnL " "Elaborating entity \"debounce\" for hierarchy \"debounce:BtnL\"" {  } { { "coin_catcher_game.v" "BtnL" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767425715751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "score Score game_core.v(17) " "Verilog HDL Declaration information at game_core.v(17): object \"score\" differs only in case from object \"Score\" in the same scope" {  } { { "game_core.v" "" { Text "D:/Verilog_Project/coin_catcher_game/game_core.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767425715759 ""}
{ "Warning" "WSGN_SEARCH_FILE" "game_core.v 1 1 " "Using design file game_core.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 game_core " "Found entity 1: game_core" {  } { { "game_core.v" "" { Text "D:/Verilog_Project/coin_catcher_game/game_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425715759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767425715759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_core game_core:Game " "Elaborating entity \"game_core\" for hierarchy \"game_core:Game\"" {  } { { "coin_catcher_game.v" "Game" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767425715760 ""}
{ "Warning" "WSGN_SEARCH_FILE" "player_ctrl.v 1 1 " "Using design file player_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 player_ctrl " "Found entity 1: player_ctrl" {  } { { "player_ctrl.v" "" { Text "D:/Verilog_Project/coin_catcher_game/player_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425715768 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767425715768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_ctrl game_core:Game\|player_ctrl:Player " "Elaborating entity \"player_ctrl\" for hierarchy \"game_core:Game\|player_ctrl:Player\"" {  } { { "game_core.v" "Player" { Text "D:/Verilog_Project/coin_catcher_game/game_core.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767425715768 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player_ctrl.v(14) " "Verilog HDL Case Statement information at player_ctrl.v(14): all case item expressions in this case statement are onehot" {  } { { "player_ctrl.v" "" { Text "D:/Verilog_Project/coin_catcher_game/player_ctrl.v" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1767425715769 "|coin_catcher_game|game_core:Game|player_ctrl:Player"}
{ "Warning" "WSGN_SEARCH_FILE" "coin_generator.v 1 1 " "Using design file coin_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 coin_generator " "Found entity 1: coin_generator" {  } { { "coin_generator.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425715793 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767425715793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_generator game_core:Game\|coin_generator:Coin " "Elaborating entity \"coin_generator\" for hierarchy \"game_core:Game\|coin_generator:Coin\"" {  } { { "game_core.v" "Coin" { Text "D:/Verilog_Project/coin_catcher_game/game_core.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767425715794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coin_generator.v(48) " "Verilog HDL assignment warning at coin_generator.v(48): truncated value with size 32 to match size of target (4)" {  } { { "coin_generator.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_generator.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767425715794 "|coin_catcher_game|game_core:Game|coin_generator:Coin"}
{ "Warning" "WSGN_SEARCH_FILE" "score_keeper.v 1 1 " "Using design file score_keeper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 score_keeper " "Found entity 1: score_keeper" {  } { { "score_keeper.v" "" { Text "D:/Verilog_Project/coin_catcher_game/score_keeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425715803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767425715803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_keeper game_core:Game\|score_keeper:Score " "Elaborating entity \"score_keeper\" for hierarchy \"game_core:Game\|score_keeper:Score\"" {  } { { "game_core.v" "Score" { Text "D:/Verilog_Project/coin_catcher_game/game_core.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767425715803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 score_keeper.v(42) " "Verilog HDL assignment warning at score_keeper.v(42): truncated value with size 32 to match size of target (8)" {  } { { "score_keeper.v" "" { Text "D:/Verilog_Project/coin_catcher_game/score_keeper.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767425715804 "|coin_catcher_game|game_core:Game|score_keeper:Score"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 score_keeper.v(53) " "Verilog HDL assignment warning at score_keeper.v(53): truncated value with size 32 to match size of target (8)" {  } { { "score_keeper.v" "" { Text "D:/Verilog_Project/coin_catcher_game/score_keeper.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767425715804 "|coin_catcher_game|game_core:Game|score_keeper:Score"}
{ "Warning" "WSGN_SEARCH_FILE" "game_timer.v 1 1 " "Using design file game_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 game_timer " "Found entity 1: game_timer" {  } { { "game_timer.v" "" { Text "D:/Verilog_Project/coin_catcher_game/game_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425715814 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767425715814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_timer game_timer:Timer " "Elaborating entity \"game_timer\" for hierarchy \"game_timer:Timer\"" {  } { { "coin_catcher_game.v" "Timer" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767425715814 ""}
{ "Warning" "WSGN_SEARCH_FILE" "matrix_driver.v 1 1 " "Using design file matrix_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_driver " "Found entity 1: matrix_driver" {  } { { "matrix_driver.v" "" { Text "D:/Verilog_Project/coin_catcher_game/matrix_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425715824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767425715824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_driver matrix_driver:Matrix " "Elaborating entity \"matrix_driver\" for hierarchy \"matrix_driver:Matrix\"" {  } { { "coin_catcher_game.v" "Matrix" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767425715826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_driver.v(22) " "Verilog HDL assignment warning at matrix_driver.v(22): truncated value with size 32 to match size of target (3)" {  } { { "matrix_driver.v" "" { Text "D:/Verilog_Project/coin_catcher_game/matrix_driver.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767425715827 "|coin_catcher_game|matrix_driver:Matrix"}
{ "Warning" "WSGN_SEARCH_FILE" "seg_decoder.v 1 1 " "Using design file seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "seg_decoder.v" "" { Text "D:/Verilog_Project/coin_catcher_game/seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425715838 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767425715838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_decoder:Hex0 " "Elaborating entity \"seg_decoder\" for hierarchy \"seg_decoder:Hex0\"" {  } { { "coin_catcher_game.v" "Hex0" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767425715839 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "coin_catcher_game.v" "Mod0" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767425716061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "coin_catcher_game.v" "Div0" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767425716061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "coin_catcher_game.v" "Mod1" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767425716061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "coin_catcher_game.v" "Div1" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767425716061 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1767425716061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767425716100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767425716100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767425716100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767425716100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767425716100 ""}  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767425716100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "D:/Verilog_Project/coin_catcher_game/db/lpm_divide_ckl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425716129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767425716129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Verilog_Project/coin_catcher_game/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425716140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767425716140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "D:/Verilog_Project/coin_catcher_game/db/alt_u_div_0fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425716150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767425716150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Verilog_Project/coin_catcher_game/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425716182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767425716182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Verilog_Project/coin_catcher_game/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425716210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767425716210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767425716216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767425716216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767425716216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767425716216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767425716216 ""}  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767425716216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "D:/Verilog_Project/coin_catcher_game/db/lpm_divide_9sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767425716246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767425716246 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1767425716388 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "matrix_driver.v" "" { Text "D:/Verilog_Project/coin_catcher_game/matrix_driver.v" 22 -1 0 } } { "coin_generator.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_generator.v" 23 -1 0 } } { "player_ctrl.v" "" { Text "D:/Verilog_Project/coin_catcher_game/player_ctrl.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1767425716394 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1767425716394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[0\] VCC " "Pin \"HEX_2\[0\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[1\] VCC " "Pin \"HEX_2\[1\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[2\] VCC " "Pin \"HEX_2\[2\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[3\] VCC " "Pin \"HEX_2\[3\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[4\] VCC " "Pin \"HEX_2\[4\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[5\] VCC " "Pin \"HEX_2\[5\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[6\] VCC " "Pin \"HEX_2\[6\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[0\] VCC " "Pin \"HEX_3\[0\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[1\] VCC " "Pin \"HEX_3\[1\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[2\] VCC " "Pin \"HEX_3\[2\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[3\] VCC " "Pin \"HEX_3\[3\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[4\] VCC " "Pin \"HEX_3\[4\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[5\] VCC " "Pin \"HEX_3\[5\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[6\] VCC " "Pin \"HEX_3\[6\]\" is stuck at VCC" {  } { { "coin_catcher_game.v" "" { Text "D:/Verilog_Project/coin_catcher_game/coin_catcher_game.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767425716462 "|coin_catcher_game|HEX_3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767425716462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767425716516 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/Verilog_Project/coin_catcher_game/db/alt_u_div_0fe.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767425716873 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_4_result_int\[0\]~10" { Text "D:/Verilog_Project/coin_catcher_game/db/alt_u_div_0fe.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767425716873 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_5_result_int\[0\]~10" { Text "D:/Verilog_Project/coin_catcher_game/db/alt_u_div_0fe.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767425716873 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div1\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/Verilog_Project/coin_catcher_game/db/alt_u_div_0fe.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767425716873 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_4_result_int\[0\]~10" { Text "D:/Verilog_Project/coin_catcher_game/db/alt_u_div_0fe.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767425716873 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_5_result_int\[0\]~10" { Text "D:/Verilog_Project/coin_catcher_game/db/alt_u_div_0fe.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767425716873 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1767425716873 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog_Project/coin_catcher_game/output_files/coin_catcher_game.map.smsg " "Generated suppressed messages file D:/Verilog_Project/coin_catcher_game/output_files/coin_catcher_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767425716909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767425717048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767425717048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "596 " "Implemented 596 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767425717082 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767425717082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "526 " "Implemented 526 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767425717082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767425717082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767425717091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 15:35:17 2026 " "Processing ended: Sat Jan 03 15:35:17 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767425717091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767425717091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767425717091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767425717091 ""}
