// Seed: 2556301441
module module_0 #(
    parameter id_1 = 32'd26
) ();
  parameter id_1 = "";
  wire [id_1 : -1  &  id_1] id_2;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_1,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  module_0 modCall_1 ();
  inout wire id_7;
  inout tri0 id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  and primCall (id_10, id_12, id_13, id_2, id_4, id_5, id_6, id_7, id_8, id_9);
  assign id_6 = id_12 !== 1'b0;
endmodule
